{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556635130522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556635130537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 15:38:50 2019 " "Processing started: Tue Apr 30 15:38:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556635130537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635130537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFTtest -c FFTtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFTtest -c FFTtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635130537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556635133772 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1556635133772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635145991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635145991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146398 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146507 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146601 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146601 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146618 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146618 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146632 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146711 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146804 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146913 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146913 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635146913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635146913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147009 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147086 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft) " "Found design unit 1: fft_pack (fft)" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147554 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147648 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147726 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147821 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147915 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147993 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635147993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635147993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148087 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148195 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148289 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148383 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148507 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148601 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148711 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148789 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148883 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635148883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635148883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149039 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149133 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149217 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149305 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149417 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149527 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149668 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149741 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149851 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149944 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635149944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635149944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150038 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635150038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150132 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635150132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150226 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635150226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150539 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635150539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150618 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635150618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150711 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635150711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150852 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635150852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150992 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635150992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635150992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151085 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635151085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151181 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635151181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151415 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635151415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151569 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635151569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151663 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635151663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151758 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635151758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151852 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635151852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151961 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635151961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635151961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152086 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635152086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152196 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635152196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152305 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635152305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152400 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635152400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152508 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635152508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152602 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635152602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152805 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635152805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152992 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635152992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635152992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153195 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635153195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153413 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635153413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153633 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635153633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153806 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635153806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153993 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635153993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635153993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154196 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635154196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154273 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635154273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154366 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635154366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154446 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635154446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154524 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635154524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154648 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635154648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154790 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635154790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154913 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635154913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635154913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155038 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155227 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155321 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155398 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155492 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155617 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155696 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155789 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155960 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635155960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635155960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156056 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_fft_ii_0 " "Found entity 1: FFT_fft_ii_0" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afifo.v 1 1 " "Found 1 design units, including 1 entities, in source file afifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 aFifo " "Found entity 1: aFifo" {  } { { "aFifo.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/aFifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/afifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/afifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_tb " "Found entity 1: afifo_tb" {  } { { "simulation/aFifo_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/aFifo_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file graycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "GrayCounter.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/GrayCounter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocore.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioCore " "Found entity 1: audioCore" {  } { { "audioCore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftcore.v 1 1 " "Found 1 design units, including 1 entities, in source file fftcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFTcore " "Found entity 1: FFTcore" {  } { { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/audiocore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/audiocore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioCore_tb " "Found entity 1: audioCore_tb" {  } { { "simulation/audioCore_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/audioCore_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/toplevel_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/toplevel_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel_tb " "Found entity 1: topLevel_tb" {  } { { "simulation/topLevel_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/topLevel_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156226 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledMatrix.v(81) " "Verilog HDL information at ledMatrix.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556635156226 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledMatrix.v(166) " "Verilog HDL information at ledMatrix.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556635156226 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledMatrix.v(231) " "Verilog HDL information at ledMatrix.v(231): always construct contains both blocking and non-blocking assignments" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 231 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556635156226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file ledmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledMatrix " "Found entity 1: ledMatrix" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/ledmatrix_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/ledmatrix_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledMatrix_tb " "Found entity 1: ledMatrix_tb" {  } { { "simulation/ledMatrix_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/fftcore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/fftcore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFTcore_tb " "Found entity 1: FFTcore_tb" {  } { { "simulation/FFTcore_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/FFTcore_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/PLL/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL/PLL_0002.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/PLL/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635156273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635156273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "source_imag_sig topLevel.v(143) " "Verilog HDL Implicit Net warning at topLevel.v(143): created implicit net for \"source_imag_sig\"" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635156446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556635157085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "init topLevel.v(97) " "Verilog HDL or VHDL warning at topLevel.v(97): object \"init\" assigned a value but never read" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556635157085 "|topLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 topLevel.v(91) " "Verilog HDL assignment warning at topLevel.v(91): truncated value with size 32 to match size of target (1)" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635157085 "|topLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 topLevel.v(92) " "Verilog HDL assignment warning at topLevel.v(92): truncated value with size 32 to match size of target (1)" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635157085 "|topLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 topLevel.v(112) " "Verilog HDL assignment warning at topLevel.v(112): truncated value with size 32 to match size of target (10)" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635157085 "|topLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioCore audioCore:audioCore_inst " "Elaborating entity \"audioCore\" for hierarchy \"audioCore:audioCore_inst\"" {  } { { "topLevel.v" "audioCore_inst" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 audioCore.v(81) " "Verilog HDL assignment warning at audioCore.v(81): truncated value with size 25 to match size of target (24)" {  } { { "audioCore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635157132 "|topLevel|audioCore:audioCore_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 audioCore.v(86) " "Verilog HDL assignment warning at audioCore.v(86): truncated value with size 25 to match size of target (24)" {  } { { "audioCore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635157132 "|topLevel|audioCore:audioCore_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aFifo aFifo:aFifo_inst " "Elaborating entity \"aFifo\" for hierarchy \"aFifo:aFifo_inst\"" {  } { { "topLevel.v" "aFifo_inst" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157163 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Status aFifo.v(87) " "Verilog HDL Always Construct warning at aFifo.v(87): inferring latch(es) for variable \"Status\", which holds its previous value in one or more paths through the always construct" {  } { { "aFifo.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/aFifo.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556635157163 "|topLevel|aFifo:aFifo_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Status aFifo.v(90) " "Inferred latch for \"Status\" at aFifo.v(90)" {  } { { "aFifo.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/aFifo.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635157163 "|topLevel|aFifo:aFifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCounter aFifo:aFifo_inst\|GrayCounter:GrayCounter_pWr " "Elaborating entity \"GrayCounter\" for hierarchy \"aFifo:aFifo_inst\|GrayCounter:GrayCounter_pWr\"" {  } { { "aFifo.v" "GrayCounter_pWr" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/aFifo.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GrayCounter.v(26) " "Verilog HDL assignment warning at GrayCounter.v(26): truncated value with size 32 to match size of target (4)" {  } { { "GrayCounter.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/GrayCounter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635157226 "|topLevel|aFifo:aFifo_inst|GrayCounter:GrayCounter_pWr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GrayCounter.v(30) " "Verilog HDL assignment warning at GrayCounter.v(30): truncated value with size 32 to match size of target (4)" {  } { { "GrayCounter.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/GrayCounter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635157226 "|topLevel|aFifo:aFifo_inst|GrayCounter:GrayCounter_pWr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFTcore FFTcore:FFTcore_inst " "Elaborating entity \"FFTcore\" for hierarchy \"FFTcore:FFTcore_inst\"" {  } { { "topLevel.v" "FFTcore_inst" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test FFTcore.v(63) " "Verilog HDL or VHDL warning at FFTcore.v(63): object \"test\" assigned a value but never read" {  } { { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556635157257 "|topLevel|FFTcore:FFTcore_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFTcore.v(70) " "Verilog HDL assignment warning at FFTcore.v(70): truncated value with size 32 to match size of target (10)" {  } { { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635157274 "|topLevel|FFTcore:FFTcore_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFTcore:FFTcore_inst\|FFT:u0 " "Elaborating entity \"FFT\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\"" {  } { { "FFTcore.v" "u0" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_fft_ii_0 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0 " "Elaborating entity \"FFT_fft_ii_0\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\"" {  } { { "FFT/synthesis/FFT.v" "fft_ii_0" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst " "Elaborating entity \"asj_fft_sglstream\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\"" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "asj_fft_sglstream_inst" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157382 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635157554 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635157554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_sink_1" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635157976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_99p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_99p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_99p1 " "Found entity 1: scfifo_99p1" {  } { { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635158069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635158069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_99p1 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated " "Elaborating entity \"scfifo_99p1\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tie1 " "Found entity 1: a_dpfifo_tie1" {  } { { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635158118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635158118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tie1 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo " "Elaborating entity \"a_dpfifo_tie1\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\"" {  } { { "db/scfifo_99p1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fp1 " "Found entity 1: altsyncram_2fp1" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635158194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635158194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2fp1 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram " "Elaborating entity \"altsyncram_2fp1\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\"" {  } { { "db/a_dpfifo_tie1.tdf" "FIFOram" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635158288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635158288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tie1.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_tie1.tdf" "two_comparison" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635158398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635158398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tie1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_sg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635158491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635158491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_tie1.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635158569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635158569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_tie1.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_source_1" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_interface_controller_1" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_gt256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_gt256_mk:ctrl\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_gt256_mk:ctrl" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_ctrl_np" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_npd" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635158929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we " "Elaborating entity \"asj_fft_wrengen\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "sel_we" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635159054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer " "Elaborating entity \"asj_fft_in_write_sgl\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "writer" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635159163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc " "Elaborating entity \"asj_fft_cnt_ctrl\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ccc" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635159273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A " "Elaborating entity \"asj_fft_4dp_ram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "dat_A" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635159430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\"" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "\\gen_rams:0:dat_A" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635159554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "\\gen_M4K:ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635159648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635159836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h704.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h704.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h704 " "Found entity 1: altsyncram_h704" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635159929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635159929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h704 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated " "Elaborating entity \"altsyncram_h704\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635159929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen " "Elaborating entity \"asj_fft_dataadgen\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "rd_adgen" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_rd" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:k_delay\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_2:k_delay" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:p_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl:\\gen_wrsw_2:p_delay\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_2:p_delay" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_2:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_2:get_wr_swtiches\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_2:get_wr_swtiches" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_2:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_2:ram_cxb_wr\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_2:ram_cxb_wr" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_wr_data" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_bfp_data" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft " "Elaborating entity \"asj_fft_dft_bfp\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_2:bfpdft" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635162960 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635163117 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635163117 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "do_tdl " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"do_tdl\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635163117 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635163117 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635163117 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635163117 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635163117 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635163117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635163257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635163415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9gj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9gj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9gj " "Found entity 1: add_sub_9gj" {  } { { "db/add_sub_9gj.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/add_sub_9gj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635163523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635163523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9gj FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_9gj:auto_generated " "Elaborating entity \"add_sub_9gj\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_9gj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635163538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_i:\\gen_cont:bfp_scale " "Elaborating entity \"asj_fft_bfp_i\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_i:\\gen_cont:bfp_scale\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_cont:bfp_scale" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635164196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect " "Elaborating entity \"asj_fft_bfp_o\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_cont:bfp_detect" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635164367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635164476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o:\\gen_cont:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635164585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_1pt FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt:\\gen_cont:bfp_detect_1pt " "Elaborating entity \"asj_fft_bfp_o_1pt\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt:\\gen_cont:bfp_detect_1pt\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_cont:bfp_detect_1pt" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635164648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit:\\gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit:\\gen_cont:delay_next_blk\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_cont:delay_next_blk" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635164759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_cmult_cpx2 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1 " "Elaborating entity \"apn_fft_cmult_cpx2\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_da2:cm1" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635164820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_can FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_can:\\gen_infr_3cpx:calc_mult_3cpx " "Elaborating entity \"apn_fft_mult_can\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_can:\\gen_infr_3cpx:calc_mult_3cpx\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "\\gen_infr_3cpx:calc_mult_3cpx" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635164945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "u0" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635165071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635165101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dgj " "Found entity 1: add_sub_dgj" {  } { { "db/add_sub_dgj.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/add_sub_dgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635165196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635165196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dgj FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_dgj:auto_generated " "Elaborating entity \"add_sub_dgj\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_dgj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635165196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_2:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "real_delay" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635165366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_2:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_2:delay_blk_done\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_2:delay_blk_done" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_2:bfpc" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2 " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_2:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_2:delay_blk_done2\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_2:delay_blk_done2" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors " "Elaborating entity \"asj_fft_twadgen\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "twid_factors" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom " "Elaborating entity \"asj_fft_3dp_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "twrom" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_1n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635166945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5h34 " "Found entity 1: altsyncram_5h34" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635167070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635167070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5h34 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated " "Elaborating entity \"altsyncram_5h34\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_2n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6h34 " "Found entity 1: altsyncram_6h34" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635167509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635167509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6h34 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated " "Elaborating entity \"altsyncram_6h34\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_3n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h34 " "Found entity 1: altsyncram_7h34" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635167976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635167976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7h34 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated " "Elaborating entity \"altsyncram_7h34\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635167976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_1n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635168226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635168274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635168320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h34 " "Found entity 1: altsyncram_0h34" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635168413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635168413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0h34 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated " "Elaborating entity \"altsyncram_0h34\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635168429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_2n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635168664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635168726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635168773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h34 " "Found entity 1: altsyncram_1h34" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635168866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635168866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1h34 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated " "Elaborating entity \"altsyncram_1h34\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635168882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_3n" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635169118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635169179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635169226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2h34 " "Found entity 1: altsyncram_2h34" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635169320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635169320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2h34 FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated " "Elaborating entity \"altsyncram_2h34\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635169335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635169617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "delay_en" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635169711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "\\gen_M4K:delay_swd" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635169773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_4_last_pass:lpp" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635169929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_str_val:delay_val\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "\\gen_str_val:delay_val" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635170055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledMatrix ledMatrix:ledMatrix_inst " "Elaborating entity \"ledMatrix\" for hierarchy \"ledMatrix:ledMatrix_inst\"" {  } { { "topLevel.v" "ledMatrix_inst" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635170304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_full ledMatrix.v(54) " "Verilog HDL or VHDL warning at ledMatrix.v(54): object \"buffer_full\" assigned a value but never read" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556635170320 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "calc_average ledMatrix.v(59) " "Verilog HDL or VHDL warning at ledMatrix.v(59): object \"calc_average\" assigned a value but never read" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556635170320 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "column_heights_hold ledMatrix.v(131) " "Verilog HDL or VHDL warning at ledMatrix.v(131): object \"column_heights_hold\" assigned a value but never read" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556635170335 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_counter ledMatrix.v(195) " "Verilog HDL or VHDL warning at ledMatrix.v(195): object \"clock_counter\" assigned a value but never read" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556635170335 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ledMatrix.v(88) " "Verilog HDL assignment warning at ledMatrix.v(88): truncated value with size 32 to match size of target (10)" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635170366 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ledMatrix.v(89) " "Verilog HDL assignment warning at ledMatrix.v(89): truncated value with size 32 to match size of target (4)" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635170366 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ledMatrix.v(108) " "Verilog HDL assignment warning at ledMatrix.v(108): truncated value with size 32 to match size of target (1)" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635170507 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ledMatrix.v(110) " "Verilog HDL assignment warning at ledMatrix.v(110): truncated value with size 32 to match size of target (6)" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635170507 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ledMatrix.v(175) " "Verilog HDL assignment warning at ledMatrix.v(175): truncated value with size 32 to match size of target (6)" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556635170663 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ledMatrix.v(250) " "Verilog HDL or VHDL warning at the ledMatrix.v(250): index expression is not wide enough to address all of the elements in the array" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 250 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1556635170679 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_frame_buffer 0 ledMatrix.v(158) " "Net \"matrix_frame_buffer\" at ledMatrix.v(158) has no driver or initial value, using a default initial value '0'" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 158 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556635170882 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GND ledMatrix.v(31) " "Output port \"GND\" at ledMatrix.v(31) has no driver" {  } { { "ledMatrix.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556635170882 "|topLevel|ledMatrix:ledMatrix_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "topLevel.v" "PLL_inst" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635170929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL/PLL.v" "pll_inst" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/PLL/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635170960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL/PLL_0002.v" "altera_pll_i" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/PLL/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635171071 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556635171071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL/PLL_0002.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/PLL/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635171086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556635171086 ""}  } { { "PLL/PLL/PLL_0002.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/PLL/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556635171086 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556635172554 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.30.15:39:37 Progress: Loading sld003cba3e/alt_sld_fab_wrapper_hw.tcl " "2019.04.30.15:39:37 Progress: Loading sld003cba3e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635177351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635180663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635180804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635183543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635183716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635183903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635184108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635184108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635184121 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556635184841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld003cba3e/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635185153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635185153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635185264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635185264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635185278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635185278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635185371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635185371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635185481 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635185481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635185481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556635185590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635185590 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[48\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1575 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[49\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1607 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187653 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a49"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556635187653 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556635187653 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2h34:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1h34:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_1h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0h34:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7h34:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_7h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6h34:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_6h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_5h34:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_5h34.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_h704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_h704.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[0\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 39 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[1\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 71 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[2\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 103 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[3\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 135 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[4\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 167 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[5\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 199 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[6\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 231 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[7\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 263 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[8\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 295 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[9\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 327 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[10\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 359 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[11\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 391 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[12\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 423 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[13\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 455 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[14\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 487 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[15\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 519 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[16\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 551 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[17\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 583 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[18\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 615 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[19\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 647 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[20\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 679 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[21\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 711 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[22\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 743 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[23\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 775 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[24\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 807 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[25\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 839 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[26\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 871 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[27\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 903 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[28\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 935 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[29\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 967 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[30\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 999 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[31\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1031 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[32\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1063 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[33\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1095 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[34\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1127 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[35\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1159 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[36\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1191 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[37\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1223 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[38\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1255 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[39\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1287 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[40\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1319 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[41\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1351 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[42\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1383 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[43\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1415 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[44\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1447 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[45\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1479 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[46\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1511 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[47\] " "Synthesized away node \"FFTcore:FFTcore_inst\|FFT:u0\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_99p1:auto_generated\|a_dpfifo_tie1:dpfifo\|altsyncram_2fp1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_2fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf" 1543 2 0 } } { "db/a_dpfifo_tie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf" 45 2 0 } } { "db/scfifo_99p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 46 0 0 } } { "FFTcore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v" 48 0 0 } } { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635187841 "|topLevel|FFTcore:FFTcore_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556635187841 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556635187841 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FFT/IFFT " "\"FFT/IFFT\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1556635190373 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1556635190373 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires " "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1556635190403 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1556635190403 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1556635190403 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1556635190403 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1556635190403 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RGB1\[0\] GND " "Pin \"RGB1\[0\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|RGB1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB1\[1\] GND " "Pin \"RGB1\[1\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|RGB1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB1\[2\] GND " "Pin \"RGB1\[2\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|RGB1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB2\[0\] GND " "Pin \"RGB2\[0\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|RGB2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB2\[1\] GND " "Pin \"RGB2\[1\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|RGB2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB2\[2\] GND " "Pin \"RGB2\[2\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|RGB2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GND\[0\] GND " "Pin \"GND\[0\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|GND[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GND\[1\] GND " "Pin \"GND\[1\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|GND[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GND\[2\] GND " "Pin \"GND\[2\]\" is stuck at GND" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556635190609 "|topLevel|GND[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556635190609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635190700 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6369 " "6369 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556635190918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635191122 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/projects/FFTtest/output_files/FFTtest.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/projects/FFTtest/output_files/FFTtest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635193262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556635196951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556635196951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_BCLK " "No output dependent on input pin \"AUD_BCLK\"" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635197295 "|topLevel|AUD_BCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADC_DATA " "No output dependent on input pin \"AUD_ADC_DATA\"" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635197295 "|topLevel|AUD_ADC_DATA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "topLevel.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556635197295 "|topLevel|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556635197295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556635197295 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556635197295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "273 " "Implemented 273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556635197295 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556635197295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556635197295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1011 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1011 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556635197606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 15:39:57 2019 " "Processing ended: Tue Apr 30 15:39:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556635197606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556635197606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556635197606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556635197606 ""}
