// TCES 330, Spring 2016
// Andrew Gates
// Lab 5, Part 1
//
// TO DO

module Part2(KEY, CLOCK_50, HEX0, HEX1, HEX4, HEX5);
   input [0:0] KEY;
   input CLOCK_50;
   output [0:6] HEX0, HEX1, HEX4, HEX5;
   
   wire [7:0] Address, X;
   
   wire Reset;
   assign Reset = KEY[0];

   SystemControl S0(CLOCK_50, Reset, Address, X);

   Hex7seg H3(Address[7:4], HEX5);
   Hex7seg H2(Address[3:0], HEX4);
   Hex7seg H1(X[7:4], HEX1);
   Hex7seg H0(X[3:0], HEX0);

endmodule
