# RISCâ€‘V Reference SoC Tapeout Program

## ðŸ“Œ Week 1 Submissions

| Day   | Topic                                   |
|-------|----------------------------------------|
| Day 1 | [Introduction to Verilog RTL design and Synthesis](day1) |
| Day 2 | [Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](day2) |
| Day 3 | [Combinational and Sequential Optimizations](day3) |
| Day 4 | [GLS, Blocking vs Non-blocking and Synthesis-Simulation Mismatch](day4) |
| Day 5 | [Optimization in synthesis](day5) |
