{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_rx.v@101:111@HdlIdDef", "wire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\nwire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_rx.v@99:109", "\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\nwire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@98:108", "wire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\nwire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@103:113", "wire crc_valid3 = crc_next3 == ~32'h2144df1c;\nwire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"]], "Diff Content": {"Delete": [[106, "reg crc_valid7_save = 0;\n"]], "Add": [[106, "reg crc_valid7_save = 1'b0;\n"]]}}