
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..............................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	5.42554
SIM_TIME_IN_MEM         	21.7373
SYS_CYCLES              	29375044

CORE_0_INST             	100241824
CORE_0_IPC              	3.41248
CORE_0_MISSES           	28987
CORE_0_ACCESSES         	213303
CORE_0_MPKI             	0.289171
CORE_0_APKI             	2.12788

CORE_1_INST             	100000000
CORE_1_IPC              	3.40425
CORE_1_MISSES           	28886
CORE_1_ACCESSES         	212708
CORE_1_MPKI             	0.28886
CORE_1_APKI             	2.12708

CORE_2_INST             	100148051
CORE_2_IPC              	3.40929
CORE_2_MISSES           	28950
CORE_2_ACCESSES         	213074
CORE_2_MPKI             	0.289072
CORE_2_APKI             	2.12759

CORE_3_INST             	100182685
CORE_3_IPC              	3.41047
CORE_3_MISSES           	28964
CORE_3_ACCESSES         	213139
CORE_3_MPKI             	0.289112
CORE_3_APKI             	2.1275

LLC_MISSES              	115787
LLC_ACCESSES            	852224
LLC_MISS_RATE           	13.5865
LLC_LRU_WB_AVOIDED      	0

LLC_MISS_PENALTY        	269.335

OS_MAPPED_PAGES         	66613
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	0

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =         1415   # ACTs Counter
acts.0.7.1                     =         1445   # ACTs Counter
acts.0.7.0                     =         1472   # ACTs Counter
acts.0.6.2                     =         1442   # ACTs Counter
acts.0.6.1                     =         1393   # ACTs Counter
acts.0.5.2                     =         1401   # ACTs Counter
acts.0.5.1                     =         1427   # ACTs Counter
acts.0.4.3                     =         1524   # ACTs Counter
acts.0.4.2                     =         1478   # ACTs Counter
acts.0.4.1                     =         1482   # ACTs Counter
acts.0.4.0                     =         1509   # ACTs Counter
acts.0.3.3                     =         1398   # ACTs Counter
acts.0.3.1                     =         1379   # ACTs Counter
acts.0.3.0                     =         1449   # ACTs Counter
acts.0.2.3                     =         1509   # ACTs Counter
acts.0.2.2                     =         1459   # ACTs Counter
num_ondemand_pres              =        15073   # Number of ondemend PRE commands
num_pre_cmds                   =        45791   # Number of PRE commands
num_act_cmds                   =        45813   # Number of ACT commands
num_write_row_hits             =           60   # Number of write row buffer hits
num_writes_done                =         4119   # Number of read requests issued
acts.0.5.0                     =         1439   # ACTs Counter
num_read_cmds                  =        56608   # Number of READ/READP commands
num_refab_cmds                 =         1876   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =         1412   # ACTs Counter
acts.0.1.2                     =         1357   # ACTs Counter
num_read_row_hits              =        15018   # Number of read row buffer hits
num_reads_done                 =        56607   # Number of read requests issued
acts.0.7.2                     =         1487   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =         1380   # ACTs Counter
acts.0.2.1                     =         1492   # ACTs Counter
num_write_cmds                 =         4078   # Number of WRITE/WRITEP commands
acts.0.0.0                     =         1401   # ACTs Counter
num_cycles                     =     17625027   # Number of DRAM cycles
acts.0.5.3                     =         1435   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =         1398   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =         1404   # ACTs Counter
acts.0.0.2                     =         1478   # ACTs Counter
acts.0.1.0                     =         1337   # ACTs Counter
acts.0.0.1                     =         1416   # ACTs Counter
acts.0.1.1                     =         1357   # ACTs Counter
acts.0.2.0                     =         1486   # ACTs Counter
acts.0.1.3                     =         1352   # ACTs Counter
rank_active_cycles.0           =     15535547   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      2089480   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =       955844   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =         4460   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =          154   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =           54   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =            0   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            0   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16596   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1074   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1850   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1443   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          787   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          857   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          781   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          782   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          805   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          797   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        34955   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =           42   # Write cmd latency (cycles)
write_latency[100-119]         =           81   # Write cmd latency (cycles)
write_latency[120-139]         =           75   # Write cmd latency (cycles)
write_latency[140-159]         =           77   # Write cmd latency (cycles)
write_latency[160-179]         =           37   # Write cmd latency (cycles)
write_latency[180-199]         =           26   # Write cmd latency (cycles)
write_latency[200-]            =         3739   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          423   # Read request latency (cycles)
read_latency[60-79]            =          811   # Read request latency (cycles)
read_latency[80-99]            =        26726   # Read request latency (cycles)
read_latency[100-119]          =         6365   # Read request latency (cycles)
read_latency[120-139]          =        13962   # Read request latency (cycles)
read_latency[140-159]          =         3208   # Read request latency (cycles)
read_latency[160-179]          =          149   # Read request latency (cycles)
read_latency[180-199]          =          168   # Read request latency (cycles)
read_latency[200-]             =         4795   # Read request latency (cycles)
refab_energy                   =  3.50885e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.06927e+07   # Write energy
read_energy                    =  5.04309e+08   # Read energy
act_energy                     =  5.21169e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  7.42183e+08   # Precharge standby energy rank.0
act_stb_energy.0               =  7.75535e+09   # Active standby energy rank.0
average_read_latency           =      160.179   # Average read request latency (cycles)
average_interarrival           =      290.232   # Average request interarrival latency (cycles)
total_energy                   =   9.5537e+09   # Total energy (pJ)
average_power                  =      542.053   # Average power (mW)
average_bandwidth              =     0.530068   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =         1528   # ACTs Counter
acts.0.7.1                     =         1492   # ACTs Counter
acts.0.7.0                     =         1509   # ACTs Counter
acts.0.6.2                     =         1429   # ACTs Counter
acts.0.6.1                     =         1478   # ACTs Counter
acts.0.5.2                     =         1409   # ACTs Counter
acts.0.5.1                     =         1431   # ACTs Counter
acts.0.4.3                     =         1445   # ACTs Counter
acts.0.4.2                     =         1474   # ACTs Counter
acts.0.4.1                     =         1521   # ACTs Counter
acts.0.4.0                     =         1495   # ACTs Counter
acts.0.3.3                     =         1468   # ACTs Counter
acts.0.3.1                     =         1424   # ACTs Counter
acts.0.3.0                     =         1504   # ACTs Counter
acts.0.2.3                     =         1439   # ACTs Counter
acts.0.2.2                     =         1414   # ACTs Counter
num_ondemand_pres              =        15597   # Number of ondemend PRE commands
num_pre_cmds                   =        46615   # Number of PRE commands
num_act_cmds                   =        46641   # Number of ACT commands
num_write_row_hits             =           67   # Number of write row buffer hits
num_writes_done                =         4132   # Number of read requests issued
acts.0.5.0                     =         1483   # ACTs Counter
num_read_cmds                  =        58120   # Number of READ/READP commands
num_refab_cmds                 =         1876   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =         1477   # ACTs Counter
acts.0.1.2                     =         1435   # ACTs Counter
num_read_row_hits              =        15685   # Number of read row buffer hits
num_reads_done                 =        58120   # Number of read requests issued
acts.0.7.2                     =         1466   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =         1440   # ACTs Counter
acts.0.2.1                     =         1438   # ACTs Counter
num_write_cmds                 =         4094   # Number of WRITE/WRITEP commands
acts.0.0.0                     =         1474   # ACTs Counter
num_cycles                     =     17625027   # Number of DRAM cycles
acts.0.5.3                     =         1402   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =         1435   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =         1414   # ACTs Counter
acts.0.0.2                     =         1506   # ACTs Counter
acts.0.1.0                     =         1437   # ACTs Counter
acts.0.0.1                     =         1453   # ACTs Counter
acts.0.1.1                     =         1398   # ACTs Counter
acts.0.2.0                     =         1506   # ACTs Counter
acts.0.1.3                     =         1417   # ACTs Counter
rank_active_cycles.0           =     15547151   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      2077876   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =       955762   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =         4511   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =          169   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =           68   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =            2   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            0   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17405   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1150   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1902   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1608   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          865   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          824   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          821   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          855   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          824   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          788   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        35210   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =           34   # Write cmd latency (cycles)
write_latency[100-119]         =           69   # Write cmd latency (cycles)
write_latency[120-139]         =           72   # Write cmd latency (cycles)
write_latency[140-159]         =           85   # Write cmd latency (cycles)
write_latency[160-179]         =           34   # Write cmd latency (cycles)
write_latency[180-199]         =           36   # Write cmd latency (cycles)
write_latency[200-]            =         3761   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          385   # Read request latency (cycles)
read_latency[60-79]            =          906   # Read request latency (cycles)
read_latency[80-99]            =        26996   # Read request latency (cycles)
read_latency[100-119]          =         6738   # Read request latency (cycles)
read_latency[120-139]          =        14425   # Read request latency (cycles)
read_latency[140-159]          =         3438   # Read request latency (cycles)
read_latency[160-179]          =          154   # Read request latency (cycles)
read_latency[180-199]          =          132   # Read request latency (cycles)
read_latency[200-]             =         4946   # Read request latency (cycles)
refab_energy                   =  3.50885e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.08131e+07   # Write energy
read_energy                    =  5.17779e+08   # Read energy
act_energy                     =  5.30588e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  7.38062e+08   # Precharge standby energy rank.0
act_stb_energy.0               =  7.76114e+09   # Active standby energy rank.0
average_read_latency           =      161.431   # Average read request latency (cycles)
average_interarrival           =      283.119   # Average request interarrival latency (cycles)
total_energy                   =  9.57838e+09   # Total energy (pJ)
average_power                  =      543.453   # Average power (mW)
average_bandwidth              =     0.543388   # Average bandwidth
