set ::env(PROJECT_NAME) wrapper_cf_fir_24_16_16
set ::env(DESIGN_TOP) wrapper_cf_fir_24_16_16
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/wrapper_rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/wrapper_rtl/wrapper_cf_fir_24_16_16.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
