{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495163389416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495163389418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 11:09:48 2017 " "Processing started: Fri May 19 11:09:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495163389418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495163389418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495163389419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495163390894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-flow " "Found design unit 1: alu-flow" {  } { { "alu.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391534 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-flow " "Found design unit 1: bcd-flow" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391539 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_ascii-flow " "Found design unit 1: bcd_ascii-flow" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_ascii.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391543 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_ascii " "Found entity 1: bcd_ascii" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_ascii.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-behavioural " "Found design unit 1: lcd-behavioural" {  } { { "lcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/lcd.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391546 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/lcd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_ascii-behavioural " "Found design unit 1: lcd_ascii-behavioural" {  } { { "lcd_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/lcd_ascii.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391550 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_ascii " "Found entity 1: lcd_ascii" {  } { { "lcd_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/lcd_ascii.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_ascii-behavioural " "Found design unit 1: state_ascii-behavioural" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_ascii " "Found entity 1: state_ascii" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSD7-counter " "Found design unit 1: SSD7-counter" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSD7 " "Found entity 1: SSD7" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_4-flow " "Found design unit 1: bcd_4-flow" {  } { { "bcd_4.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_4 " "Found entity 1: bcd_4" {  } { { "bcd_4.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispsel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispsel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispSel-counter " "Found design unit 1: dispSel-counter" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispSel " "Found entity 1: dispSel" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-SYN " "Found design unit 1: mul-SYN" {  } { { "mul.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/mul.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/mul.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-SYN " "Found design unit 1: div-SYN" {  } { { "div.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/div.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/div.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluc-dataflow " "Found design unit 1: aluc-dataflow" {  } { { "aluc.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluc " "Found entity 1: aluc" {  } { { "aluc.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluseq-flow " "Found design unit 1: aluseq-flow" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluseq " "Found entity 1: aluseq" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-SYN " "Found design unit 1: ram1-SYN" {  } { { "ram1.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391585 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2ar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram2ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2ar-SYN " "Found design unit 1: ram2ar-SYN" {  } { { "ram2AR.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram2AR.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391590 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2AR " "Found entity 1: ram2AR" {  } { { "ram2AR.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram2AR.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file separator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separator-sini " "Found design unit 1: separator-sini" {  } { { "separator.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/separator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391595 ""} { "Info" "ISGN_ENTITY_NAME" "1 separator " "Found entity 1: separator" {  } { { "separator.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/separator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay_1s-flow " "Found design unit 1: Delay_1s-flow" {  } { { "Delay_1s.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/Delay_1s.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay_1s " "Found entity 1: Delay_1s" {  } { { "Delay_1s.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/Delay_1s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163391600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495163391668 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "opcode1\[7..0\] opcode " "Bus \"opcode1\[7..0\]\" found using same base name as \"opcode\", which might lead to a name conflict." {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "opcode2\[7..0\] opcode " "Bus \"opcode2\[7..0\]\" found using same base name as \"opcode\", which might lead to a name conflict." {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "opcode3\[7..0\] opcode " "Bus \"opcode3\[7..0\]\" found using same base name as \"opcode\", which might lead to a name conflict." {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "opcode4\[7..0\] opcode " "Bus \"opcode4\[7..0\]\" found using same base name as \"opcode\", which might lead to a name conflict." {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } { 48 656 864 224 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode " "Converted elements in bus name \"opcode\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode\[4..0\] opcode4..0 " "Converted element name(s) from \"opcode\[4..0\]\" to \"opcode4..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode1 " "Converted elements in bus name \"opcode1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode1\[7..0\] opcode17..0 " "Converted element name(s) from \"opcode1\[7..0\]\" to \"opcode17..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode2 " "Converted elements in bus name \"opcode2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode2\[7..0\] opcode27..0 " "Converted element name(s) from \"opcode2\[7..0\]\" to \"opcode27..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode3 " "Converted elements in bus name \"opcode3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode3\[7..0\] opcode37..0 " "Converted element name(s) from \"opcode3\[7..0\]\" to \"opcode37..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode4 " "Converted elements in bus name \"opcode4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode4\[7..0\] opcode47..0 " "Converted element name(s) from \"opcode4\[7..0\]\" to \"opcode47..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "opcode1\[7..0\] opcode " "Bus \"opcode1\[7..0\]\" found using same base name as \"opcode\", which might lead to a name conflict." {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "opcode2\[7..0\] opcode " "Bus \"opcode2\[7..0\]\" found using same base name as \"opcode\", which might lead to a name conflict." {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "opcode3\[7..0\] opcode " "Bus \"opcode3\[7..0\]\" found using same base name as \"opcode\", which might lead to a name conflict." {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "opcode4\[7..0\] opcode " "Bus \"opcode4\[7..0\]\" found using same base name as \"opcode\", which might lead to a name conflict." {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } { 272 648 856 448 "inst5" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode " "Converted elements in bus name \"opcode\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode\[4..0\] opcode4..0 " "Converted element name(s) from \"opcode\[4..0\]\" to \"opcode4..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode1 " "Converted elements in bus name \"opcode1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode1\[7..0\] opcode17..0 " "Converted element name(s) from \"opcode1\[7..0\]\" to \"opcode17..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode2 " "Converted elements in bus name \"opcode2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode2\[7..0\] opcode27..0 " "Converted element name(s) from \"opcode2\[7..0\]\" to \"opcode27..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode3 " "Converted elements in bus name \"opcode3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode3\[7..0\] opcode37..0 " "Converted element name(s) from \"opcode3\[7..0\]\" to \"opcode37..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "opcode4 " "Converted elements in bus name \"opcode4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "opcode4\[7..0\] opcode47..0 " "Converted element name(s) from \"opcode4\[7..0\]\" to \"opcode47..0\"" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 648 856 448 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ascii lcd_ascii:inst3 " "Elaborating entity \"lcd_ascii\" for hierarchy \"lcd_ascii:inst3\"" {  } { { "lab1.bdf" "inst3" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 16 1128 1344 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_gen.vhd 2 1 " "Using design file en_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 en_gen-behavioural " "Found design unit 1: en_gen-behavioural" {  } { { "en_gen.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/en_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391699 ""} { "Info" "ISGN_ENTITY_NAME" "1 en_gen " "Found entity 1: en_gen" {  } { { "en_gen.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/en_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163391699 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1495163391699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_gen lcd_ascii:inst3\|en_gen:lcd_en_gen " "Elaborating entity \"en_gen\" for hierarchy \"lcd_ascii:inst3\|en_gen:lcd_en_gen\"" {  } { { "lcd_ascii.vhd" "lcd_en_gen" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/lcd_ascii.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_ascii lcd_ascii:inst3\|state_ascii:lcd_cnt " "Elaborating entity \"state_ascii\" for hierarchy \"lcd_ascii:inst3\|state_ascii:lcd_cnt\"" {  } { { "lcd_ascii.vhd" "lcd_cnt" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/lcd_ascii.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391699 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(135) " "VHDL Process Statement warning at state_ascii.vhd(135): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(145) " "VHDL Process Statement warning at state_ascii.vhd(145): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(155) " "VHDL Process Statement warning at state_ascii.vhd(155): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(165) " "VHDL Process Statement warning at state_ascii.vhd(165): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(175) " "VHDL Process Statement warning at state_ascii.vhd(175): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(185) " "VHDL Process Statement warning at state_ascii.vhd(185): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(195) " "VHDL Process Statement warning at state_ascii.vhd(195): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer_c0 state_ascii.vhd(202) " "VHDL Process Statement warning at state_ascii.vhd(202): signal \"Buffer_c0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(205) " "VHDL Process Statement warning at state_ascii.vhd(205): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer_c1 state_ascii.vhd(212) " "VHDL Process Statement warning at state_ascii.vhd(212): signal \"Buffer_c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(215) " "VHDL Process Statement warning at state_ascii.vhd(215): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer_C2 state_ascii.vhd(222) " "VHDL Process Statement warning at state_ascii.vhd(222): signal \"Buffer_C2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(225) " "VHDL Process Statement warning at state_ascii.vhd(225): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_buff_c state_ascii.vhd(232) " "VHDL Process Statement warning at state_ascii.vhd(232): signal \"sign_buff_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(235) " "VHDL Process Statement warning at state_ascii.vhd(235): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_buff_c1 state_ascii.vhd(242) " "VHDL Process Statement warning at state_ascii.vhd(242): signal \"op_buff_c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(245) " "VHDL Process Statement warning at state_ascii.vhd(245): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_buff_c2 state_ascii.vhd(252) " "VHDL Process Statement warning at state_ascii.vhd(252): signal \"op_buff_c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(255) " "VHDL Process Statement warning at state_ascii.vhd(255): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_buff_c3 state_ascii.vhd(262) " "VHDL Process Statement warning at state_ascii.vhd(262): signal \"op_buff_c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(265) " "VHDL Process Statement warning at state_ascii.vhd(265): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_buff_c4 state_ascii.vhd(272) " "VHDL Process Statement warning at state_ascii.vhd(272): signal \"op_buff_c4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(275) " "VHDL Process Statement warning at state_ascii.vhd(275): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer_s0 state_ascii.vhd(282) " "VHDL Process Statement warning at state_ascii.vhd(282): signal \"Buffer_s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(285) " "VHDL Process Statement warning at state_ascii.vhd(285): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer_s1 state_ascii.vhd(292) " "VHDL Process Statement warning at state_ascii.vhd(292): signal \"Buffer_s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(295) " "VHDL Process Statement warning at state_ascii.vhd(295): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer_s2 state_ascii.vhd(302) " "VHDL Process Statement warning at state_ascii.vhd(302): signal \"Buffer_s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(305) " "VHDL Process Statement warning at state_ascii.vhd(305): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_buff_s state_ascii.vhd(312) " "VHDL Process Statement warning at state_ascii.vhd(312): signal \"sign_buff_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(315) " "VHDL Process Statement warning at state_ascii.vhd(315): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_buff_s1 state_ascii.vhd(322) " "VHDL Process Statement warning at state_ascii.vhd(322): signal \"op_buff_s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(325) " "VHDL Process Statement warning at state_ascii.vhd(325): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_buff_s2 state_ascii.vhd(332) " "VHDL Process Statement warning at state_ascii.vhd(332): signal \"op_buff_s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(335) " "VHDL Process Statement warning at state_ascii.vhd(335): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_buff_s3 state_ascii.vhd(342) " "VHDL Process Statement warning at state_ascii.vhd(342): signal \"op_buff_s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(345) " "VHDL Process Statement warning at state_ascii.vhd(345): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_buff_s4 state_ascii.vhd(352) " "VHDL Process Statement warning at state_ascii.vhd(352): signal \"op_buff_s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(355) " "VHDL Process Statement warning at state_ascii.vhd(355): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bl state_ascii.vhd(366) " "VHDL Process Statement warning at state_ascii.vhd(366): signal \"bl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163391699 "|lab1|lcd_ascii:inst3|state_ascii:lcd_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_ascii bcd_ascii:inst2 " "Elaborating entity \"bcd_ascii\" for hierarchy \"bcd_ascii:inst2\"" {  } { { "lab1.bdf" "inst2" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 656 864 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "lab1.bdf" "inst" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 176 352 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separator separator:inst17 " "Elaborating entity \"separator\" for hierarchy \"separator:inst17\"" {  } { { "lab1.bdf" "inst17" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 -456 -296 160 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391730 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp separator.vhd(13) " "Verilog HDL or VHDL warning at separator.vhd(13): object \"temp\" assigned a value but never read" {  } { { "separator.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/separator.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1495163391730 "|lab1|separator:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:inst12 " "Elaborating entity \"ram1\" for hierarchy \"ram1:inst12\"" {  } { { "lab1.bdf" "inst12" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 -944 -728 176 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1:inst12\|altsyncram:altsyncram_component\"" {  } { { "ram1.vhd" "altsyncram_component" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1:inst12\|altsyncram:altsyncram_component\"" {  } { { "ram1.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram1.hex " "Parameter \"init_file\" = \"ram1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163391868 ""}  } { { "ram1.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495163391868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aub1 " "Found entity 1: altsyncram_aub1" {  } { { "db/altsyncram_aub1.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/altsyncram_aub1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163392127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163392127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aub1 ram1:inst12\|altsyncram:altsyncram_component\|altsyncram_aub1:auto_generated " "Elaborating entity \"altsyncram_aub1\" for hierarchy \"ram1:inst12\|altsyncram:altsyncram_component\|altsyncram_aub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_1s Delay_1s:inst19 " "Elaborating entity \"Delay_1s\" for hierarchy \"Delay_1s:inst19\"" {  } { { "lab1.bdf" "inst19" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 168 -1520 -1296 280 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:inst1 " "Elaborating entity \"bcd\" for hierarchy \"bcd:inst1\"" {  } { { "lab1.bdf" "inst1" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 416 600 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392331 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode bcd.vhd(26) " "VHDL Process Statement warning at bcd.vhd(26): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_real bcd.vhd(27) " "VHDL Process Statement warning at bcd.vhd(27): signal \"x_real\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode bcd.vhd(28) " "VHDL Process Statement warning at bcd.vhd(28): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_real bcd.vhd(29) " "VHDL Process Statement warning at bcd.vhd(29): signal \"z_real\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(36) " "VHDL Process Statement warning at bcd.vhd(36): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin bcd.vhd(36) " "VHDL Process Statement warning at bcd.vhd(36): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(38) " "VHDL Process Statement warning at bcd.vhd(38): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin bcd.vhd(38) " "VHDL Process Statement warning at bcd.vhd(38): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(44) " "VHDL Process Statement warning at bcd.vhd(44): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(46) " "VHDL Process Statement warning at bcd.vhd(46): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(48) " "VHDL Process Statement warning at bcd.vhd(48): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(50) " "VHDL Process Statement warning at bcd.vhd(50): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(52) " "VHDL Process Statement warning at bcd.vhd(52): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(54) " "VHDL Process Statement warning at bcd.vhd(54): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(56) " "VHDL Process Statement warning at bcd.vhd(56): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(58) " "VHDL Process Statement warning at bcd.vhd(58): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(60) " "VHDL Process Statement warning at bcd.vhd(60): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(62) " "VHDL Process Statement warning at bcd.vhd(62): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(64) " "VHDL Process Statement warning at bcd.vhd(64): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(66) " "VHDL Process Statement warning at bcd.vhd(66): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(68) " "VHDL Process Statement warning at bcd.vhd(68): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(70) " "VHDL Process Statement warning at bcd.vhd(70): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(72) " "VHDL Process Statement warning at bcd.vhd(72): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(74) " "VHDL Process Statement warning at bcd.vhd(74): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(76) " "VHDL Process Statement warning at bcd.vhd(76): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(78) " "VHDL Process Statement warning at bcd.vhd(78): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(80) " "VHDL Process Statement warning at bcd.vhd(80): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(82) " "VHDL Process Statement warning at bcd.vhd(82): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(84) " "VHDL Process Statement warning at bcd.vhd(84): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(86) " "VHDL Process Statement warning at bcd.vhd(86): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392331 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(88) " "VHDL Process Statement warning at bcd.vhd(88): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392347 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(90) " "VHDL Process Statement warning at bcd.vhd(90): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392347 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd.vhd(92) " "VHDL Process Statement warning at bcd.vhd(92): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392347 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp bcd.vhd(97) " "VHDL Process Statement warning at bcd.vhd(97): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392347 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp bcd.vhd(98) " "VHDL Process Statement warning at bcd.vhd(98): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392348 "|lab1|bcd:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp bcd.vhd(99) " "VHDL Process Statement warning at bcd.vhd(99): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163392348 "|lab1|bcd:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul mul:inst15 " "Elaborating entity \"mul\" for hierarchy \"mul:inst15\"" {  } { { "lab1.bdf" "inst15" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 944 168 336 1040 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mul:inst15\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mul:inst15\|lpm_mult:lpm_mult_component\"" {  } { { "mul.vhd" "lpm_mult_component" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/mul.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:inst15\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mul:inst15\|lpm_mult:lpm_mult_component\"" {  } { { "mul.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/mul.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495163392432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul:inst15\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mul:inst15\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 4 " "Parameter \"lpm_widtha\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 4 " "Parameter \"lpm_widthb\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 8 " "Parameter \"lpm_widthp\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392432 ""}  } { { "mul.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/mul.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495163392432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j6n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j6n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j6n " "Found entity 1: mult_j6n" {  } { { "db/mult_j6n.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/mult_j6n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163392685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163392685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_j6n mul:inst15\|lpm_mult:lpm_mult_component\|mult_j6n:auto_generated " "Elaborating entity \"mult_j6n\" for hierarchy \"mul:inst15\|lpm_mult:lpm_mult_component\|mult_j6n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2AR ram2AR:inst13 " "Elaborating entity \"ram2AR\" for hierarchy \"ram2AR:inst13\"" {  } { { "lab1.bdf" "inst13" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 256 -944 -728 384 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2AR:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2AR:inst13\|altsyncram:altsyncram_component\"" {  } { { "ram2AR.vhd" "altsyncram_component" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram2AR.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2AR:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2AR:inst13\|altsyncram:altsyncram_component\"" {  } { { "ram2AR.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram2AR.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495163392770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2AR:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2AR:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163392786 ""}  } { { "ram2AR.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram2AR.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495163392786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i4a1 " "Found entity 1: altsyncram_i4a1" {  } { { "db/altsyncram_i4a1.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/altsyncram_i4a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163393070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163393070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i4a1 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated " "Elaborating entity \"altsyncram_i4a1\" for hierarchy \"ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:inst16 " "Elaborating entity \"div\" for hierarchy \"div:inst16\"" {  } { { "lab1.bdf" "inst16" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 1056 168 344 1152 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide div:inst16\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"div:inst16\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div.vhd" "LPM_DIVIDE_component" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/div.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div:inst16\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"div:inst16\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/div.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495163393170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div:inst16\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"div:inst16\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 4 " "Parameter \"lpm_widthn\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393170 ""}  } { { "div.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/div.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495163393170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_crp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_crp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_crp " "Found entity 1: lpm_divide_crp" {  } { { "db/lpm_divide_crp.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/lpm_divide_crp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163393386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163393386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_crp div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated " "Elaborating entity \"lpm_divide_crp\" for hierarchy \"div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163393433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163393433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_7kh div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\|sign_div_unsign_7kh:divider " "Elaborating entity \"sign_div_unsign_7kh\" for hierarchy \"div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\|sign_div_unsign_7kh:divider\"" {  } { { "db/lpm_divide_crp.tdf" "divider" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/lpm_divide_crp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163393471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163393471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_gve div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider " "Elaborating entity \"alt_u_div_gve\" for hierarchy \"div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\"" {  } { { "db/sign_div_unsign_7kh.tdf" "divider" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/sign_div_unsign_7kh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163393718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163393718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_lkc:add_sub_0 " "Elaborating entity \"add_sub_lkc\" for hierarchy \"div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_gve.tdf" "add_sub_0" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/alt_u_div_gve.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495163393957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495163393957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_mkc:add_sub_1 " "Elaborating entity \"add_sub_mkc\" for hierarchy \"div:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_crp:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_gve.tdf" "add_sub_1" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/alt_u_div_gve.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluseq aluseq:inst10 " "Elaborating entity \"aluseq\" for hierarchy \"aluseq:inst10\"" {  } { { "lab1.bdf" "inst10" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 272 160 336 416 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163393988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_temp aluseq.vhd(17) " "Verilog HDL or VHDL warning at aluseq.vhd(17): object \"y_temp\" assigned a value but never read" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin aluseq.vhd(32) " "VHDL Process Statement warning at aluseq.vhd(32): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_real aluseq.vhd(19) " "VHDL Process Statement warning at aluseq.vhd(19): inferring latch(es) for signal or variable \"y_real\", which holds its previous value in one or more paths through the process" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_real\[0\] aluseq.vhd(19) " "Inferred latch for \"y_real\[0\]\" at aluseq.vhd(19)" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_real\[1\] aluseq.vhd(19) " "Inferred latch for \"y_real\[1\]\" at aluseq.vhd(19)" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_real\[2\] aluseq.vhd(19) " "Inferred latch for \"y_real\[2\]\" at aluseq.vhd(19)" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_real\[3\] aluseq.vhd(19) " "Inferred latch for \"y_real\[3\]\" at aluseq.vhd(19)" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_real\[4\] aluseq.vhd(19) " "Inferred latch for \"y_real\[4\]\" at aluseq.vhd(19)" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_real\[5\] aluseq.vhd(19) " "Inferred latch for \"y_real\[5\]\" at aluseq.vhd(19)" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_real\[6\] aluseq.vhd(19) " "Inferred latch for \"y_real\[6\]\" at aluseq.vhd(19)" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_real\[7\] aluseq.vhd(19) " "Inferred latch for \"y_real\[7\]\" at aluseq.vhd(19)" {  } { { "aluseq.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394004 "|lab1|aluseq:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispSel dispSel:inst14 " "Elaborating entity \"dispSel\" for hierarchy \"dispSel:inst14\"" {  } { { "lab1.bdf" "inst14" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -240 168 344 -128 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163394019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data dispSel.vhd(18) " "VHDL Process Statement warning at dispSel.vhd(18): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394019 "|lab1|dispSel:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data dispSel.vhd(19) " "VHDL Process Statement warning at dispSel.vhd(19): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394019 "|lab1|dispSel:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data dispSel.vhd(24) " "VHDL Process Statement warning at dispSel.vhd(24): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394019 "|lab1|dispSel:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data dispSel.vhd(29) " "VHDL Process Statement warning at dispSel.vhd(29): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394019 "|lab1|dispSel:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data dispSel.vhd(34) " "VHDL Process Statement warning at dispSel.vhd(34): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394019 "|lab1|dispSel:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data dispSel.vhd(42) " "VHDL Process Statement warning at dispSel.vhd(42): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394019 "|lab1|dispSel:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data dispSel.vhd(47) " "VHDL Process Statement warning at dispSel.vhd(47): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dispSel.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394019 "|lab1|dispSel:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD7 SSD7:inst9 " "Elaborating entity \"SSD7\" for hierarchy \"SSD7:inst9\"" {  } { { "lab1.bdf" "inst9" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 792 864 1048 904 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163394035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 SSD7.vhd(17) " "VHDL Process Statement warning at SSD7.vhd(17): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 SSD7.vhd(31) " "VHDL Process Statement warning at SSD7.vhd(31): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "digit2 SSD7.vhd(15) " "VHDL Process Statement warning at SSD7.vhd(15): inferring latch(es) for signal or variable \"digit2\", which holds its previous value in one or more paths through the process" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "digit1 SSD7.vhd(15) " "VHDL Process Statement warning at SSD7.vhd(15): inferring latch(es) for signal or variable \"digit1\", which holds its previous value in one or more paths through the process" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[0\] SSD7.vhd(15) " "Inferred latch for \"digit1\[0\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[1\] SSD7.vhd(15) " "Inferred latch for \"digit1\[1\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[2\] SSD7.vhd(15) " "Inferred latch for \"digit1\[2\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[3\] SSD7.vhd(15) " "Inferred latch for \"digit1\[3\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[4\] SSD7.vhd(15) " "Inferred latch for \"digit1\[4\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[5\] SSD7.vhd(15) " "Inferred latch for \"digit1\[5\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[6\] SSD7.vhd(15) " "Inferred latch for \"digit1\[6\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[7\] SSD7.vhd(15) " "Inferred latch for \"digit1\[7\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[0\] SSD7.vhd(15) " "Inferred latch for \"digit2\[0\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[1\] SSD7.vhd(15) " "Inferred latch for \"digit2\[1\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[2\] SSD7.vhd(15) " "Inferred latch for \"digit2\[2\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[3\] SSD7.vhd(15) " "Inferred latch for \"digit2\[3\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[4\] SSD7.vhd(15) " "Inferred latch for \"digit2\[4\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[5\] SSD7.vhd(15) " "Inferred latch for \"digit2\[5\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[6\] SSD7.vhd(15) " "Inferred latch for \"digit2\[6\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[7\] SSD7.vhd(15) " "Inferred latch for \"digit2\[7\]\" at SSD7.vhd(15)" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495163394035 "|lab1|SSD7:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_4 bcd_4:inst8 " "Elaborating entity \"bcd_4\" for hierarchy \"bcd_4:inst8\"" {  } { { "lab1.bdf" "inst8" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 808 168 344 920 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495163394057 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd_4.vhd(19) " "VHDL Process Statement warning at bcd_4.vhd(19): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_4.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394057 "|lab1|bcd_4:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign bcd_4.vhd(32) " "VHDL Process Statement warning at bcd_4.vhd(32): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_4.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_4.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394057 "|lab1|bcd_4:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp bcd_4.vhd(37) " "VHDL Process Statement warning at bcd_4.vhd(37): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_4.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_4.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394057 "|lab1|bcd_4:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp bcd_4.vhd(38) " "VHDL Process Statement warning at bcd_4.vhd(38): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_4.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_4.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495163394057 "|lab1|bcd_4:inst8"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "54 " "Ignored 54 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "5 " "Ignored 5 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1495163395183 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "49 " "Ignored 49 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1495163395183 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1495163395183 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mul:inst15\|lpm_mult:lpm_mult_component\|mult_j6n:auto_generated\|le5a\[4\] " "Synthesized away node \"mul:inst15\|lpm_mult:lpm_mult_component\|mult_j6n:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j6n.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/mult_j6n.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/mul.vhd" 77 0 0 } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 944 168 336 1040 "inst15" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495163395210 "|lab1|mul:inst15|lpm_mult:lpm_mult_component|mult_j6n:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1495163395210 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1495163395210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit2\[6\] " "LATCH primitive \"SSD7:inst9\|digit2\[6\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit2\[5\] " "LATCH primitive \"SSD7:inst9\|digit2\[5\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit2\[4\] " "LATCH primitive \"SSD7:inst9\|digit2\[4\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit2\[3\] " "LATCH primitive \"SSD7:inst9\|digit2\[3\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit2\[2\] " "LATCH primitive \"SSD7:inst9\|digit2\[2\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit2\[1\] " "LATCH primitive \"SSD7:inst9\|digit2\[1\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit2\[0\] " "LATCH primitive \"SSD7:inst9\|digit2\[0\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit2\[6\] " "LATCH primitive \"SSD7:inst7\|digit2\[6\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit2\[5\] " "LATCH primitive \"SSD7:inst7\|digit2\[5\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit2\[4\] " "LATCH primitive \"SSD7:inst7\|digit2\[4\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit2\[3\] " "LATCH primitive \"SSD7:inst7\|digit2\[3\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit2\[2\] " "LATCH primitive \"SSD7:inst7\|digit2\[2\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit2\[1\] " "LATCH primitive \"SSD7:inst7\|digit2\[1\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit2\[0\] " "LATCH primitive \"SSD7:inst7\|digit2\[0\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163397731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit1\[6\] " "LATCH primitive \"SSD7:inst9\|digit1\[6\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit1\[5\] " "LATCH primitive \"SSD7:inst9\|digit1\[5\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit1\[4\] " "LATCH primitive \"SSD7:inst9\|digit1\[4\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit1\[3\] " "LATCH primitive \"SSD7:inst9\|digit1\[3\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit1\[2\] " "LATCH primitive \"SSD7:inst9\|digit1\[2\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit1\[1\] " "LATCH primitive \"SSD7:inst9\|digit1\[1\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst9\|digit1\[0\] " "LATCH primitive \"SSD7:inst9\|digit1\[0\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit1\[6\] " "LATCH primitive \"SSD7:inst7\|digit1\[6\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit1\[5\] " "LATCH primitive \"SSD7:inst7\|digit1\[5\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit1\[4\] " "LATCH primitive \"SSD7:inst7\|digit1\[4\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit1\[3\] " "LATCH primitive \"SSD7:inst7\|digit1\[3\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit1\[2\] " "LATCH primitive \"SSD7:inst7\|digit1\[2\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit1\[1\] " "LATCH primitive \"SSD7:inst7\|digit1\[1\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD7:inst7\|digit1\[0\] " "LATCH primitive \"SSD7:inst7\|digit1\[0\]\" is permanently enabled" {  } { { "SSD7.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1495163407221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 72 1448 1624 88 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 88 1448 1624 104 "lcd_on" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 104 1448 1624 120 "lcd_blon" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[7\] VCC " "Pin \"hex0\[7\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -216 344 520 -200 "hex0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -216 344 520 -200 "hex0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[7\] VCC " "Pin \"hex1\[7\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -200 344 520 -184 "hex1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -200 344 520 -184 "hex1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[7\] VCC " "Pin \"hex2\[7\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -184 344 520 -168 "hex2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -184 344 520 -168 "hex2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -184 344 520 -168 "hex2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -184 344 520 -168 "hex2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[7\] VCC " "Pin \"hex3\[7\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -168 344 520 -152 "hex3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -168 344 520 -152 "hex3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -168 344 520 -152 "hex3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -168 344 520 -152 "hex3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[7\] VCC " "Pin \"hex4\[7\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 816 1048 1224 832 "hex4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[7\] VCC " "Pin \"hex5\[7\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 832 1048 1224 848 "hex5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] VCC " "Pin \"hex5\[6\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 832 1048 1224 848 "hex5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 832 1048 1224 848 "hex5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 832 1048 1224 848 "hex5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[7\] VCC " "Pin \"hex6\[7\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 696 1048 1224 712 "hex6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[7\] VCC " "Pin \"hex7\[7\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 712 1048 1224 728 "hex7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] VCC " "Pin \"hex7\[6\]\" is stuck at VCC" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 712 1048 1224 728 "hex7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 712 1048 1224 728 "hex7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 712 1048 1224 728 "hex7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495163467710 "|lab1|hex7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495163467710 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram1:inst12\|altsyncram:altsyncram_component\|altsyncram_aub1:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"ram1:inst12\|altsyncram:altsyncram_component\|altsyncram_aub1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_aub1.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/altsyncram_aub1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram1.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.vhd" 89 0 0 } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 48 -944 -728 176 "inst12" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495163477589 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_i4a1.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/altsyncram_i4a1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram2AR.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/ram2AR.vhd" 88 0 0 } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 256 -944 -728 384 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495163477589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495163478361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495163478361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1891 " "Implemented 1891 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495163479934 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495163479934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1785 " "Implemented 1785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495163479934 ""} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Implemented 26 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1495163479934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495163479934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495163480155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 11:11:20 2017 " "Processing ended: Fri May 19 11:11:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495163480155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495163480155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495163480155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495163480155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495163481887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495163481888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 11:11:21 2017 " "Processing started: Fri May 19 11:11:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495163481888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495163481888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495163481889 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495163482007 ""}
{ "Info" "0" "" "Project  = lab1" {  } {  } 0 0 "Project  = lab1" 0 0 "Fitter" 0 0 1495163482009 ""}
{ "Info" "0" "" "Revision = lab1" {  } {  } 0 0 "Revision = lab1" 0 0 "Fitter" 0 0 1495163482010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1495163482383 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495163482433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495163482517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495163482518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495163482823 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1495163482853 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495163483789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495163483789 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495163483789 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 3358 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495163483795 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 3359 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495163483795 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 3360 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495163483795 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495163483795 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1495163483804 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 80 " "No exact pin location assignment(s) for 8 pins of 80 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[7\] " "Pin hex0\[7\] not assigned to an exact location on the device" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { hex0[7] } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -216 344 520 -200 "hex0" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495163484061 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[7\] " "Pin hex1\[7\] not assigned to an exact location on the device" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { hex1[7] } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -200 344 520 -184 "hex1" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495163484061 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[7\] " "Pin hex2\[7\] not assigned to an exact location on the device" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { hex2[7] } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -184 344 520 -168 "hex2" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495163484061 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[7\] " "Pin hex3\[7\] not assigned to an exact location on the device" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { hex3[7] } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { -168 344 520 -152 "hex3" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495163484061 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[7\] " "Pin hex4\[7\] not assigned to an exact location on the device" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { hex4[7] } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 816 1048 1224 832 "hex4" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495163484061 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[7\] " "Pin hex5\[7\] not assigned to an exact location on the device" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { hex5[7] } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 832 1048 1224 848 "hex5" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495163484061 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex6\[7\] " "Pin hex6\[7\] not assigned to an exact location on the device" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { hex6[7] } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 696 1048 1224 712 "hex6" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495163484061 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex7\[7\] " "Pin hex7\[7\] not assigned to an exact location on the device" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { hex7[7] } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 712 1048 1224 728 "hex7" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495163484061 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1495163484061 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1495163484473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495163484478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495163484480 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  to: inst13\|altsyncram_component\|auto_generated\|ram_block1a12\|portadataout\[0\] " "From: ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  to: inst13\|altsyncram_component\|auto_generated\|ram_block1a12\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1495163484526 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1495163484526 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495163484596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495163484962 ""}  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { clock_27 } } } { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_27" } } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 512 -272 -104 528 "clock_27" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495163484962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_ascii:inst3\|en_gen:lcd_en_gen\|en  " "Automatically promoted node lcd_ascii:inst3\|en_gen:lcd_en_gen\|en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495163484963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_en " "Destination node lcd_en" {  } { { "d:/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_en } } } { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } } { "lab1.bdf" "" { Schematic "C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf" { { 40 1448 1624 56 "lcd_en" "" } } } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495163484963 ""}  } { { "en_gen.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/en_gen.vhd" 9 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ascii:inst3|en_gen:lcd_en_gen|en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 946 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495163484963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  " "Automatically promoted node ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd_ascii:inst5\|Equal34~0 " "Destination node bcd_ascii:inst5\|Equal34~0" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_ascii:inst5|Equal34~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd_ascii:inst5\|opcode1\[6\]~0 " "Destination node bcd_ascii:inst5\|opcode1\[6\]~0" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_ascii.vhd" 9 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_ascii:inst5|opcode1[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd:inst4\|Equal0~0 " "Destination node bcd:inst4\|Equal0~0" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd:inst4|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector1~15 " "Destination node lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector1~15" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 132 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ascii:inst3|state_ascii:lcd_cnt|Selector1~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 1105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector1~22 " "Destination node lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector1~22" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 132 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ascii:inst3|state_ascii:lcd_cnt|Selector1~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector2~3 " "Destination node lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector2~3" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 132 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ascii:inst3|state_ascii:lcd_cnt|Selector2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 2322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector2~4 " "Destination node lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector2~4" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 132 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ascii:inst3|state_ascii:lcd_cnt|Selector2~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 2323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector2~7 " "Destination node lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector2~7" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 132 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ascii:inst3|state_ascii:lcd_cnt|Selector2~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 2328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector3~6 " "Destination node lcd_ascii:inst3\|state_ascii:lcd_cnt\|Selector3~6" {  } { { "state_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd" 132 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ascii:inst3|state_ascii:lcd_cnt|Selector3~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 2342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd_ascii:inst5\|opcode3~5 " "Destination node bcd_ascii:inst5\|opcode3~5" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_ascii.vhd" 9 -1 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_ascii:inst5|opcode3~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 2354 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495163484965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1495163484965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495163484965 ""}  } { { "db/altsyncram_i4a1.tdf" "" { Text "C:/Users/User/Desktop/poca2/startlab2/poca1/db/altsyncram_i4a1.tdf" 264 2 0 } } { "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495163484965 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495163485785 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495163485790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495163485791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495163485799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495163485804 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495163485809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495163485810 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495163485815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495163485817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495163485823 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495163485823 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1495163485862 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1495163485862 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1495163485862 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 18 46 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495163485868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 26 33 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495163485868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495163485868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495163485868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495163485868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 37 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495163485868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495163485868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495163485868 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1495163485868 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1495163485868 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495163486057 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1495163486057 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495163486137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495163488479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495163489918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495163489960 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495163494559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495163494559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495163494993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/poca2/startlab2/poca1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495163499573 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495163499573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495163502446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495163502452 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495163502452 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.48 " "Total time spent on timing analysis during the Fitter is 2.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495163502532 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495163502548 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "77 " "Found 77 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_on 0 " "Pin \"lcd_on\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_blon 0 " "Pin \"lcd_blon\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[7\] 0 " "Pin \"hex0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[7\] 0 " "Pin \"hex1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[7\] 0 " "Pin \"hex2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[7\] 0 " "Pin \"hex3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[7\] 0 " "Pin \"hex4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[7\] 0 " "Pin \"hex5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[6\] 0 " "Pin \"hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[5\] 0 " "Pin \"hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[4\] 0 " "Pin \"hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[3\] 0 " "Pin \"hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[2\] 0 " "Pin \"hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[1\] 0 " "Pin \"hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[0\] 0 " "Pin \"hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[7\] 0 " "Pin \"hex6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[6\] 0 " "Pin \"hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[5\] 0 " "Pin \"hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[4\] 0 " "Pin \"hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[3\] 0 " "Pin \"hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[2\] 0 " "Pin \"hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[1\] 0 " "Pin \"hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[0\] 0 " "Pin \"hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[7\] 0 " "Pin \"hex7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[6\] 0 " "Pin \"hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[5\] 0 " "Pin \"hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[4\] 0 " "Pin \"hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[3\] 0 " "Pin \"hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[2\] 0 " "Pin \"hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[1\] 0 " "Pin \"hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[0\] 0 " "Pin \"hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495163502663 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1495163502663 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495163503171 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495163503292 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495163503730 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495163504953 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1495163505055 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1495163505572 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1495163505574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/poca2/startlab2/poca1/output_files/lab1.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/poca2/startlab2/poca1/output_files/lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495163506360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 361 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 361 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "916 " "Peak virtual memory: 916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495163508094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 11:11:48 2017 " "Processing ended: Fri May 19 11:11:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495163508094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495163508094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495163508094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495163508094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495163509613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495163509613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 11:11:49 2017 " "Processing started: Fri May 19 11:11:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495163509613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495163509613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495163509613 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495163513153 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495163513244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495163515019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 11:11:55 2017 " "Processing ended: Fri May 19 11:11:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495163515019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495163515019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495163515019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495163515019 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495163515996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495163516872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495163516874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 11:11:56 2017 " "Processing started: Fri May 19 11:11:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495163516874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495163516874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1 " "Command: quartus_sta lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495163516874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495163516960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495163517351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495163517436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495163517436 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1495163517876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495163517942 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1495163517944 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_27 clock_27 " "create_clock -period 1.000 -name clock_27 clock_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495163517950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] " "create_clock -period 1.000 -name ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495163517950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_ascii:inst3\|en_gen:lcd_en_gen\|en lcd_ascii:inst3\|en_gen:lcd_en_gen\|en " "create_clock -period 1.000 -name lcd_ascii:inst3\|en_gen:lcd_en_gen\|en lcd_ascii:inst3\|en_gen:lcd_en_gen\|en" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495163517950 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495163517950 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  to: inst12\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[17\] " "From: ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  to: inst12\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1495163517962 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1495163517962 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495163517969 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1495163517991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495163518014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.677 " "Worst-case setup slack is -8.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.677     -1147.192 clock_27  " "   -8.677     -1147.192 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.031       -18.107 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  " "   -4.031       -18.107 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418        -1.221 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en  " "   -0.418        -1.221 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495163518025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.638 " "Worst-case hold slack is -1.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638        -2.414 clock_27  " "   -1.638        -2.414 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en  " "    0.391         0.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019         0.000 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  " "    1.019         0.000 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495163518040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495163518053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495163518063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -504.380 clock_27  " "   -2.000      -504.380 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -24.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en  " "   -0.500       -24.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  " "    0.500         0.000 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163518072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495163518072 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495163518974 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1495163518978 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  to: inst12\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[17\] " "From: ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  to: inst12\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519106 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1495163519106 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495163519110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.468 " "Worst-case setup slack is -3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.468      -435.335 clock_27  " "   -3.468      -435.335 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284        -5.653 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  " "   -1.284        -5.653 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en  " "    0.307         0.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495163519120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.168 " "Worst-case hold slack is -1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.168        -1.984 clock_27  " "   -1.168        -1.984 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en  " "    0.215         0.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643         0.000 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  " "    0.643         0.000 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495163519122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495163519145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495163519167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -504.380 clock_27  " "   -2.000      -504.380 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -24.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en  " "   -0.500       -24.000 lcd_ascii:inst3\|en_gen:lcd_en_gen\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\]  " "    0.500         0.000 ram2AR:inst13\|altsyncram:altsyncram_component\|altsyncram_i4a1:auto_generated\|q_a\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495163519192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495163519192 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495163519706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495163521167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495163521169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495163521677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 11:12:01 2017 " "Processing ended: Fri May 19 11:12:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495163521677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495163521677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495163521677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495163521677 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 546 s " "Quartus II Full Compilation was successful. 0 errors, 546 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495163522639 ""}
