
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.091806                       # Number of seconds simulated
sim_ticks                                1091806355500                       # Number of ticks simulated
final_tick                               1091806355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35209                       # Simulator instruction rate (inst/s)
host_op_rate                                    51436                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76881992                       # Simulator tick rate (ticks/s)
host_mem_usage                                 830852                       # Number of bytes of host memory used
host_seconds                                 14201.40                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           58304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        36066464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36124768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17857760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17857760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1127077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1128899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        558055                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             558055                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              53401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           33033755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33087157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         53401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16356161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16356161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16356161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             53401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          33033755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49443317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1128899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     558055                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1128899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   558055                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               72197440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   52096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30438848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36124768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17857760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    814                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82419                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       536391                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             73235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             71578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             71198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             68733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             70331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             68853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            70347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            73338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            74764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31641                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1091803867500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1128899                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               558055                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1111701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       764902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.182188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.163536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.634719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       519150     67.87%     67.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       153028     20.01%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36760      4.81%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14877      1.94%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17034      2.23%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3983      0.52%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4267      0.56%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2599      0.34%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13204      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       764902                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.193398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.081292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    209.142284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         27285     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           56      0.20%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           28      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27384                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.368062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.341999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.939839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8352     30.50%     30.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1148      4.19%     34.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17347     63.35%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              527      1.92%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27384                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  14891522250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             36043116000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5640425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13200.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31950.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   604628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  234161                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     647204.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    52.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2854300680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1557406125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4362001800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1529221680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          71311300320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         276589510920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         412459898250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           770663639775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            705.862760                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 684468703250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36457720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  370877384250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2928358440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1597814625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4437053400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1552711680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          71311300320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         278037037035                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         411190138500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           771054414000                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            706.220677                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 682326630750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36457720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  373019456750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2183612711                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2183612711                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2422796                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4083.854641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293558558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2426892                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.960701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3711620500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4083.854641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594397792                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594397792                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224231367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224231367                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69327191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69327191                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293558558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293558558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293558558                       # number of overall hits
system.cpu.dcache.overall_hits::total       293558558                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1698995                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1698995                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       711513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       711513                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2410508                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2410508                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2426892                       # number of overall misses
system.cpu.dcache.overall_misses::total       2426892                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  67725690000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  67725690000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  42968445000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42968445000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 110694135000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 110694135000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 110694135000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 110694135000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969066                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969066                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985450                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007520                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010159                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.008144                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008144                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.008199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39862.206775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39862.206775                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60390.245856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60390.245856                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45921.496631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45921.496631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45611.479621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45611.479621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1108097                       # number of writebacks
system.cpu.dcache.writebacks::total           1108097                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1698995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1698995                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       711513                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       711513                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2410508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2410508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2426892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2426892                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  66026695000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66026695000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  42256932000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  42256932000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1233807000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1233807000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 108283627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 108283627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 109517434000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 109517434000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008199                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38862.206775                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38862.206775                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59390.245856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59390.245856                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75305.603027                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75305.603027                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44921.496631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44921.496631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45126.620385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45126.620385                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                60                       # number of replacements
system.cpu.icache.tags.tagsinuse          1178.878838                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396037                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          377068.588590                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1178.878838                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.287812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.287812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1763                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1699                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.430420                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374797543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374797543                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396037                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396037                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396037                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396037                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396037                       # number of overall hits
system.cpu.icache.overall_hits::total       687396037                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1823                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1823                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1823                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1823                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1823                       # number of overall misses
system.cpu.icache.overall_misses::total          1823                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    141254000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141254000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    141254000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141254000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    141254000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141254000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77484.366429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77484.366429                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77484.366429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77484.366429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77484.366429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77484.366429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           60                       # number of writebacks
system.cpu.icache.writebacks::total                60                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1823                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1823                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    139431000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139431000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    139431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    139431000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139431000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76484.366429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76484.366429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76484.366429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76484.366429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76484.366429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76484.366429                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1123883                       # number of replacements
system.l2.tags.tagsinuse                 31306.630034                       # Cycle average of tags in use
system.l2.tags.total_refs                     2889427                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1155747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.500051                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              142507035500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14664.441008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.097141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16634.091885                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.447523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.507632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955403                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31747                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.972412                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6718830                       # Number of tag accesses
system.l2.tags.data_accesses                  6718830                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1108097                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1108097                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           60                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               60                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             252856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                252856                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1046959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1046959                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1299815                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1299816                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1299815                       # number of overall hits
system.l2.overall_hits::total                 1299816                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           458657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              458657                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1822                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       668420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          668420                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1822                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1127077                       # number of demand (read+write) misses
system.l2.demand_misses::total                1128899                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1822                       # number of overall misses
system.l2.overall_misses::cpu.data            1127077                       # number of overall misses
system.l2.overall_misses::total               1128899                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  38534674500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38534674500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    136685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    136685000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53694364000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53694364000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     136685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   92229038500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      92365723500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    136685000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  92229038500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     92365723500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1108097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1108097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           60                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           60                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         711513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            711513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1715379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1715379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1823                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2426892                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2428715                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1823                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2426892                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2428715                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.644622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644622                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999451                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.389663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.389663                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999451                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.464412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.464813                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999451                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.464412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.464813                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84016.322655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84016.322655                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75019.209660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75019.209660                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 80330.277371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80330.277371                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75019.209660                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 81830.290654                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81819.297829                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75019.209660                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 81830.290654                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81819.297829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               558055                       # number of writebacks
system.l2.writebacks::total                    558055                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        94418                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         94418                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       458657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         458657                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1822                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       668420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       668420                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1127077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1128899                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1127077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1128899                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  33948104500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33948104500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    118465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  47010164000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  47010164000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    118465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  80958268500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  81076733500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    118465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  80958268500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  81076733500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.644622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999451                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999451                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.389663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.389663                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.464412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.464813                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.464412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.464813                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74016.322655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74016.322655                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65019.209660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65019.209660                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70330.277371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70330.277371                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65019.209660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 71830.290654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71819.297829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65019.209660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 71830.290654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71819.297829                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             670242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       558055                       # Transaction distribution
system.membus.trans_dist::CleanEvict           536391                       # Transaction distribution
system.membus.trans_dist::ReadExReq            458657                       # Transaction distribution
system.membus.trans_dist::ReadExResp           458657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        670242                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3352244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3352244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3352244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     53982528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     53982528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                53982528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2223345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2223345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2223345                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3339458500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3836940000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4851571                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2422856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         123855                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       123855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1717202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1666152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           60                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1880526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           711513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          711513                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1715379                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7276579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7280285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    113119648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113179904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1123883                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3552598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034863                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.183434                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3428742     96.51%     96.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 123856      3.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3552598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2979864000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1823000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2426892000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
