{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659383312821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659383312821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 21:48:32 2022 " "Processing started: Mon Aug 01 21:48:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659383312821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659383312821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hack -c Ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hack -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659383312822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1659383313616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr.v 1 1 " "Found 1 design units, including 1 entities, in source file scr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCR " "Found entity 1: SCR" {  } { { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bit " "Found entity 1: reg16bit" {  } { { "REG.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "RAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prescaler.v(13) " "Verilog HDL information at prescaler.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1659383313680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/PC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_16bit " "Found entity 1: mux2_1_16bit" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file i_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_Gate " "Found entity 1: I_Gate" {  } { { "I_GATE.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/I_GATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.v 1 1 " "Found 1 design units, including 1 entities, in source file inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 INV " "Found entity 1: INV" {  } { { "INV.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/INV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder16.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder16.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder16 " "Found entity 1: FullAdder16" {  } { { "FullAdder16.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FullAdder16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_sync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA1 " "Found entity 1: VGA1" {  } { { "VGA1.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageGenerator " "Found entity 1: ImageGenerator" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16k.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16k.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16K " "Found entity 1: RAM16K" {  } { { "RAM16K.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "ps2_rx.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ps2_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit " "Found entity 1: Mux16bit" {  } { { "MUX16.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file key2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_code.v 1 1 " "Found 1 design units, including 1 entities, in source file kb_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 kb_code " "Found entity 1: kb_code" {  } { { "kb_code.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/kb_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdsymbol.v 1 1 " "Found 1 design units, including 1 entities, in source file kbdsymbol.v" { { "Info" "ISGN_ENTITY_NAME" "1 KBDS " "Found entity 1: KBDS" {  } { { "KBDSymbol.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBDSymbol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd.v 1 1 " "Found 1 design units, including 1 entities, in source file kbd.v" { { "Info" "ISGN_ENTITY_NAME" "1 KBD " "Found entity 1: KBD" {  } { { "KBD.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hackram.v 1 1 " "Found 1 design units, including 1 entities, in source file hackram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX1bit " "Found entity 1: DEMUX1bit" {  } { { "DMUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/DMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitodata.v 1 1 " "Found 1 design units, including 1 entities, in source file asciitodata.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASCIItoData " "Found entity 1: ASCIItoData" {  } { { "ASCIIToData.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ASCIIToData.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RamTest " "Found entity 1: RamTest" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383313750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383313750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RamTest " "Elaborating entity \"RamTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659383314029 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst61 " "Block or symbol \"GND\" of instance \"inst61\" overlaps another block or symbol" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 480 1112 1144 512 "inst61" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1659383314034 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BCD inst13 " "Block or symbol \"BCD\" of instance \"inst13\" overlaps another block or symbol" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 808 168 328 888 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1659383314034 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BCD inst20 " "Block or symbol \"BCD\" of instance \"inst20\" overlaps another block or symbol" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 584 160 320 664 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1659383314034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA1 VGA1:inst31 " "Elaborating entity \"VGA1\" for hierarchy \"VGA1:inst31\"" {  } { { "RamTest.bdf" "inst31" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 1184 1384 288 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll VGA1:inst31\|vga_pll:V1 " "Elaborating entity \"vga_pll\" for hierarchy \"VGA1:inst31\|vga_pll:V1\"" {  } { { "VGA1.v" "V1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA1:inst31\|vga_pll:V1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA1:inst31\|vga_pll:V1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659383314108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA1:inst31\|vga_pll:V1\|altpll:altpll_component " "Instantiated megafunction \"VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314109 ""}  } { { "vga_pll.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659383314109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA1:inst31\|VGA_SYNC:V2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA1:inst31\|VGA_SYNC:V2\"" {  } { { "VGA1.v" "V2" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(40) " "Verilog HDL assignment warning at vga_sync.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_sync.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659383314116 "|RamTest|VGA1:inst31|VGA_SYNC:V2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(51) " "Verilog HDL assignment warning at vga_sync.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_sync.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659383314116 "|RamTest|VGA1:inst31|VGA_SYNC:V2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageGenerator VGA1:inst31\|ImageGenerator:V3 " "Elaborating entity \"ImageGenerator\" for hierarchy \"VGA1:inst31\|ImageGenerator:V3\"" {  } { { "VGA1.v" "V3" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314118 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(28) " "Verilog HDL Always Construct warning at vga.v(28): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314119 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(29) " "Verilog HDL Always Construct warning at vga.v(29): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314119 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(30) " "Verilog HDL Always Construct warning at vga.v(30): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314119 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(31) " "Verilog HDL Always Construct warning at vga.v(31): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314119 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(32) " "Verilog HDL Always Construct warning at vga.v(32): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314119 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(33) " "Verilog HDL Always Construct warning at vga.v(33): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(34) " "Verilog HDL Always Construct warning at vga.v(34): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(35) " "Verilog HDL Always Construct warning at vga.v(35): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(36) " "Verilog HDL Always Construct warning at vga.v(36): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(37) " "Verilog HDL Always Construct warning at vga.v(37): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(38) " "Verilog HDL Always Construct warning at vga.v(38): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(39) " "Verilog HDL Always Construct warning at vga.v(39): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(40) " "Verilog HDL Always Construct warning at vga.v(40): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(41) " "Verilog HDL Always Construct warning at vga.v(41): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(42) " "Verilog HDL Always Construct warning at vga.v(42): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(43) " "Verilog HDL Always Construct warning at vga.v(43): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X vga.v(21) " "Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red vga.v(21) " "Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659383314120 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green vga.v(21) " "Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue vga.v(21) " "Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] vga.v(70) " "Inferred latch for \"blue\[0\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] vga.v(70) " "Inferred latch for \"blue\[1\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] vga.v(70) " "Inferred latch for \"blue\[2\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] vga.v(70) " "Inferred latch for \"blue\[3\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] vga.v(70) " "Inferred latch for \"blue\[4\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] vga.v(70) " "Inferred latch for \"blue\[5\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] vga.v(70) " "Inferred latch for \"blue\[6\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] vga.v(70) " "Inferred latch for \"blue\[7\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[8\] vga.v(70) " "Inferred latch for \"blue\[8\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[9\] vga.v(70) " "Inferred latch for \"blue\[9\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] vga.v(70) " "Inferred latch for \"green\[0\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] vga.v(70) " "Inferred latch for \"green\[1\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] vga.v(70) " "Inferred latch for \"green\[2\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314121 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] vga.v(70) " "Inferred latch for \"green\[3\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] vga.v(70) " "Inferred latch for \"green\[4\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] vga.v(70) " "Inferred latch for \"green\[5\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] vga.v(70) " "Inferred latch for \"green\[6\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] vga.v(70) " "Inferred latch for \"green\[7\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[8\] vga.v(70) " "Inferred latch for \"green\[8\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[9\] vga.v(70) " "Inferred latch for \"green\[9\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] vga.v(70) " "Inferred latch for \"red\[0\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] vga.v(70) " "Inferred latch for \"red\[1\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] vga.v(70) " "Inferred latch for \"red\[2\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] vga.v(70) " "Inferred latch for \"red\[3\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] vga.v(70) " "Inferred latch for \"red\[4\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] vga.v(70) " "Inferred latch for \"red\[5\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] vga.v(70) " "Inferred latch for \"red\[6\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] vga.v(70) " "Inferred latch for \"red\[7\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[8\] vga.v(70) " "Inferred latch for \"red\[8\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314122 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[9\] vga.v(70) " "Inferred latch for \"red\[9\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314123 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst2\"" {  } { { "RamTest.bdf" "inst2" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX1bit RAM:inst2\|DEMUX1bit:D1 " "Elaborating entity \"DEMUX1bit\" for hierarchy \"RAM:inst2\|DEMUX1bit:D1\"" {  } { { "HACKRAM.v" "D1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314128 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y DMUX.v(6) " "Verilog HDL Always Construct warning at DMUX.v(6): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DMUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/DMUX.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314129 "|RamTest|RAM:inst2|DEMUX1bit:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y DMUX.v(13) " "Verilog HDL Always Construct warning at DMUX.v(13): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DMUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/DMUX.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314129 "|RamTest|RAM:inst2|DEMUX1bit:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16K RAM:inst2\|RAM16K:R1 " "Elaborating entity \"RAM16K\" for hierarchy \"RAM:inst2\|RAM16K:R1\"" {  } { { "HACKRAM.v" "R1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\"" {  } { { "RAM16K.v" "altsyncram_component" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\"" {  } { { "RAM16K.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR1 " "Parameter \"outdata_aclr_a\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314182 ""}  } { { "RAM16K.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659383314182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_une1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_une1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_une1 " "Found entity 1: altsyncram_une1" {  } { { "db/altsyncram_une1.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383314279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383314279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_une1 RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated " "Elaborating entity \"altsyncram_une1\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383314363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383314363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:decode3 " "Elaborating entity \"decode_4oa\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:decode3\"" {  } { { "db/altsyncram_une1.tdf" "decode3" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_une1.tdf" "deep_decode" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_3kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383314449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383314449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|mux_3kb:mux2 " "Elaborating entity \"mux_3kb\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|mux_3kb:mux2\"" {  } { { "db/altsyncram_une1.tdf" "mux2" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCR RAM:inst2\|SCR:S1 " "Elaborating entity \"SCR\" for hierarchy \"RAM:inst2\|SCR:S1\"" {  } { { "HACKRAM.v" "S1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\"" {  } { { "SCR.v" "altsyncram_component" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\"" {  } { { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314469 ""}  } { { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659383314469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9a52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9a52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9a52 " "Found entity 1: altsyncram_9a52" {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383314557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383314557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9a52 RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated " "Elaborating entity \"altsyncram_9a52\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383314632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383314632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_9a52.tdf" "decode2" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_9a52.tdf" "decode_a" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383314716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383314716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|mux_0kb:mux4 " "Elaborating entity \"mux_0kb\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|mux_0kb:mux4\"" {  } { { "db/altsyncram_9a52.tdf" "mux4" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBD RAM:inst2\|KBD:K1 " "Elaborating entity \"KBD\" for hierarchy \"RAM:inst2\|KBD:K1\"" {  } { { "HACKRAM.v" "K1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\"" {  } { { "KBD.v" "altsyncram_component" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\"" {  } { { "KBD.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR1 " "Parameter \"outdata_aclr_a\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314734 ""}  } { { "KBD.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659383314734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vba2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vba2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vba2 " "Found entity 1: altsyncram_vba2" {  } { { "db/altsyncram_vba2.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_vba2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383314821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383314821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vba2 RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\|altsyncram_vba2:auto_generated " "Elaborating entity \"altsyncram_vba2\" for hierarchy \"RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\|altsyncram_vba2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit RAM:inst2\|Mux16bit:M1 " "Elaborating entity \"Mux16bit\" for hierarchy \"RAM:inst2\|Mux16bit:M1\"" {  } { { "HACKRAM.v" "M1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314827 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MUX16.v(8) " "Verilog HDL Always Construct warning at MUX16.v(8): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX16.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX16.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314827 "|RamTest|RAM:inst2|Mux16bit:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MUX16.v(12) " "Verilog HDL Always Construct warning at MUX16.v(12): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX16.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX16.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314827 "|RamTest|RAM:inst2|Mux16bit:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst1\"" {  } { { "RamTest.bdf" "inst1" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 416 624 824 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_16bit CPU:inst1\|mux2_1_16bit:M1 " "Elaborating entity \"mux2_1_16bit\" for hierarchy \"CPU:inst1\|mux2_1_16bit:M1\"" {  } { { "CPU.v" "M1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314834 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MUX.v(7) " "Verilog HDL Always Construct warning at MUX.v(7): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MUX.v(11) " "Verilog HDL Always Construct warning at MUX.v(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y MUX.v(5) " "Verilog HDL Always Construct warning at MUX.v(5): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] MUX.v(10) " "Inferred latch for \"Y\[0\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] MUX.v(10) " "Inferred latch for \"Y\[1\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] MUX.v(10) " "Inferred latch for \"Y\[2\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] MUX.v(10) " "Inferred latch for \"Y\[3\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] MUX.v(10) " "Inferred latch for \"Y\[4\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] MUX.v(10) " "Inferred latch for \"Y\[5\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] MUX.v(10) " "Inferred latch for \"Y\[6\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] MUX.v(10) " "Inferred latch for \"Y\[7\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314835 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] MUX.v(10) " "Inferred latch for \"Y\[8\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314836 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] MUX.v(10) " "Inferred latch for \"Y\[9\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314836 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] MUX.v(10) " "Inferred latch for \"Y\[10\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314836 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] MUX.v(10) " "Inferred latch for \"Y\[11\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314836 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] MUX.v(10) " "Inferred latch for \"Y\[12\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314836 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] MUX.v(10) " "Inferred latch for \"Y\[13\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314836 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] MUX.v(10) " "Inferred latch for \"Y\[14\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314836 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] MUX.v(10) " "Inferred latch for \"Y\[15\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659383314836 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bit CPU:inst1\|reg16bit:regA " "Elaborating entity \"reg16bit\" for hierarchy \"CPU:inst1\|reg16bit:regA\"" {  } { { "CPU.v" "regA" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst1\|ALU:A1 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst1\|ALU:A1\"" {  } { { "CPU.v" "A1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV CPU:inst1\|ALU:A1\|INV:I1 " "Elaborating entity \"INV\" for hierarchy \"CPU:inst1\|ALU:A1\|INV:I1\"" {  } { { "ALU.v" "I1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_Gate CPU:inst1\|ALU:A1\|I_Gate:And1 " "Elaborating entity \"I_Gate\" for hierarchy \"CPU:inst1\|ALU:A1\|I_Gate:And1\"" {  } { { "ALU.v" "And1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder16 CPU:inst1\|ALU:A1\|FullAdder16:Add1 " "Elaborating entity \"FullAdder16\" for hierarchy \"CPU:inst1\|ALU:A1\|FullAdder16:Add1\"" {  } { { "ALU.v" "Add1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:inst1\|ALU:A1\|FullAdder16:Add1\|FullAdder:F1 " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:inst1\|ALU:A1\|FullAdder16:Add1\|FullAdder:F1\"" {  } { { "FullAdder16.v" "F1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FullAdder16.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst1\|PC:P1 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst1\|PC:P1\"" {  } { { "CPU.v" "P1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:inst0 " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:inst0\"" {  } { { "RamTest.bdf" "inst0" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 464 152 360 544 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314958 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "internal_count_CPU prescaler.v(12) " "Verilog HDL warning at prescaler.v(12): initial value for variable internal_count_CPU should be constant" {  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1659383314959 "|RamTest|prescaler:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCIItoData ASCIItoData:inst " "Elaborating entity \"ASCIItoData\" for hierarchy \"ASCIItoData:inst\"" {  } { { "RamTest.bdf" "inst" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 56 232 392 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDS KBDS:inst5 " "Elaborating entity \"KBDS\" for hierarchy \"KBDS:inst5\"" {  } { { "RamTest.bdf" "inst5" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 24 0 184 136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kb_code KBDS:inst5\|kb_code:K1 " "Elaborating entity \"kb_code\" for hierarchy \"KBDS:inst5\|kb_code:K1\"" {  } { { "KBDSymbol.v" "K1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBDSymbol.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rx KBDS:inst5\|kb_code:K1\|ps2_rx:ps2_rx_unit " "Elaborating entity \"ps2_rx\" for hierarchy \"KBDS:inst5\|kb_code:K1\|ps2_rx:ps2_rx_unit\"" {  } { { "kb_code.v" "ps2_rx_unit" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/kb_code.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_rx.v(80) " "Verilog HDL assignment warning at ps2_rx.v(80): truncated value with size 32 to match size of target (4)" {  } { { "ps2_rx.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ps2_rx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659383314972 "|RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo KBDS:inst5\|kb_code:K1\|fifo:fifo_key_unit " "Elaborating entity \"fifo\" for hierarchy \"KBDS:inst5\|kb_code:K1\|fifo:fifo_key_unit\"" {  } { { "kb_code.v" "fifo_key_unit" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/kb_code.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO.v(51) " "Verilog HDL assignment warning at FIFO.v(51): truncated value with size 32 to match size of target (1)" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659383314975 "|RamTest|KBDS:inst5|kb_code:K1|fifo:fifo_key_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO.v(52) " "Verilog HDL assignment warning at FIFO.v(52): truncated value with size 32 to match size of target (1)" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659383314975 "|RamTest|KBDS:inst5|kb_code:K1|fifo:fifo_key_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FIFO.v(58) " "Verilog HDL Case Statement warning at FIFO.v(58): incomplete case statement has no default case item" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1659383314975 "|RamTest|KBDS:inst5|kb_code:K1|fifo:fifo_key_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii KBDS:inst5\|key2ascii:K2 " "Elaborating entity \"key2ascii\" for hierarchy \"KBDS:inst5\|key2ascii:K2\"" {  } { { "KBDSymbol.v" "K2" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBDSymbol.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314979 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "key2ascii.v(32) " "Verilog HDL Case Statement warning at key2ascii.v(32): case item expression covers a value already covered by a previous case item" {  } { { "key2ascii.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/key2ascii.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1659383314980 "|RamTest|KBDS:inst5|key2ascii:K2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst20 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst20\"" {  } { { "RamTest.bdf" "inst20" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 584 160 320 664 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659383314984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob54 " "Found entity 1: altsyncram_ob54" {  } { { "db/altsyncram_ob54.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_ob54.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383316628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383316628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383316801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383316801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383316901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383316901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ci " "Found entity 1: cntr_4ci" {  } { { "db/cntr_4ci.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_4ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383317043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383317043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383317118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383317118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383317218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383317218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383317325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383317325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383317402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383317402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383317501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383317501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659383317577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659383317577 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659383317706 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "KBDS:inst5\|kb_code:K1\|fifo:fifo_key_unit\|array_reg " "RAM logic \"KBDS:inst5\|kb_code:K1\|fifo:fifo_key_unit\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "FIFO.v" "array_reg" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1659383318371 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1659383318371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1659383319229 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1659383319341 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1659383319342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 408 1184 1360 424 "SRAM_UB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659383319979 "|RamTest|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 472 1192 1368 488 "SRAM_LB_N " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659383319979 "|RamTest|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 544 1192 1368 560 "SRAM_WE_N " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659383319979 "|RamTest|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 648 1184 1360 664 "SRAM_CE_N " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659383319979 "|RamTest|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 576 1192 1368 592 "SRAM_OE_N " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659383319979 "|RamTest|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1659383319979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/output_files/Ram.map.smsg " "Generated suppressed messages file E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/output_files/Ram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1659383321295 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 167 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 167 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1659383321995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659383322073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659383322073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2602 " "Implemented 2602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659383322459 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659383322459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2250 " "Implemented 2250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659383322459 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1659383322459 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1659383322459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659383322459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659383322520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 21:48:42 2022 " "Processing ended: Mon Aug 01 21:48:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659383322520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659383322520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659383322520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659383322520 ""}
