Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Sep  8 20:50:55 2022
| Host         : DESKTOP-E1S6T55 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -warn_on_violation -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_filtering/pcount_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1043 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.719        0.000                      0                 1880        0.073        0.000                      0                 1880        3.000        0.000                       0                   598  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
sys_clk_pin          {0.000 5.000}      10.000          100.000         
  CLK_25_clocking    {0.000 20.000}     40.000          25.000          
  CLK_50_clocking    {0.000 10.000}     20.000          50.000          
  clkfbout_clocking  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                            3.000        0.000                       0                     1  
  CLK_25_clocking         17.690        0.000                      0                 1573        0.087        0.000                      0                 1573       19.500        0.000                       0                   499  
  CLK_50_clocking         12.719        0.000                      0                  230        0.073        0.000                      0                  230        9.500        0.000                       0                    95  
  clkfbout_clocking                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_25_clocking  CLK_50_clocking       16.719        0.000                      0                   17        0.218        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_25_clocking    CLK_25_clocking         33.898        0.000                      0                   60        0.796        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       17.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.690ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_3/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.921ns  (logic 6.226ns (28.402%)  route 15.695ns (71.598%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.446    19.270    my_resetlocked/ram_reg_1_i_31
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124    19.394 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.573    20.967    my_ram_buffer/DIADI[7]
    RAMB18_X0Y1          RAMB18E1                                     r  my_ram_buffer/ram_reg_3/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.493    38.497    my_ram_buffer/CLK_25
    RAMB18_X0Y1          RAMB18E1                                     r  my_ram_buffer/ram_reg_3/CLKARDCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.657    my_ram_buffer/ram_reg_3
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                         -20.967    
  -------------------------------------------------------------------
                         slack                                 17.690    

Slack (MET) :             17.810ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_4/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.873ns  (logic 6.226ns (28.464%)  route 15.647ns (71.536%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.446    19.270    my_resetlocked/ram_reg_1_i_31
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124    19.394 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.525    20.920    my_ram_buffer/DIADI[7]
    RAMB18_X1Y0          RAMB18E1                                     r  my_ram_buffer/ram_reg_4/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.494    38.498    my_ram_buffer/CLK_25
    RAMB18_X1Y0          RAMB18E1                                     r  my_ram_buffer/ram_reg_4/CLKARDCLK
                         clock pessimism              0.564    39.062    
                         clock uncertainty           -0.091    38.971    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.730    my_ram_buffer/ram_reg_4
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                         -20.920    
  -------------------------------------------------------------------
                         slack                                 17.810    

Slack (MET) :             17.854ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_9/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.755ns  (logic 6.226ns (28.618%)  route 15.529ns (71.382%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.446    19.270    my_resetlocked/ram_reg_1_i_31
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124    19.394 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.407    20.802    my_ram_buffer/DIADI[7]
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.492    38.496    my_ram_buffer/CLK_25
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/CLKARDCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.091    38.897    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.656    my_ram_buffer/ram_reg_9
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -20.802    
  -------------------------------------------------------------------
                         slack                                 17.854    

Slack (MET) :             17.912ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_3/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.699ns  (logic 6.226ns (28.693%)  route 15.473ns (71.307%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.317    19.142    my_resetlocked/ram_reg_1_i_31
    SLICE_X33Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.266 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.479    20.745    my_ram_buffer/DIADI[6]
    RAMB18_X0Y1          RAMB18E1                                     r  my_ram_buffer/ram_reg_3/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.493    38.497    my_ram_buffer/CLK_25
    RAMB18_X0Y1          RAMB18E1                                     r  my_ram_buffer/ram_reg_3/CLKARDCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.657    my_ram_buffer/ram_reg_3
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                         -20.745    
  -------------------------------------------------------------------
                         slack                                 17.912    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_9/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.690ns  (logic 6.226ns (28.705%)  route 15.464ns (71.295%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.314    19.139    my_resetlocked/ram_reg_1_i_31
    SLICE_X33Y17         LUT4 (Prop_lut4_I0_O)        0.124    19.263 r  my_resetlocked/ram_reg_1_i_9/O
                         net (fo=9, routed)           1.473    20.736    my_ram_buffer/DIADI[5]
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.492    38.496    my_ram_buffer/CLK_25
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/CLKARDCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.091    38.897    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    38.656    my_ram_buffer/ram_reg_9
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -20.736    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.950ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_4/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.733ns  (logic 6.226ns (28.647%)  route 15.507ns (71.353%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.317    19.142    my_resetlocked/ram_reg_1_i_31
    SLICE_X33Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.266 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.514    20.780    my_ram_buffer/DIADI[6]
    RAMB18_X1Y0          RAMB18E1                                     r  my_ram_buffer/ram_reg_4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.494    38.498    my_ram_buffer/CLK_25
    RAMB18_X1Y0          RAMB18E1                                     r  my_ram_buffer/ram_reg_4/CLKARDCLK
                         clock pessimism              0.564    39.062    
                         clock uncertainty           -0.091    38.971    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.730    my_ram_buffer/ram_reg_4
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                         -20.780    
  -------------------------------------------------------------------
                         slack                                 17.950    

Slack (MET) :             17.951ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_8/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.654ns  (logic 6.226ns (28.752%)  route 15.428ns (71.248%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.446    19.270    my_resetlocked/ram_reg_1_i_31
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124    19.394 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.307    20.701    my_ram_buffer/DIADI[7]
    RAMB18_X0Y5          RAMB18E1                                     r  my_ram_buffer/ram_reg_8/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.488    38.492    my_ram_buffer/CLK_25
    RAMB18_X0Y5          RAMB18E1                                     r  my_ram_buffer/ram_reg_8/CLKARDCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.091    38.893    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.652    my_ram_buffer/ram_reg_8
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                 17.951    

Slack (MET) :             18.009ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_6/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.674ns  (logic 6.226ns (28.726%)  route 15.448ns (71.274%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.317    19.142    my_resetlocked/ram_reg_1_i_31
    SLICE_X33Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.266 r  my_resetlocked/ram_reg_1_i_8/O
                         net (fo=9, routed)           1.455    20.721    my_ram_buffer/DIADI[6]
    RAMB18_X1Y1          RAMB18E1                                     r  my_ram_buffer/ram_reg_6/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.494    38.498    my_ram_buffer/CLK_25
    RAMB18_X1Y1          RAMB18E1                                     r  my_ram_buffer/ram_reg_6/CLKARDCLK
                         clock pessimism              0.564    39.062    
                         clock uncertainty           -0.091    38.971    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    38.730    my_ram_buffer/ram_reg_6
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                         -20.721    
  -------------------------------------------------------------------
                         slack                                 18.009    

Slack (MET) :             18.020ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_5/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.662ns  (logic 6.226ns (28.741%)  route 15.436ns (71.259%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.446    19.270    my_resetlocked/ram_reg_1_i_31
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124    19.394 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.314    20.709    my_ram_buffer/DIADI[7]
    RAMB18_X1Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_5/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.493    38.497    my_ram_buffer/CLK_25
    RAMB18_X1Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_5/CLKARDCLK
                         clock pessimism              0.564    39.061    
                         clock uncertainty           -0.091    38.970    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.729    my_ram_buffer/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                         -20.709    
  -------------------------------------------------------------------
                         slack                                 18.020    

Slack (MET) :             18.033ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_7/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        21.576ns  (logic 6.226ns (28.856%)  route 15.350ns (71.144%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y32         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          4.071     3.574    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     3.698 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.698    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     3.912 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.706     6.618    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.297     6.915 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.229     8.144    rddata_C[2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.153     8.297 r  ram_reg_1_i_109/O
                         net (fo=2, routed)           0.581     8.878    ram_reg_1_i_109_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.327     9.205 r  ram_reg_1_i_69/O
                         net (fo=5, routed)           0.621     9.826    ram_reg_1_i_69_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.950 r  ram_reg_1_i_41/O
                         net (fo=14, routed)          0.750    10.700    my_RGB/Grayscale1[4]
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.152    10.852 r  ram_reg_1_i_70/O
                         net (fo=3, routed)           0.297    11.148    ram_reg_1_i_70_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    11.480 r  ram_reg_1_i_81/O
                         net (fo=1, routed)           0.000    11.480    ram_reg_1_i_81_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.878 r  ram_reg_1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.878    ram_reg_1_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.035 r  ram_reg_1_i_71/CO[1]
                         net (fo=2, routed)           0.449    12.484    ram_reg_1_i_71_n_2
    SLICE_X31Y21         LUT4 (Prop_lut4_I1_O)        0.329    12.813 r  ram_reg_1_i_42/O
                         net (fo=2, routed)           0.643    13.456    ram_reg_1_i_42_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.580 r  ram_reg_1_i_46/O
                         net (fo=1, routed)           0.000    13.580    ram_reg_1_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.978 r  ram_reg_1_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.978    ram_reg_1_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  ram_reg_1_i_28/O[0]
                         net (fo=4, routed)           0.620    14.820    ram_reg_1_i_28_n_7
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.299    15.119 r  ram_reg_1_i_94/O
                         net (fo=1, routed)           0.000    15.119    ram_reg_1_i_94_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.495 r  ram_reg_1_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.495    ram_reg_1_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.714 r  ram_reg_1_i_34/O[0]
                         net (fo=3, routed)           0.701    16.415    ram_reg_1_i_34_n_7
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.295    16.710 r  ram_reg_1_i_59/O
                         net (fo=1, routed)           0.000    16.710    ram_reg_1_i_59_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.167 r  ram_reg_1_i_33/CO[1]
                         net (fo=5, routed)           0.707    17.874    my_ram_buffer/CO[0]
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.323    18.197 r  my_ram_buffer/ram_reg_1_i_30/O
                         net (fo=2, routed)           0.302    18.499    my_ram_buffer/ram_reg_9_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.326    18.825 r  my_ram_buffer/ram_reg_1_i_27/O
                         net (fo=3, routed)           0.446    19.270    my_resetlocked/ram_reg_1_i_31
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124    19.394 r  my_resetlocked/ram_reg_1_i_7/O
                         net (fo=9, routed)           1.228    20.622    my_ram_buffer/DIADI[7]
    RAMB18_X0Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_7/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.492    38.496    my_ram_buffer/CLK_25
    RAMB18_X0Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_7/CLKARDCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.091    38.897    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    38.656    my_ram_buffer/ram_reg_7
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -20.622    
  -------------------------------------------------------------------
                         slack                                 18.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_right_up_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.382%)  route 0.208ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.616    my_ram_buffer/CLK_25
    SLICE_X11Y9          FDRE                                         r  my_ram_buffer/read_address_right_up_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_ram_buffer/read_address_right_up_reg[10]/Q
                         net (fo=1, routed)           0.208    -0.267    my_ram_buffer/read_address_right_up[10]
    RAMB18_X0Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X0Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.354    my_ram_buffer/ram_reg_7
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_left_down_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.138%)  route 0.443ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_ram_buffer/CLK_25
    SLICE_X35Y1          FDRE                                         r  my_ram_buffer/read_address_left_down_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  my_ram_buffer/read_address_left_down_reg[2]/Q
                         net (fo=1, routed)           0.443    -0.034    my_ram_buffer/read_address_left_down[2]
    RAMB18_X1Y0          RAMB18E1                                     r  my_ram_buffer/ram_reg_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.879    -0.810    my_ram_buffer/CLK_25
    RAMB18_X1Y0          RAMB18E1                                     r  my_ram_buffer/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.503    -0.307    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.124    my_ram_buffer/ram_reg_4
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_righ_down_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_9/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.667%)  route 0.152ns (54.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.616    my_ram_buffer/CLK_25
    SLICE_X9Y8           FDRE                                         r  my_ram_buffer/read_address_righ_down_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  my_ram_buffer/read_address_righ_down_reg[8]/Q
                         net (fo=1, routed)           0.152    -0.336    my_ram_buffer/read_address_righ_down[8]
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129    -0.428    my_ram_buffer/ram_reg_9
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_righ_down_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_9/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.162%)  route 0.202ns (58.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.616    my_ram_buffer/CLK_25
    SLICE_X9Y8           FDRE                                         r  my_ram_buffer/read_address_righ_down_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_ram_buffer/read_address_righ_down_reg[10]/Q
                         net (fo=1, routed)           0.202    -0.274    my_ram_buffer/read_address_righ_down[10]
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.374    my_ram_buffer/ram_reg_9
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_right_up_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_7/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.757%)  route 0.223ns (61.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.616    my_ram_buffer/CLK_25
    SLICE_X11Y9          FDRE                                         r  my_ram_buffer/read_address_right_up_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_ram_buffer/read_address_right_up_reg[8]/Q
                         net (fo=1, routed)           0.223    -0.253    my_ram_buffer/read_address_right_up[8]
    RAMB18_X0Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_7/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X0Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.354    my_ram_buffer/ram_reg_7
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_center_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.910%)  route 0.204ns (59.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.616    my_ram_buffer/CLK_25
    SLICE_X48Y7          FDRE                                         r  my_ram_buffer/read_address_center_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_ram_buffer/read_address_center_reg[6]/Q
                         net (fo=1, routed)           0.204    -0.272    my_ram_buffer/read_address_center[6]
    RAMB18_X1Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X1Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.374    my_ram_buffer/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_righ_down_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.892%)  route 0.204ns (59.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.616    my_ram_buffer/CLK_25
    SLICE_X9Y8           FDRE                                         r  my_ram_buffer/read_address_righ_down_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_ram_buffer/read_address_righ_down_reg[7]/Q
                         net (fo=1, routed)           0.204    -0.272    my_ram_buffer/read_address_righ_down[7]
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X0Y2          RAMB18E1                                     r  my_ram_buffer/ram_reg_9/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.374    my_ram_buffer/ram_reg_9
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_center_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.386%)  route 0.208ns (59.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.616    my_ram_buffer/CLK_25
    SLICE_X48Y7          FDRE                                         r  my_ram_buffer/read_address_center_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_ram_buffer/read_address_center_reg[4]/Q
                         net (fo=1, routed)           0.208    -0.267    my_ram_buffer/read_address_center[4]
    RAMB18_X1Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X1Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.374    my_ram_buffer/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_center_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.280%)  route 0.209ns (59.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.616    my_ram_buffer/CLK_25
    SLICE_X48Y7          FDRE                                         r  my_ram_buffer/read_address_center_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_ram_buffer/read_address_center_reg[5]/Q
                         net (fo=1, routed)           0.209    -0.266    my_ram_buffer/read_address_center[5]
    RAMB18_X1Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X1Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.374    my_ram_buffer/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 my_ram_buffer/read_address_center_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ram_buffer/ram_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.098%)  route 0.211ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.566    -0.615    my_ram_buffer/CLK_25
    SLICE_X48Y6          FDRE                                         r  my_ram_buffer/read_address_center_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_ram_buffer/read_address_center_reg[1]/Q
                         net (fo=1, routed)           0.211    -0.264    my_ram_buffer/read_address_center[1]
    RAMB18_X1Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.878    -0.811    my_ram_buffer/CLK_25
    RAMB18_X1Y3          RAMB18E1                                     r  my_ram_buffer/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.374    my_ram_buffer/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clocking
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y2      my_ram_buffer/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y1      my_ram_buffer/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y3      my_ram_buffer/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y5      my_ram_buffer/ram_reg_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y2      my_ram_buffer/ram_reg_9/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y3      my_ram_buffer/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y4      my_ram_buffer/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y1      my_ram_buffer/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y0      my_ram_buffer/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28     my_draw_rect_char/my_delay/del_mem_reg[0][20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28     my_draw_rect_char/my_delay/del_mem_reg[0][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28     my_draw_rect_char/my_delay/del_mem_reg[0][23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     my_draw_rect_char/my_delay/del_mem_reg[0][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     my_draw_rect_char/my_delay/del_mem_reg[0][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28     my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28     my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28     my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y7       my_Address_Generator/address_E_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y7       my_Address_Generator/address_E_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y7       my_Address_Generator/address_E_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y8       my_Address_Generator/address_E_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y8       my_Address_Generator/address_E_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y8       my_Address_Generator/address_E_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y8       my_Address_Generator/address_E_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y9       my_Address_Generator/address_E_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y9       my_Address_Generator/address_E_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y5       my_Address_Generator/address_E_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack       12.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.950ns (42.256%)  route 4.031ns (57.744%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.074     6.081    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y0           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.950ns (42.256%)  route 4.031ns (57.744%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.074     6.081    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y0           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.950ns (42.256%)  route 4.031ns (57.744%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.074     6.081    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y0           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.950ns (42.256%)  route 4.031ns (57.744%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.074     6.081    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y0           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.950ns (42.256%)  route 4.031ns (57.744%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.074     6.081    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y0           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.950ns (42.256%)  route 4.031ns (57.744%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.074     6.081    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y0           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y0           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.858ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 2.950ns (43.119%)  route 3.891ns (56.881%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.934     5.941    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y1           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 12.858    

Slack (MET) :             12.858ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 2.950ns (43.119%)  route 3.891ns (56.881%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.934     5.941    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y1           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 12.858    

Slack (MET) :             12.858ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 2.950ns (43.119%)  route 3.891ns (56.881%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.934     5.941    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y1           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 12.858    

Slack (MET) :             12.858ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 2.950ns (43.119%)  route 3.891ns (56.881%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.046     2.600    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.724 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.416     3.141    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y0           LUT5 (Prop_lut5_I4_O)        0.124     3.265 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.391     3.655    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     3.779 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.104     4.883    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.934     5.941    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X7Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.523    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.564    19.086    
                         clock uncertainty           -0.082    19.005    
    SLICE_X7Y1           FDRE (Setup_fdre_C_CE)      -0.205    18.800    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 12.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.190%)  route 0.150ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.566    -0.615    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y3           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.150    -0.301    my_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.374    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.357%)  route 0.149ns (47.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.567    -0.614    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.149    -0.301    my_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.374    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.392%)  route 0.154ns (54.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.567    -0.614    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.154    -0.332    my_ov7670_controller/Inst_ov7670_registers/address[1]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.427    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.011%)  route 0.203ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.566    -0.615    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y3           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.203    -0.272    my_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.374    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.975%)  route 0.203ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.567    -0.614    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.203    -0.270    my_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.374    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.567    -0.614    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_ov7670_controller/Inst_ov7670_registers/address_reg[4]/Q
                         net (fo=3, routed)           0.066    -0.407    my_ov7670_controller/Inst_ov7670_registers/address_reg__0[4]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.362 r  my_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.362    my_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X8Y1           FDRE (Hold_fdre_C_D)         0.121    -0.480    my_ov7670_controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.786%)  route 0.211ns (56.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.567    -0.614    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.211    -0.240    my_ov7670_controller/Inst_ov7670_registers/address[5]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.374    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.625%)  route 0.212ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.567    -0.614    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.212    -0.274    my_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.427    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.827%)  route 0.084ns (31.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.596    -0.585    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X0Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  my_ov7670_controller/Inst_i2c_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.084    -0.360    my_ov7670_controller/Inst_i2c_sender/divider_reg__0__0[3]
    SLICE_X1Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.315 r  my_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    my_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X1Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.867    -0.823    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X1Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.092    -0.480    my_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.595    -0.586    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X3Y4           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.113    -0.332    my_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X2Y3           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.866    -0.824    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y3           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.063    -0.507    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clocking
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0      my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    my_clocking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y4       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[17]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y6       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y5       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clocking
  To Clock:  clkfbout_clocking

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clocking
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    my_clocking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack       16.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.719ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.456ns (19.371%)  route 1.898ns (80.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.898     1.399    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y3           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.450    18.455    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y3           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.211    18.642    
    SLICE_X8Y3           FDRE (Setup_fdre_C_R)       -0.524    18.118    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.118    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                 16.719    

Slack (MET) :             16.719ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.456ns (19.371%)  route 1.898ns (80.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.898     1.399    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y3           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.450    18.455    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y3           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.211    18.642    
    SLICE_X8Y3           FDRE (Setup_fdre_C_R)       -0.524    18.118    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.118    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                 16.719    

Slack (MET) :             16.814ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.456ns (19.371%)  route 1.898ns (80.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.898     1.399    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y3           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.450    18.455    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y3           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.211    18.642    
    SLICE_X9Y3           FDRE (Setup_fdre_C_R)       -0.429    18.213    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.213    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                 16.814    

Slack (MET) :             17.113ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.600     1.102    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.211    18.643    
    SLICE_X9Y2           FDRE (Setup_fdre_C_R)       -0.429    18.214    my_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                         18.214    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 17.113    

Slack (MET) :             17.113ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.600     1.102    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.211    18.643    
    SLICE_X9Y2           FDRE (Setup_fdre_C_R)       -0.429    18.214    my_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.214    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 17.113    

Slack (MET) :             17.113ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.600     1.102    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.211    18.643    
    SLICE_X9Y2           FDRE (Setup_fdre_C_R)       -0.429    18.214    my_ov7670_controller/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                         18.214    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 17.113    

Slack (MET) :             17.113ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.600     1.102    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.211    18.643    
    SLICE_X9Y2           FDRE (Setup_fdre_C_R)       -0.429    18.214    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.214    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 17.113    

Slack (MET) :             17.113ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.600     1.102    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.211    18.643    
    SLICE_X9Y2           FDRE (Setup_fdre_C_R)       -0.429    18.214    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.214    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 17.113    

Slack (MET) :             17.113ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.600     1.102    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.211    18.643    
    SLICE_X9Y2           FDRE (Setup_fdre_C_R)       -0.429    18.214    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.214    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 17.113    

Slack (MET) :             17.284ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.456ns (25.479%)  route 1.334ns (74.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.557    -0.955    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.334     0.835    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.211    18.643    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.524    18.119    my_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                         18.119    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                 17.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.624     0.140    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X8Y1           FDRE (Hold_fdre_C_R)         0.009    -0.078    my_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.624     0.140    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X8Y1           FDRE (Hold_fdre_C_R)         0.009    -0.078    my_ov7670_controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.624     0.140    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X8Y1           FDRE (Hold_fdre_C_R)         0.009    -0.078    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.624     0.140    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X8Y1           FDRE (Hold_fdre_C_R)         0.009    -0.078    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.624     0.140    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X9Y1           FDRE (Hold_fdre_C_R)        -0.018    -0.105    my_ov7670_controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.624     0.140    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X9Y1           FDRE (Hold_fdre_C_R)        -0.018    -0.105    my_ov7670_controller/Inst_ov7670_registers/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.624     0.140    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y1           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X9Y1           FDRE (Hold_fdre_C_R)        -0.018    -0.105    my_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.074%)  route 0.794ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.794     0.311    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y2           FDCE                                         r  my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y2           FDCE                                         r  my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.059    -0.028    my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.021%)  route 0.739ns (83.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.739     0.256    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X9Y2           FDRE (Hold_fdre_C_R)        -0.018    -0.105    my_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.021%)  route 0.739ns (83.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.624    my_debounce/CLK_25
    SLICE_X28Y17         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.739     0.256    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.837    -0.853    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y2           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X9Y2           FDRE (Hold_fdre_C_R)        -0.018    -0.105    my_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       33.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.898ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.456ns (8.171%)  route 5.125ns (91.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         5.125     4.635    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X8Y11          FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.447    38.452    my_draw_rect_char/my_delay/CLK_25
    SLICE_X8Y11          FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/C
                         clock pessimism              0.492    38.943    
                         clock uncertainty           -0.091    38.852    
    SLICE_X8Y11          FDCE (Recov_fdce_C_CLR)     -0.319    38.533    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                 33.898    

Slack (MET) :             34.058ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][27]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.456ns (8.417%)  route 4.962ns (91.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.962     4.472    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X12Y15         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.444    38.449    my_draw_rect_char/my_delay/CLK_25
    SLICE_X12Y15         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][27]/C
                         clock pessimism              0.492    38.940    
                         clock uncertainty           -0.091    38.849    
    SLICE_X12Y15         FDCE (Recov_fdce_C_CLR)     -0.319    38.530    my_draw_rect_char/my_delay/del_mem_reg[0][27]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                 34.058    

Slack (MET) :             34.250ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][28]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.456ns (8.733%)  route 4.765ns (91.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.765     4.276    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X8Y18          FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.440    38.445    my_draw_rect_char/my_delay/CLK_25
    SLICE_X8Y18          FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][28]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.091    38.845    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.319    38.526    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][28]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                 34.250    

Slack (MET) :             34.324ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][3]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.456ns (9.018%)  route 4.600ns (90.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.600     4.111    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X32Y30         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.434    38.439    my_draw_rect_char/my_delay/CLK_25
    SLICE_X32Y30         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/C
                         clock pessimism              0.492    38.930    
                         clock uncertainty           -0.091    38.839    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    38.434    my_draw_rect_char/my_delay/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 34.324    

Slack (MET) :             34.324ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][0]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.456ns (9.018%)  route 4.600ns (90.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.600     4.111    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X32Y30         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.434    38.439    my_draw_rect_char/my_delay/CLK_25
    SLICE_X32Y30         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][0]/C
                         clock pessimism              0.492    38.930    
                         clock uncertainty           -0.091    38.839    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    38.434    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 34.324    

Slack (MET) :             34.324ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][11]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.456ns (9.018%)  route 4.600ns (90.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.600     4.111    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X32Y30         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.434    38.439    my_draw_rect_char/my_delay/CLK_25
    SLICE_X32Y30         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][11]/C
                         clock pessimism              0.492    38.930    
                         clock uncertainty           -0.091    38.839    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    38.434    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][11]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 34.324    

Slack (MET) :             34.324ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][3]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.456ns (9.018%)  route 4.600ns (90.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.600     4.111    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X32Y30         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.434    38.439    my_draw_rect_char/my_delay/CLK_25
    SLICE_X32Y30         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][3]/C
                         clock pessimism              0.492    38.930    
                         clock uncertainty           -0.091    38.839    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    38.434    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][3]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 34.324    

Slack (MET) :             34.462ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][22]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.456ns (9.272%)  route 4.462ns (90.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.462     3.972    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X32Y29         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.434    38.439    my_draw_rect_char/my_delay/CLK_25
    SLICE_X32Y29         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][22]/C
                         clock pessimism              0.492    38.930    
                         clock uncertainty           -0.091    38.839    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.405    38.434    my_draw_rect_char/my_delay/del_mem_reg[0][22]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 34.462    

Slack (MET) :             34.462ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][25]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.456ns (9.272%)  route 4.462ns (90.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.462     3.972    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X32Y29         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.434    38.439    my_draw_rect_char/my_delay/CLK_25
    SLICE_X32Y29         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][25]/C
                         clock pessimism              0.492    38.930    
                         clock uncertainty           -0.091    38.839    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.405    38.434    my_draw_rect_char/my_delay/del_mem_reg[0][25]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 34.462    

Slack (MET) :             34.462ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][25]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.456ns (9.272%)  route 4.462ns (90.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         4.462     3.972    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X32Y29         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         1.434    38.439    my_draw_rect_char/my_delay/CLK_25
    SLICE_X32Y29         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][25]/C
                         clock pessimism              0.492    38.930    
                         clock uncertainty           -0.091    38.839    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.405    38.434    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][25]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 34.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][20]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.755%)  route 0.815ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         0.815     0.337    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X31Y28         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.870    my_draw_rect_char/my_delay/CLK_25
    SLICE_X31Y28         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][20]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    my_draw_rect_char/my_delay/del_mem_reg[0][20]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][21]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.755%)  route 0.815ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         0.815     0.337    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X31Y28         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.870    my_draw_rect_char/my_delay/CLK_25
    SLICE_X31Y28         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][21]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    my_draw_rect_char/my_delay/del_mem_reg[0][21]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][23]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.755%)  route 0.815ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         0.815     0.337    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X31Y28         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.870    my_draw_rect_char/my_delay/CLK_25
    SLICE_X31Y28         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][23]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    my_draw_rect_char/my_delay/del_mem_reg[0][23]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][20]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.755%)  route 0.815ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         0.815     0.337    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X31Y28         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.870    my_draw_rect_char/my_delay/CLK_25
    SLICE_X31Y28         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][20]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][20]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.755%)  route 0.815ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         0.815     0.337    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X31Y28         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.870    my_draw_rect_char/my_delay/CLK_25
    SLICE_X31Y28         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][21]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.755%)  route 0.815ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         0.815     0.337    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X31Y28         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.870    my_draw_rect_char/my_delay/CLK_25
    SLICE_X31Y28         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][23]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][6]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.141ns (10.237%)  route 1.236ns (89.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         1.236     0.759    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X34Y24         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.815    -0.875    my_draw_rect_char/my_delay/CLK_25
    SLICE_X34Y24         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][6]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    my_draw_rect_char/my_delay/del_mem_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][7]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.141ns (10.237%)  route 1.236ns (89.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         1.236     0.759    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X34Y24         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.815    -0.875    my_draw_rect_char/my_delay/CLK_25
    SLICE_X34Y24         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][7]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    my_draw_rect_char/my_delay/del_mem_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][8]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.141ns (10.237%)  route 1.236ns (89.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         1.236     0.759    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X34Y24         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.815    -0.875    my_draw_rect_char/my_delay/CLK_25
    SLICE_X34Y24         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][8]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    my_draw_rect_char/my_delay/del_mem_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][9]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.141ns (10.237%)  route 1.236ns (89.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.618    my_resetlocked/CLK_25
    SLICE_X40Y6          FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.477 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=371, routed)         1.236     0.759    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X34Y24         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=497, routed)         0.815    -0.875    my_draw_rect_char/my_delay/CLK_25
    SLICE_X34Y24         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][9]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    my_draw_rect_char/my_delay/del_mem_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  1.197    





