{"vcs1":{"timestamp_begin":1732434118.299071419, "rt":2.42, "ut":1.27, "st":0.30}}
{"vcselab":{"timestamp_begin":1732434120.794376343, "rt":1.18, "ut":0.31, "st":0.17}}
{"link":{"timestamp_begin":1732434122.047456635, "rt":0.36, "ut":0.17, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732434117.652735277}
{"VCS_COMP_START_TIME": 1732434117.652735277}
{"VCS_COMP_END_TIME": 1732434124.410145194}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343720}}
{"stitch_vcselab": {"peak_mem": 231540}}
