Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 23 15:37:00 2024
| Host         : Wheatley running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-20  Warning   Non-clocked latch                                                 3           
LATCH-1    Advisory  Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (6)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: B_0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G_0 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: R_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.811        0.000                      0                  315        0.186        0.000                      0                  315        3.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_in1_0                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.811        0.000                      0                  315        0.186        0.000                      0                  315        9.500        0.000                       0                   135  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.671ns (20.237%)  route 2.645ns (79.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 f  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.177     0.814    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.153     0.967 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.468     2.435    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.657     8.489    design_1_i/Neopixel_0/U0/clk
    SLICE_X0Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.056    
                         clock uncertainty           -0.084     8.972    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.726     8.246    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.671ns (20.237%)  route 2.645ns (79.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 f  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.177     0.814    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.153     0.967 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.468     2.435    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.657     8.489    design_1_i/Neopixel_0/U0/clk
    SLICE_X0Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.056    
                         clock uncertainty           -0.084     8.972    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.726     8.246    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.671ns (20.237%)  route 2.645ns (79.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 f  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.177     0.814    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.153     0.967 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.468     2.435    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.657     8.489    design_1_i/Neopixel_0/U0/clk
    SLICE_X0Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.056    
                         clock uncertainty           -0.084     8.972    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.726     8.246    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[3]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.671ns (20.237%)  route 2.645ns (79.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 f  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.177     0.814    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.153     0.967 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.468     2.435    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X0Y10          FDSE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.657     8.489    design_1_i/Neopixel_0/U0/clk
    SLICE_X0Y10          FDSE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.056    
                         clock uncertainty           -0.084     8.972    
    SLICE_X0Y10          FDSE (Setup_fdse_C_S)       -0.726     8.246    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.671ns (20.347%)  route 2.627ns (79.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 f  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.177     0.814    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.153     0.967 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.450     2.417    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X0Y11          FDSE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X0Y11          FDSE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.055    
                         clock uncertainty           -0.084     8.971    
    SLICE_X0Y11          FDSE (Setup_fdse_C_S)       -0.726     8.245    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.671ns (20.347%)  route 2.627ns (79.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 f  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.177     0.814    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.153     0.967 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.450     2.417    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X0Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.055    
                         clock uncertainty           -0.084     8.971    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.726     8.245    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.671ns (20.347%)  route 2.627ns (79.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 f  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.177     0.814    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.153     0.967 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.450     2.417    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X0Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.055    
                         clock uncertainty           -0.084     8.971    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.726     8.245    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.671ns (20.347%)  route 2.627ns (79.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 f  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.177     0.814    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.153     0.967 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.450     2.417    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X0Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.055    
                         clock uncertainty           -0.084     8.971    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.726     8.245    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.642ns (18.193%)  route 2.887ns (81.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 r  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.479     1.116    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.240 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr[31]_i_1/O
                         net (fo=28, routed)          1.408     2.649    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr[31]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.652     8.484    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y15          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.606     9.090    
                         clock uncertainty           -0.084     9.006    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.519     8.487    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.642ns (18.193%)  route 2.887ns (81.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836    -0.880    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.362 r  design_1_i/Neopixel_0/U0/PS_reg[1]/Q
                         net (fo=20, routed)          1.479     1.116    design_1_i/Neopixel_0/U0/PS[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.240 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr[31]_i_1/O
                         net (fo=28, routed)          1.408     2.649    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr[31]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.652     8.484    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y15          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.606     9.090    
                         clock uncertainty           -0.084     9.006    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.519     8.487    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/index_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/index_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.297ns  (logic 0.212ns (71.274%)  route 0.085ns (28.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 9.392 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.624     9.392    design_1_i/Neopixel_0/U0/clk
    SLICE_X2Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.167     9.559 r  design_1_i/Neopixel_0/U0/index_reg[0]/Q
                         net (fo=7, routed)           0.085     9.645    design_1_i/Neopixel_0/U0/index_reg_n_0_[0]
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.045     9.690 r  design_1_i/Neopixel_0/U0/index[5]_i_3/O
                         net (fo=1, routed)           0.000     9.690    design_1_i/Neopixel_0/U0/index[5]_i_3_n_0
    SLICE_X3Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.894     9.154    design_1_i/Neopixel_0/U0/clk
    SLICE_X3Y7           FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.251     9.405    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.098     9.503    design_1_i/Neopixel_0/U0/index_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.503    
                         arrival time                           9.690    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/index_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/index_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.317ns  (logic 0.232ns (73.190%)  route 0.085ns (26.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns = ( 9.393 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.625     9.393    design_1_i/Neopixel_0/U0/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.133     9.526 r  design_1_i/Neopixel_0/U0/index_reg[3]/Q
                         net (fo=4, routed)           0.085     9.611    design_1_i/Neopixel_0/U0/index_reg_n_0_[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I2_O)        0.099     9.710 r  design_1_i/Neopixel_0/U0/index[4]_i_1/O
                         net (fo=1, routed)           0.000     9.710    design_1_i/Neopixel_0/U0/index[4]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.895     9.155    design_1_i/Neopixel_0/U0/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238     9.393    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.099     9.492    design_1_i/Neopixel_0/U0/index_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.492    
                         arrival time                           9.710    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.296ns (79.166%)  route 0.078ns (20.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 9.149 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 9.389 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.621     9.389    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.167     9.556 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[19]/Q
                         net (fo=4, routed)           0.078     9.634    design_1_i/Neopixel_0/U0/delay_high_cntr[19]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     9.763 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.763    design_1_i/Neopixel_0/U0/delay_high_cntr0[20]
    SLICE_X6Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.889     9.149    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.389    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.138     9.527    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -9.527    
                         arrival time                           9.763    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.296ns (79.122%)  route 0.078ns (20.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 9.150 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.610ns = ( 9.390 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.622     9.390    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.167     9.557 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[13]/Q
                         net (fo=4, routed)           0.078     9.636    design_1_i/Neopixel_0/U0/delay_high_cntr[13]
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     9.765 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.765    design_1_i/Neopixel_0/U0/delay_high_cntr0[14]
    SLICE_X6Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.390    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.138     9.528    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.528    
                         arrival time                           9.765    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.296ns (79.122%)  route 0.078ns (20.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 9.150 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.610ns = ( 9.390 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.622     9.390    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.167     9.557 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[15]/Q
                         net (fo=4, routed)           0.078     9.636    design_1_i/Neopixel_0/U0/delay_high_cntr[15]
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     9.765 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/Neopixel_0/U0/delay_high_cntr0[16]
    SLICE_X6Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.390    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.138     9.528    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -9.528    
                         arrival time                           9.765    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.296ns (79.122%)  route 0.078ns (20.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 9.149 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 9.389 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.621     9.389    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.167     9.556 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[17]/Q
                         net (fo=4, routed)           0.078     9.635    design_1_i/Neopixel_0/U0/delay_high_cntr[17]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     9.764 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.764    design_1_i/Neopixel_0/U0/delay_high_cntr0[18]
    SLICE_X6Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.889     9.149    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.389    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.138     9.527    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         -9.527    
                         arrival time                           9.764    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.348ns  (logic 0.270ns (77.562%)  route 0.078ns (22.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 9.392 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.624     9.392    design_1_i/Neopixel_0/U0/clk
    SLICE_X1Y8           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.146     9.538 r  design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr_reg[17]/Q
                         net (fo=4, routed)           0.078     9.617    design_1_i/Neopixel_0/U0/delay_low_cntr[17]
    SLICE_X1Y8           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     9.741 r  design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.741    design_1_i/Neopixel_0/U0/delay_low_cntr0[18]
    SLICE_X1Y8           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.894     9.154    design_1_i/Neopixel_0/U0/clk
    SLICE_X1Y8           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.238     9.392    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.112     9.504    design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         -9.504    
                         arrival time                           9.741    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.375ns  (logic 0.296ns (78.905%)  route 0.079ns (21.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 9.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     9.391    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.167     9.558 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[9]/Q
                         net (fo=4, routed)           0.079     9.638    design_1_i/Neopixel_0/U0/delay_high_cntr[9]
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     9.767 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.767    design_1_i/Neopixel_0/U0/delay_high_cntr0[10]
    SLICE_X6Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.239     9.391    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.138     9.529    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.529    
                         arrival time                           9.767    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.375ns  (logic 0.296ns (78.905%)  route 0.079ns (21.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 9.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     9.391    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.167     9.558 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[11]/Q
                         net (fo=4, routed)           0.079     9.638    design_1_i/Neopixel_0/U0/delay_high_cntr[11]
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     9.767 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.767    design_1_i/Neopixel_0/U0/delay_high_cntr0[12]
    SLICE_X6Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y11          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.239     9.391    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.138     9.529    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.529    
                         arrival time                           9.767    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.375ns  (logic 0.296ns (78.905%)  route 0.079ns (21.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 9.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     9.391    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.167     9.558 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[7]/Q
                         net (fo=4, routed)           0.079     9.638    design_1_i/Neopixel_0/U0/delay_high_cntr[7]
    SLICE_X6Y10          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     9.767 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.767    design_1_i/Neopixel_0/U0/delay_high_cntr0[8]
    SLICE_X6Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X6Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.239     9.391    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.138     9.529    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.529    
                         arrival time                           9.767    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y7       design_1_i/Neopixel_0/U0/NS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       design_1_i/Neopixel_0/U0/PS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y7       design_1_i/Neopixel_0/U0/PS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       design_1_i/Neopixel_0/U0/PS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y13      design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y12      design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y7       design_1_i/Neopixel_0/U0/NS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y7       design_1_i/Neopixel_0/U0/NS_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       design_1_i/Neopixel_0/U0/PS_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       design_1_i/Neopixel_0/U0/PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7       design_1_i/Neopixel_0/U0/PS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7       design_1_i/Neopixel_0/U0/PS_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y7       design_1_i/Neopixel_0/U0/NS_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y7       design_1_i/Neopixel_0/U0/NS_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y9       design_1_i/Neopixel_0/U0/NS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       design_1_i/Neopixel_0/U0/PS_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       design_1_i/Neopixel_0/U0/PS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7       design_1_i/Neopixel_0/U0/PS_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7       design_1_i/Neopixel_0/U0/PS_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 0.951ns (39.317%)  route 1.468ns (60.683%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.828     1.655    design_1_i/button_0/U0/Data_out[0]
    SLICE_X4Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.779 r  design_1_i/button_0/U0/sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.640     2.419    design_1_i/button_0/U0/p_0_in[0]
    SLICE_X4Y12          LDCE                                         r  design_1_i/button_0/U0/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.848ns  (logic 0.683ns (36.960%)  route 1.165ns (63.040%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.841     1.400    design_1_i/button_0/U0/Data_out[1]
    SLICE_X5Y13          LUT1 (Prop_lut1_I0_O)        0.124     1.524 r  design_1_i/button_0/U0/sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.324     1.848    design_1_i/button_0/U0/p_1_in[1]
    SLICE_X7Y13          LDCE                                         r  design_1_i/button_0/U0/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.284ns  (logic 0.749ns (58.312%)  route 0.535ns (41.688%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.535     1.160    design_1_i/button_0/U0/Data_out[2]
    SLICE_X8Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.284 r  design_1_i/button_0/U0/sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/button_0/U0/sel[2]
    SLICE_X8Y15          LDCE                                         r  design_1_i/button_0/U0/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.223ns (55.685%)  route 0.177ns (44.315%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.177     0.355    design_1_i/button_0/U0/Data_out[2]
    SLICE_X8Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.400 r  design_1_i/button_0/U0/sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    design_1_i/button_0/U0/sel[2]
    SLICE_X8Y15          LDCE                                         r  design_1_i/button_0/U0/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.203ns (32.746%)  route 0.417ns (67.254%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.316     0.474    design_1_i/button_0/U0/Data_out[1]
    SLICE_X5Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.519 r  design_1_i/button_0/U0/sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.101     0.620    design_1_i/button_0/U0/p_1_in[1]
    SLICE_X7Y13          LDCE                                         r  design_1_i/button_0/U0/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.285ns (34.848%)  route 0.533ns (65.152%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 f  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.307     0.547    design_1_i/button_0/U0/Data_out[0]
    SLICE_X4Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.592 r  design_1_i/button_0/U0/sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.226     0.818    design_1_i/button_0/U0/p_0_in[0]
    SLICE_X4Y12          LDCE                                         r  design_1_i/button_0/U0/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Neopixel_0/U0/d_out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.966ns  (logic 4.112ns (68.923%)  route 1.854ns (31.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836     9.120    design_1_i/Neopixel_0/U0/clk
    SLICE_X2Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/d_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.524     9.644 r  design_1_i/Neopixel_0/U0/d_out_reg/Q
                         net (fo=2, routed)           1.854    11.498    d_out_0_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    15.086 r  d_out_0_OBUF_inst/O
                         net (fo=0)                   0.000    15.086    d_out_0
    Y11                                                               r  d_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Neopixel_0/U0/d_out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.455ns (78.183%)  route 0.406ns (21.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     9.391    design_1_i/Neopixel_0/U0/clk
    SLICE_X2Y10          FDRE                                         r  design_1_i/Neopixel_0/U0/d_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.167     9.558 r  design_1_i/Neopixel_0/U0/d_out_reg/Q
                         net (fo=2, routed)           0.406     9.965    d_out_0_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.288    11.253 r  d_out_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.253    d_out_0
    Y11                                                               r  d_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     4.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.822ns  (logic 0.625ns (34.310%)  route 1.197ns (65.690%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           1.197     1.822    design_1_i/Neopixel_0/U0/value[17]
    SLICE_X4Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.822ns  (logic 0.625ns (34.310%)  route 1.197ns (65.690%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           1.197     1.822    design_1_i/Neopixel_0/U0/value[19]
    SLICE_X4Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.625ns (35.612%)  route 1.130ns (64.388%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           1.130     1.755    design_1_i/Neopixel_0/U0/value[16]
    SLICE_X4Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.625ns (38.288%)  route 1.007ns (61.712%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           1.007     1.632    design_1_i/Neopixel_0/U0/value[18]
    SLICE_X4Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.625ns (38.288%)  route 1.007ns (61.712%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           1.007     1.632    design_1_i/Neopixel_0/U0/value[23]
    SLICE_X5Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.566ns  (logic 0.625ns (39.916%)  route 0.941ns (60.084%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.941     1.566    design_1_i/Neopixel_0/U0/value[20]
    SLICE_X5Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.827ns (54.121%)  route 0.701ns (45.879%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.701     1.528    design_1_i/Neopixel_0/U0/value[4]
    SLICE_X4Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653     8.485    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.421ns  (logic 0.625ns (43.996%)  route 0.796ns (56.004%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.796     1.421    design_1_i/Neopixel_0/U0/value[21]
    SLICE_X5Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.421ns  (logic 0.625ns (43.996%)  route 0.796ns (56.004%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.796     1.421    design_1_i/Neopixel_0/U0/value[22]
    SLICE_X5Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.656     8.488    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y9           FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[22]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 0.827ns (61.772%)  route 0.512ns (38.228%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.512     1.339    design_1_i/Neopixel_0/U0/value[1]
    SLICE_X5Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653     8.485    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.158ns (56.125%)  route 0.124ns (43.875%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.124     0.282    design_1_i/Neopixel_0/U0/value[10]
    SLICE_X5Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.158ns (55.961%)  route 0.124ns (44.039%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.124     0.282    design_1_i/Neopixel_0/U0/value[9]
    SLICE_X5Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.784%)  route 0.153ns (49.216%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.153     0.311    design_1_i/Neopixel_0/U0/value[14]
    SLICE_X4Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.889     9.149    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.784%)  route 0.153ns (49.216%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.153     0.311    design_1_i/Neopixel_0/U0/value[15]
    SLICE_X4Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.889     9.149    design_1_i/Neopixel_0/U0/clk
    SLICE_X4Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.158ns (46.228%)  route 0.184ns (53.772%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.184     0.342    design_1_i/Neopixel_0/U0/value[11]
    SLICE_X5Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.240ns (65.909%)  route 0.124ns (34.091%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.124     0.364    design_1_i/Neopixel_0/U0/value[0]
    SLICE_X5Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.889     9.149    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.158ns (41.540%)  route 0.222ns (58.460%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.222     0.380    design_1_i/Neopixel_0/U0/value[13]
    SLICE_X3Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X3Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.158ns (39.299%)  route 0.244ns (60.701%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.244     0.402    design_1_i/Neopixel_0/U0/value[8]
    SLICE_X5Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y12          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.158ns (35.858%)  route 0.283ns (64.142%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X7Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.283     0.441    design_1_i/Neopixel_0/U0/value[12]
    SLICE_X3Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X3Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.240ns (54.078%)  route 0.204ns (45.922%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.204     0.444    design_1_i/Neopixel_0/U0/value[1]
    SLICE_X5Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.889     9.149    design_1_i/Neopixel_0/U0/clk
    SLICE_X5Y13          FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/C  (IS_INVERTED)





