Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : ultrasonido

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/ultrasonido.v" into library wor
Parsing module <ultrasonido>.
Analyzing Verilog file "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/contador.v" into library wor
Parsing module <contador>.
Analyzing Verilog file "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/divisorfrec.v" into library wor
Parsing module <divisorfrec>.
Analyzing Verilog file "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/divisor.v" into library wor
Parsing module <divisor>.
Analyzing Verilog file "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/divisorfrecgen.v" into library wor
Parsing module <divisorfrecgen>.
Analyzing Verilog file "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/genpulsos.v" into library wor
Parsing module <genpulsos>.
Analyzing Verilog file "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/divisorfrecd.v" into library wor
Parsing module <divisorfrecd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ultrasonido>.

Elaborating module <divisorfrec>.
WARNING:HDLCompiler:413 - "/home/julian/Documentos/Daniel/Correcci  n/Nexys4/ultrasonido/divisorfrec.v" Line 18: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <divisorfrecgen>.
WARNING:HDLCompiler:413 - "/home/julian/Documentos/Daniel/Correcci  n/Nexys4/ultrasonido/divisorfrecgen.v" Line 18: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <divisorfrecd>.
WARNING:HDLCompiler:413 - "/home/julian/Documentos/Daniel/Correcci  n/Nexys4/ultrasonido/divisorfrecd.v" Line 18: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <genpulsos>.

Elaborating module <contador>.
WARNING:HDLCompiler:413 - "/home/julian/Documentos/Daniel/Correcci  n/Nexys4/ultrasonido/contador.v" Line 32: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <divisor>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ultrasonido>.
    Related source file is "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/ultrasonido.v"
    Summary:
	no macro.
Unit <ultrasonido> synthesized.

Synthesizing Unit <divisorfrec>.
    Related source file is "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/divisorfrec.v"
        top = 12'b101101101100
    Found 1-bit register for signal <CLKOUT>.
    Found 12-bit register for signal <count_2924>.
    Found 12-bit adder for signal <count_2924[11]_GND_2_o_add_1_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <divisorfrec> synthesized.

Synthesizing Unit <divisorfrecgen>.
    Related source file is "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/divisorfrecgen.v"
        top = 10'b1111101000
    Found 1-bit register for signal <CLKOUT1>.
    Found 10-bit register for signal <count_1000>.
    Found 10-bit adder for signal <count_1000[9]_GND_3_o_add_1_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <divisorfrecgen> synthesized.

Synthesizing Unit <divisorfrecd>.
    Related source file is "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/divisorfrecd.v"
        top = 11'b10110110110
    Found 1-bit register for signal <CLKOUTD>.
    Found 11-bit register for signal <count_1462>.
    Found 11-bit adder for signal <count_1462[10]_GND_4_o_add_1_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <divisorfrecd> synthesized.

Synthesizing Unit <genpulsos>.
    Related source file is "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/genpulsos.v"
    Found 1-bit register for signal <NoDoit>.
    Found 1-bit register for signal <Doit>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <genpulsos> synthesized.

Synthesizing Unit <contador>.
    Related source file is "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/contador.v"
    Found 8-bit register for signal <count0>.
    Found 1-bit register for signal <calculate>.
    Found 8-bit adder for signal <count0[7]_GND_6_o_add_1_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <contador> synthesized.

Synthesizing Unit <divisor>.
    Related source file is "/home/julian/Documentos/Daniel/Corrección/Nexys4/ultrasonido/divisor.v"
    Found 8-bit register for signal <registro>.
    Found 8-bit register for signal <registro0>.
    Found 1-bit register for signal <DONE>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <divisor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 7
 10-bit register                                       : 1
 11-bit register                                       : 1
 12-bit register                                       : 1
 8-bit register                                        : 3
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <registro_7> has a constant value of 0 in block <divisor0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <contador>.
The following registers are absorbed into counter <count0>: 1 register on signal <count0>.
Unit <contador> synthesized (advanced).

Synthesizing (advanced) Unit <divisorfrec>.
The following registers are absorbed into counter <count_2924>: 1 register on signal <count_2924>.
Unit <divisorfrec> synthesized (advanced).

Synthesizing (advanced) Unit <divisorfrecd>.
The following registers are absorbed into counter <count_1462>: 1 register on signal <count_1462>.
Unit <divisorfrecd> synthesized (advanced).

Synthesizing (advanced) Unit <divisorfrecgen>.
The following registers are absorbed into counter <count_1000>: 1 register on signal <count_1000>.
Unit <divisorfrecgen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <registro_7> has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ultrasonido> ...

Optimizing unit <divisor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block ultrasonido, actual ratio is 0.
FlipFlop divisor0/DONE has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 147
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 37
#      LUT2                        : 5
#      LUT3                        : 9
#      LUT4                        : 2
#      LUT5                        : 5
#      LUT6                        : 5
#      MUXCY                       : 37
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 64
#      FD                          : 3
#      FDR                         : 46
#      FDRE                        : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              56  out of  126800     0%  
 Number of Slice LUTs:                   67  out of  63400     0%  
    Number used as Logic:                67  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     67
   Number with an unused Flip Flop:      11  out of     67    16%  
   Number with an unused LUT:             0  out of     67     0%  
   Number of fully used LUT-FF pairs:    56  out of     67    83%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 36    |
divisorfrec0/CLKOUT                | NONE(contador0/count0_0) | 9     |
divisorfrecd0/CLKOUTD              | NONE(divisor0/registro_6)| 17    |
divisorfrecgen0/CLKOUT1            | NONE(genpulsos0/NoDoit)  | 2     |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.305ns (Maximum Frequency: 433.896MHz)
   Minimum input arrival time before clock: 0.836ns
   Maximum output required time after clock: 1.126ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.305ns (frequency: 433.896MHz)
  Total number of paths / destination ports: 600 / 69
-------------------------------------------------------------------------
Delay:               2.305ns (Levels of Logic = 2)
  Source:            divisorfrec0/count_2924_6 (FF)
  Destination:       divisorfrec0/count_2924_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divisorfrec0/count_2924_6 to divisorfrec0/count_2924_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.688  divisorfrec0/count_2924_6 (divisorfrec0/count_2924_6)
     LUT5:I0->O            2   0.097   0.383  divisorfrec0/count_2924[11]_PWR_2_o_equal_3_o<11>2 (divisorfrec0/count_2924[11]_PWR_2_o_equal_3_o<11>1)
     LUT4:I2->O           12   0.097   0.330  divisorfrec0/count_2924[11]_PWR_2_o_equal_3_o<11>3 (divisorfrec0/count_2924[11]_PWR_2_o_equal_3_o)
     FDR:R                     0.349          divisorfrec0/count_2924_0
    ----------------------------------------
    Total                      2.305ns (0.904ns logic, 1.401ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisorfrec0/CLKOUT'
  Clock period: 1.635ns (frequency: 611.471MHz)
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Delay:               1.635ns (Levels of Logic = 2)
  Source:            contador0/count0_3 (FF)
  Destination:       contador0/calculate (FF)
  Source Clock:      divisorfrec0/CLKOUT rising
  Destination Clock: divisorfrec0/CLKOUT rising

  Data Path: contador0/count0_3 to contador0/calculate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.361   0.693  contador0/count0_3 (contador0/count0_3)
     LUT5:I0->O            1   0.097   0.379  contador0/calculate_glue_set_SW0 (N16)
     LUT6:I4->O            1   0.097   0.000  contador0/calculate_glue_set (contador0/calculate_glue_set)
     FDR:D                     0.008          contador0/calculate
    ----------------------------------------
    Total                      1.635ns (0.563ns logic, 1.072ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisorfrecd0/CLKOUTD'
  Clock period: 1.843ns (frequency: 542.505MHz)
  Total number of paths / destination ports: 89 / 24
-------------------------------------------------------------------------
Delay:               1.843ns (Levels of Logic = 3)
  Source:            divisor0/registro0_5 (FF)
  Destination:       divisor0/DONE (FF)
  Source Clock:      divisorfrecd0/CLKOUTD rising
  Destination Clock: divisorfrecd0/CLKOUTD rising

  Data Path: divisor0/registro0_5 to divisor0/DONE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.561  divisor0/registro0_5 (divisor0/registro0_5)
     LUT4:I0->O            1   0.097   0.295  divisor0/calculate_registro0[7]_AND_4_o_SW0 (N12)
     LUT6:I5->O            8   0.097   0.327  divisor0/calculate_registro0[7]_AND_4_o (divisor0/calculate_registro0[7]_AND_4_o)
     LUT2:I1->O            2   0.097   0.000  divisor0/DONE_glue_set (divisor0/DONE_glue_set)
     FDR:D                     0.008          divisor0/DONE
    ----------------------------------------
    Total                      1.843ns (0.660ns logic, 1.183ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisorfrecgen0/CLKOUT1'
  Clock period: 0.855ns (frequency: 1169.454MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               0.855ns (Levels of Logic = 1)
  Source:            genpulsos0/Doit (FF)
  Destination:       genpulsos0/NoDoit (FF)
  Source Clock:      divisorfrecgen0/CLKOUT1 rising
  Destination Clock: divisorfrecgen0/CLKOUT1 rising

  Data Path: genpulsos0/Doit to genpulsos0/NoDoit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.389  genpulsos0/Doit (genpulsos0/Doit)
     LUT2:I0->O            1   0.097   0.000  genpulsos0/Doit_glue_set (genpulsos0/Doit_glue_set)
     FDR:D                     0.008          genpulsos0/Doit
    ----------------------------------------
    Total                      0.855ns (0.466ns logic, 0.389ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divisorfrec0/CLKOUT'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.836ns (Levels of Logic = 2)
  Source:            ECHO (PAD)
  Destination:       contador0/calculate (FF)
  Destination Clock: divisorfrec0/CLKOUT rising

  Data Path: ECHO to contador0/calculate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.730  ECHO_IBUF (ECHO_IBUF)
     LUT6:I0->O            1   0.097   0.000  contador0/calculate_glue_set (contador0/calculate_glue_set)
     FDR:D                     0.008          contador0/calculate
    ----------------------------------------
    Total                      0.836ns (0.106ns logic, 0.730ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divisorfrecd0/CLKOUTD'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.735ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       divisor0/registro_6 (FF)
  Destination Clock: divisorfrecd0/CLKOUTD rising

  Data Path: reset to divisor0/registro_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.001   0.385  reset_IBUF (reset_IBUF)
     FDR:R                     0.349          divisor0/registro0_0
    ----------------------------------------
    Total                      0.735ns (0.350ns logic, 0.385ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divisorfrecgen0/CLKOUT1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.735ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       genpulsos0/NoDoit (FF)
  Destination Clock: divisorfrecgen0/CLKOUT1 rising

  Data Path: reset to genpulsos0/NoDoit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.001   0.385  reset_IBUF (reset_IBUF)
     FDR:R                     0.349          genpulsos0/NoDoit
    ----------------------------------------
    Total                      0.735ns (0.350ns logic, 0.385ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisorfrecd0/CLKOUTD'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            divisor0/registro_6 (FF)
  Destination:       d<6> (PAD)
  Source Clock:      divisorfrecd0/CLKOUTD rising

  Data Path: divisor0/registro_6 to d<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.361   0.279  divisor0/registro_6 (divisor0/registro_6)
     OBUF:I->O                 0.000          d_6_OBUF (d<6>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisorfrecgen0/CLKOUT1'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.126ns (Levels of Logic = 2)
  Source:            genpulsos0/Doit (FF)
  Destination:       trigg (PAD)
  Source Clock:      divisorfrecgen0/CLKOUT1 rising

  Data Path: genpulsos0/Doit to trigg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.389  genpulsos0/Doit (genpulsos0/Doit)
     LUT2:I0->O            1   0.097   0.279  genpulsos0/trigg1 (trigg_OBUF)
     OBUF:I->O                 0.000          trigg_OBUF (trigg)
    ----------------------------------------
    Total                      1.126ns (0.458ns logic, 0.668ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.305|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divisorfrec0/CLKOUT
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
divisorfrec0/CLKOUT|    1.635|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock divisorfrecd0/CLKOUTD
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
divisorfrec0/CLKOUT  |    1.625|         |         |         |
divisorfrecd0/CLKOUTD|    1.843|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock divisorfrecgen0/CLKOUT1
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
divisorfrecgen0/CLKOUT1|    0.855|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.81 secs
 
--> 


Total memory usage is 499920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

