--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml snake_top.twx snake_top.ncd -o snake_top.twr snake_top.pcf
-ucf Nexys4_Master.ucf

Design file:              snake_top.ncd
Physical constraint file: snake_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP 
"clkgen_inst_clkout0" TS_clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45939 paths analyzed, 6199 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.010ns.
--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_second/_o2750 (SLICE_X28Y16.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_0 (FF)
  Destination:          vga_inst/Inst_RAM30x40_second/_o2750 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (1.539 - 1.476)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_0 to vga_inst/Inst_RAM30x40_second/_o2750
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y67.AQ      Tcko                  0.456   data<1>
                                                       data_0
    SLICE_X28Y16.A1      net (fanout=1201)    11.458   data<0>
    SLICE_X28Y16.CLK     Tas                   0.077   vga_inst/Inst_RAM30x40_first/_o2750
                                                       data<0>_rt
                                                       vga_inst/Inst_RAM30x40_second/_o2750
    -------------------------------------------------  ---------------------------
    Total                                     11.991ns (0.533ns logic, 11.458ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_second/_o2830 (SLICE_X29Y16.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_0 (FF)
  Destination:          vga_inst/Inst_RAM30x40_second/_o2830 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.685ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (1.539 - 1.476)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_0 to vga_inst/Inst_RAM30x40_second/_o2830
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y67.AQ      Tcko                  0.456   data<1>
                                                       data_0
    SLICE_X29Y16.A5      net (fanout=1201)    11.186   data<0>
    SLICE_X29Y16.CLK     Tas                   0.043   vga_inst/Inst_RAM30x40_first/_o2830
                                                       data<0>_rt
                                                       vga_inst/Inst_RAM30x40_second/_o2830
    -------------------------------------------------  ---------------------------
    Total                                     11.685ns (0.499ns logic, 11.186ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_second/_o2828 (SLICE_X30Y17.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_0 (FF)
  Destination:          vga_inst/Inst_RAM30x40_second/_o2828 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.537 - 1.476)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_0 to vga_inst/Inst_RAM30x40_second/_o2828
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y67.AQ      Tcko                  0.456   data<1>
                                                       data_0
    SLICE_X30Y17.A5      net (fanout=1201)    10.900   data<0>
    SLICE_X30Y17.CLK     Tas                  -0.002   vga_inst/Inst_RAM30x40_first/_o2828
                                                       data<0>_rt
                                                       vga_inst/Inst_RAM30x40_second/_o2828
    -------------------------------------------------  ---------------------------
    Total                                     11.354ns (0.454ns logic, 10.900ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP "clkgen_inst_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_kcpsm6/stack_ram_high_RAMA (SLICE_X70Y70.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          Inst_kcpsm6/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop to Inst_kcpsm6/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y70.AQ      Tcko                  0.141   Inst_kcpsm6/KCPSM6_STACK0
                                                       Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X70Y70.D1      net (fanout=9)        0.230   Inst_kcpsm6/stack_pointer<0>
    SLICE_X70Y70.CLK     Tah         (-Th)     0.310   Inst_kcpsm6/KCPSM6_STACK_RAM1
                                                       Inst_kcpsm6/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.169ns logic, 0.230ns route)
                                                       (-277.0% logic, 377.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_kcpsm6/stack_ram_high_RAMA_D1 (SLICE_X70Y70.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          Inst_kcpsm6/stack_ram_high_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop to Inst_kcpsm6/stack_ram_high_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y70.AQ      Tcko                  0.141   Inst_kcpsm6/KCPSM6_STACK0
                                                       Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X70Y70.D1      net (fanout=9)        0.230   Inst_kcpsm6/stack_pointer<0>
    SLICE_X70Y70.CLK     Tah         (-Th)     0.310   Inst_kcpsm6/KCPSM6_STACK_RAM1
                                                       Inst_kcpsm6/stack_ram_high_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.169ns logic, 0.230ns route)
                                                       (-277.0% logic, 377.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_kcpsm6/stack_ram_high_RAMB (SLICE_X70Y70.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          Inst_kcpsm6/stack_ram_high_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop to Inst_kcpsm6/stack_ram_high_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y70.AQ      Tcko                  0.141   Inst_kcpsm6/KCPSM6_STACK0
                                                       Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X70Y70.D1      net (fanout=9)        0.230   Inst_kcpsm6/stack_pointer<0>
    SLICE_X70Y70.CLK     Tah         (-Th)     0.310   Inst_kcpsm6/KCPSM6_STACK_RAM1
                                                       Inst_kcpsm6/stack_ram_high_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.169ns logic, 0.230ns route)
                                                       (-277.0% logic, 377.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP "clkgen_inst_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.424ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  Logical resource: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  Location pin: RAMB18_X2Y28.RDCLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: Inst_kcpsm6/KCPSM6_REG1/CLK
  Logical resource: Inst_kcpsm6/upper_reg_banks_RAMA/CLK
  Location pin: SLICE_X66Y68.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: Inst_kcpsm6/KCPSM6_REG1/CLK
  Logical resource: Inst_kcpsm6/upper_reg_banks_RAMA/CLK
  Location pin: SLICE_X66Y68.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.000ns|      6.005ns|            0|            0|            0|        45939|
| TS_clkgen_inst_clkout0        |     20.000ns|     12.010ns|          N/A|            0|            0|        45939|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_m          |   12.010|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 45939 paths, 0 nets, and 14086 connections

Design statistics:
   Minimum period:  12.010ns{1}   (Maximum frequency:  83.264MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 01 14:24:08 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1054 MB



