
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401390 <.init>:
  401390:	stp	x29, x30, [sp, #-16]!
  401394:	mov	x29, sp
  401398:	bl	401fa4 <tigetstr@plt+0x884>
  40139c:	ldp	x29, x30, [sp], #16
  4013a0:	ret

Disassembly of section .plt:

00000000004013b0 <memcpy@plt-0x20>:
  4013b0:	stp	x16, x30, [sp, #-16]!
  4013b4:	adrp	x16, 415000 <tigetstr@plt+0x138e0>
  4013b8:	ldr	x17, [x16, #4088]
  4013bc:	add	x16, x16, #0xff8
  4013c0:	br	x17
  4013c4:	nop
  4013c8:	nop
  4013cc:	nop

00000000004013d0 <memcpy@plt>:
  4013d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16]
  4013d8:	add	x16, x16, #0x0
  4013dc:	br	x17

00000000004013e0 <strlen@plt>:
  4013e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #8]
  4013e8:	add	x16, x16, #0x8
  4013ec:	br	x17

00000000004013f0 <exit@plt>:
  4013f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #16]
  4013f8:	add	x16, x16, #0x10
  4013fc:	br	x17

0000000000401400 <setupterm@plt>:
  401400:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #24]
  401408:	add	x16, x16, #0x18
  40140c:	br	x17

0000000000401410 <perror@plt>:
  401410:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #32]
  401418:	add	x16, x16, #0x20
  40141c:	br	x17

0000000000401420 <tputs@plt>:
  401420:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #40]
  401428:	add	x16, x16, #0x28
  40142c:	br	x17

0000000000401430 <sprintf@plt>:
  401430:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #48]
  401438:	add	x16, x16, #0x30
  40143c:	br	x17

0000000000401440 <putc@plt>:
  401440:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #56]
  401448:	add	x16, x16, #0x38
  40144c:	br	x17

0000000000401450 <opendir@plt>:
  401450:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #64]
  401458:	add	x16, x16, #0x40
  40145c:	br	x17

0000000000401460 <snprintf@plt>:
  401460:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #72]
  401468:	add	x16, x16, #0x48
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #80]
  401478:	add	x16, x16, #0x50
  40147c:	br	x17

0000000000401480 <getpid@plt>:
  401480:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #88]
  401488:	add	x16, x16, #0x58
  40148c:	br	x17

0000000000401490 <nl_langinfo@plt>:
  401490:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #96]
  401498:	add	x16, x16, #0x60
  40149c:	br	x17

00000000004014a0 <fopen@plt>:
  4014a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #104]
  4014a8:	add	x16, x16, #0x68
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #112]
  4014b8:	add	x16, x16, #0x70
  4014bc:	br	x17

00000000004014c0 <open@plt>:
  4014c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #120]
  4014c8:	add	x16, x16, #0x78
  4014cc:	br	x17

00000000004014d0 <bindtextdomain@plt>:
  4014d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #128]
  4014d8:	add	x16, x16, #0x80
  4014dc:	br	x17

00000000004014e0 <__libc_start_main@plt>:
  4014e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #136]
  4014e8:	add	x16, x16, #0x88
  4014ec:	br	x17

00000000004014f0 <getpwnam@plt>:
  4014f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #144]
  4014f8:	add	x16, x16, #0x90
  4014fc:	br	x17

0000000000401500 <tgetent@plt>:
  401500:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #152]
  401508:	add	x16, x16, #0x98
  40150c:	br	x17

0000000000401510 <readdir@plt>:
  401510:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #160]
  401518:	add	x16, x16, #0xa0
  40151c:	br	x17

0000000000401520 <realloc@plt>:
  401520:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #168]
  401528:	add	x16, x16, #0xa8
  40152c:	br	x17

0000000000401530 <getc@plt>:
  401530:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #176]
  401538:	add	x16, x16, #0xb0
  40153c:	br	x17

0000000000401540 <closedir@plt>:
  401540:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #184]
  401548:	add	x16, x16, #0xb8
  40154c:	br	x17

0000000000401550 <__stack_chk_fail@plt>:
  401550:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #192]
  401558:	add	x16, x16, #0xc0
  40155c:	br	x17

0000000000401560 <close@plt>:
  401560:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #200]
  401568:	add	x16, x16, #0xc8
  40156c:	br	x17

0000000000401570 <strrchr@plt>:
  401570:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #208]
  401578:	add	x16, x16, #0xd0
  40157c:	br	x17

0000000000401580 <__gmon_start__@plt>:
  401580:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #216]
  401588:	add	x16, x16, #0xd8
  40158c:	br	x17

0000000000401590 <abort@plt>:
  401590:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #224]
  401598:	add	x16, x16, #0xe0
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #232]
  4015a8:	add	x16, x16, #0xe8
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #240]
  4015b8:	add	x16, x16, #0xf0
  4015bc:	br	x17

00000000004015c0 <strcmp@plt>:
  4015c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #248]
  4015c8:	add	x16, x16, #0xf8
  4015cc:	br	x17

00000000004015d0 <getpwuid@plt>:
  4015d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #256]
  4015d8:	add	x16, x16, #0x100
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #264]
  4015e8:	add	x16, x16, #0x108
  4015ec:	br	x17

00000000004015f0 <strtol@plt>:
  4015f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #272]
  4015f8:	add	x16, x16, #0x110
  4015fc:	br	x17

0000000000401600 <fread@plt>:
  401600:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #280]
  401608:	add	x16, x16, #0x118
  40160c:	br	x17

0000000000401610 <free@plt>:
  401610:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #288]
  401618:	add	x16, x16, #0x120
  40161c:	br	x17

0000000000401620 <strchr@plt>:
  401620:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #296]
  401628:	add	x16, x16, #0x128
  40162c:	br	x17

0000000000401630 <read@plt>:
  401630:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #304]
  401638:	add	x16, x16, #0x130
  40163c:	br	x17

0000000000401640 <isatty@plt>:
  401640:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #312]
  401648:	add	x16, x16, #0x138
  40164c:	br	x17

0000000000401650 <tgetstr@plt>:
  401650:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #320]
  401658:	add	x16, x16, #0x140
  40165c:	br	x17

0000000000401660 <dcgettext@plt>:
  401660:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #328]
  401668:	add	x16, x16, #0x148
  40166c:	br	x17

0000000000401670 <__isoc99_sscanf@plt>:
  401670:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #336]
  401678:	add	x16, x16, #0x150
  40167c:	br	x17

0000000000401680 <strncpy@plt>:
  401680:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #344]
  401688:	add	x16, x16, #0x158
  40168c:	br	x17

0000000000401690 <__assert_fail@plt>:
  401690:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #352]
  401698:	add	x16, x16, #0x160
  40169c:	br	x17

00000000004016a0 <getenv@plt>:
  4016a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #360]
  4016a8:	add	x16, x16, #0x168
  4016ac:	br	x17

00000000004016b0 <putchar@plt>:
  4016b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #368]
  4016b8:	add	x16, x16, #0x170
  4016bc:	br	x17

00000000004016c0 <__xstat@plt>:
  4016c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016c4:	ldr	x17, [x16, #376]
  4016c8:	add	x16, x16, #0x178
  4016cc:	br	x17

00000000004016d0 <fprintf@plt>:
  4016d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016d4:	ldr	x17, [x16, #384]
  4016d8:	add	x16, x16, #0x180
  4016dc:	br	x17

00000000004016e0 <fgets@plt>:
  4016e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016e4:	ldr	x17, [x16, #392]
  4016e8:	add	x16, x16, #0x188
  4016ec:	br	x17

00000000004016f0 <ioctl@plt>:
  4016f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016f4:	ldr	x17, [x16, #400]
  4016f8:	add	x16, x16, #0x190
  4016fc:	br	x17

0000000000401700 <setlocale@plt>:
  401700:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401704:	ldr	x17, [x16, #408]
  401708:	add	x16, x16, #0x198
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401714:	ldr	x17, [x16, #416]
  401718:	add	x16, x16, #0x1a0
  40171c:	br	x17

0000000000401720 <tigetstr@plt>:
  401720:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401724:	ldr	x17, [x16, #424]
  401728:	add	x16, x16, #0x1a8
  40172c:	br	x17

Disassembly of section .text:

0000000000401730 <.text>:
  401730:	sub	sp, sp, #0x7b0
  401734:	stp	x29, x30, [sp]
  401738:	mov	x29, sp
  40173c:	stp	x27, x28, [sp, #80]
  401740:	adrp	x27, 404000 <tigetstr@plt+0x28e0>
  401744:	adrp	x28, 415000 <tigetstr@plt+0x138e0>
  401748:	add	x2, x27, #0x728
  40174c:	add	x3, x28, #0xdd0
  401750:	stp	x21, x22, [sp, #32]
  401754:	mov	x21, x1
  401758:	add	x1, x2, #0x48
  40175c:	stp	x19, x20, [sp, #16]
  401760:	mov	w20, w0
  401764:	ldr	x0, [x3]
  401768:	str	x0, [sp, #1960]
  40176c:	mov	x0, #0x0                   	// #0
  401770:	stp	x2, x3, [sp, #96]
  401774:	mov	x2, #0x260                 	// #608
  401778:	add	x0, sp, #0x110
  40177c:	stp	x23, x24, [sp, #48]
  401780:	stp	x25, x26, [sp, #64]
  401784:	str	xzr, [sp, #120]
  401788:	bl	4013d0 <memcpy@plt>
  40178c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  401790:	add	x0, x0, #0x4a8
  401794:	bl	4016a0 <getenv@plt>
  401798:	cbz	x0, 4017a4 <tigetstr@plt+0x84>
  40179c:	ldrb	w1, [x0]
  4017a0:	cbnz	w1, 401be0 <tigetstr@plt+0x4c0>
  4017a4:	add	x2, sp, #0x88
  4017a8:	mov	x1, #0x5413                	// #21523
  4017ac:	mov	w0, #0x1                   	// #1
  4017b0:	bl	4016f0 <ioctl@plt>
  4017b4:	mov	w2, #0x84                  	// #132
  4017b8:	tbnz	w0, #31, 4017c8 <tigetstr@plt+0xa8>
  4017bc:	ldrh	w0, [sp, #138]
  4017c0:	cmp	w0, #0x0
  4017c4:	csel	w2, w0, w2, ne  // ne = any
  4017c8:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  4017cc:	add	x24, x24, #0x1c0
  4017d0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4017d4:	mov	w0, #0x6                   	// #6
  4017d8:	add	x1, x1, #0x530
  4017dc:	adrp	x19, 404000 <tigetstr@plt+0x28e0>
  4017e0:	str	w2, [x24, #8]
  4017e4:	bl	401700 <setlocale@plt>
  4017e8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4017ec:	add	x1, x1, #0x4b0
  4017f0:	add	x19, x19, #0x4c8
  4017f4:	mov	x0, x19
  4017f8:	bl	4014d0 <bindtextdomain@plt>
  4017fc:	mov	x0, x19
  401800:	bl	4015a0 <textdomain@plt>
  401804:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401808:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40180c:	add	x1, x1, #0x4d0
  401810:	ldr	x0, [x0, #664]
  401814:	bl	4015c0 <strcmp@plt>
  401818:	cbnz	w0, 401828 <tigetstr@plt+0x108>
  40181c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401820:	mov	w1, #0x1                   	// #1
  401824:	str	w1, [x0, #752]
  401828:	mov	w0, #0x1                   	// #1
  40182c:	bl	401640 <isatty@plt>
  401830:	cbz	w0, 40184c <tigetstr@plt+0x12c>
  401834:	mov	w0, #0xe                   	// #14
  401838:	bl	401490 <nl_langinfo@plt>
  40183c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401840:	add	x1, x1, #0x4e0
  401844:	bl	4015c0 <strcmp@plt>
  401848:	cbz	w0, 401bd4 <tigetstr@plt+0x4b4>
  40184c:	mov	w0, #0x1                   	// #1
  401850:	bl	401640 <isatty@plt>
  401854:	cbnz	w0, 401c10 <tigetstr@plt+0x4f0>
  401858:	add	x0, x24, #0x50
  40185c:	str	x0, [x24, #16]
  401860:	adrp	x23, 404000 <tigetstr@plt+0x28e0>
  401864:	adrp	x22, 404000 <tigetstr@plt+0x28e0>
  401868:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  40186c:	add	x23, x23, #0x568
  401870:	add	x22, x22, #0x6b8
  401874:	add	x25, x25, #0x2a8
  401878:	mov	w19, #0x7                   	// #7
  40187c:	mov	w26, #0x0                   	// #0
  401880:	add	x3, sp, #0x110
  401884:	mov	x2, x23
  401888:	mov	x1, x21
  40188c:	mov	w0, w20
  401890:	mov	x4, #0x0                   	// #0
  401894:	bl	4015b0 <getopt_long@plt>
  401898:	cmn	w0, #0x1
  40189c:	b.eq	4018e4 <tigetstr@plt+0x1c4>  // b.none
  4018a0:	sub	w0, w0, #0x41
  4018a4:	cmp	w0, #0x34
  4018a8:	b.hi	401aec <tigetstr@plt+0x3cc>  // b.pmore
  4018ac:	ldrh	w0, [x22, w0, uxtw #1]
  4018b0:	adr	x1, 4018bc <tigetstr@plt+0x19c>
  4018b4:	add	x0, x1, w0, sxth #2
  4018b8:	br	x0
  4018bc:	mov	w0, #0x1                   	// #1
  4018c0:	add	x3, sp, #0x110
  4018c4:	mov	x2, x23
  4018c8:	mov	x1, x21
  4018cc:	mov	x4, #0x0                   	// #0
  4018d0:	str	w0, [x25, #16]
  4018d4:	mov	w0, w20
  4018d8:	bl	4015b0 <getopt_long@plt>
  4018dc:	cmn	w0, #0x1
  4018e0:	b.ne	4018a0 <tigetstr@plt+0x180>  // b.any
  4018e4:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  4018e8:	sub	w23, w20, #0x1
  4018ec:	ldr	w0, [x22, #640]
  4018f0:	cmp	w23, w0
  4018f4:	b.eq	401c5c <tigetstr@plt+0x53c>  // b.none
  4018f8:	mov	w27, #0x1                   	// #1
  4018fc:	mov	x23, #0x0                   	// #0
  401900:	ldr	w0, [x22, #640]
  401904:	cmp	w0, w20
  401908:	b.ne	401aec <tigetstr@plt+0x3cc>  // b.any
  40190c:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  401910:	bl	403418 <tigetstr@plt+0x1cf8>
  401914:	add	x21, x22, #0x2a8
  401918:	ldr	x24, [x22, #680]
  40191c:	cbz	x24, 401cc4 <tigetstr@plt+0x5a4>
  401920:	mov	x0, x24
  401924:	b	401930 <tigetstr@plt+0x210>
  401928:	ldr	x0, [x0, #184]
  40192c:	cbz	x0, 401954 <tigetstr@plt+0x234>
  401930:	ldr	w1, [x0, #84]
  401934:	cmp	w26, w1
  401938:	b.ne	401928 <tigetstr@plt+0x208>  // b.any
  40193c:	nop
  401940:	ldrb	w1, [x0, #160]
  401944:	orr	w1, w1, #0x1
  401948:	strb	w1, [x0, #160]
  40194c:	ldr	x0, [x0, #176]
  401950:	cbnz	x0, 401940 <tigetstr@plt+0x220>
  401954:	ldr	w0, [x21, #76]
  401958:	cbz	w0, 401cd0 <tigetstr@plt+0x5b0>
  40195c:	mov	x25, x24
  401960:	b	40196c <tigetstr@plt+0x24c>
  401964:	ldr	x25, [x25, #184]
  401968:	cbz	x25, 401ccc <tigetstr@plt+0x5ac>
  40196c:	ldr	w0, [x25, #84]
  401970:	cmp	w27, w0
  401974:	b.ne	401964 <tigetstr@plt+0x244>  // b.any
  401978:	ldr	x26, [x25, #176]
  40197c:	cbz	x26, 401ccc <tigetstr@plt+0x5ac>
  401980:	ldr	x20, [x26, #168]
  401984:	cbz	x20, 401998 <tigetstr@plt+0x278>
  401988:	mov	x0, x20
  40198c:	ldr	x20, [x20, #8]
  401990:	bl	401610 <free@plt>
  401994:	cbnz	x20, 401988 <tigetstr@plt+0x268>
  401998:	str	xzr, [x26, #168]
  40199c:	mov	x1, x25
  4019a0:	mov	x0, x26
  4019a4:	mov	x25, x26
  4019a8:	bl	402f90 <tigetstr@plt+0x1870>
  4019ac:	b	401978 <tigetstr@plt+0x258>
  4019b0:	mov	w0, #0x1                   	// #1
  4019b4:	str	w0, [x25, #68]
  4019b8:	b	401880 <tigetstr@plt+0x160>
  4019bc:	mov	w0, #0x1                   	// #1
  4019c0:	str	w0, [x25, #76]
  4019c4:	b	401880 <tigetstr@plt+0x160>
  4019c8:	mov	w0, #0x1                   	// #1
  4019cc:	str	wzr, [x24, #24]
  4019d0:	str	w0, [x25, #48]
  4019d4:	b	401880 <tigetstr@plt+0x160>
  4019d8:	mov	w0, #0x1                   	// #1
  4019dc:	str	w0, [x25, #60]
  4019e0:	b	401880 <tigetstr@plt+0x160>
  4019e4:	str	wzr, [x24, #4]
  4019e8:	b	401880 <tigetstr@plt+0x160>
  4019ec:	cbnz	w26, 401aec <tigetstr@plt+0x3cc>
  4019f0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4019f4:	add	x27, x1, #0x4e8
  4019f8:	mov	x0, x27
  4019fc:	bl	4016a0 <getenv@plt>
  401a00:	cbz	x0, 401880 <tigetstr@plt+0x160>
  401a04:	mov	x0, x27
  401a08:	bl	4016a0 <getenv@plt>
  401a0c:	mov	x1, x0
  401a10:	add	x0, sp, #0x3a8
  401a14:	bl	401500 <tgetent@plt>
  401a18:	cmp	w0, #0x0
  401a1c:	b.le	401880 <tigetstr@plt+0x160>
  401a20:	bl	401480 <getpid@plt>
  401a24:	mov	w26, w0
  401a28:	b	401880 <tigetstr@plt+0x160>
  401a2c:	mov	w0, #0x1                   	// #1
  401a30:	str	wzr, [x24, #24]
  401a34:	str	w0, [x25, #52]
  401a38:	b	401880 <tigetstr@plt+0x160>
  401a3c:	str	wzr, [x24, #24]
  401a40:	b	401880 <tigetstr@plt+0x160>
  401a44:	mov	w0, #0x1                   	// #1
  401a48:	str	w0, [x25, #40]
  401a4c:	b	401880 <tigetstr@plt+0x160>
  401a50:	bl	403ad8 <tigetstr@plt+0x23b8>
  401a54:	mov	w0, #0x0                   	// #0
  401a58:	ldr	x1, [sp, #104]
  401a5c:	ldr	x2, [sp, #1960]
  401a60:	ldr	x1, [x1]
  401a64:	eor	x1, x2, x1
  401a68:	cbnz	x1, 401f50 <tigetstr@plt+0x830>
  401a6c:	ldp	x29, x30, [sp]
  401a70:	ldp	x19, x20, [sp, #16]
  401a74:	ldp	x21, x22, [sp, #32]
  401a78:	ldp	x23, x24, [sp, #48]
  401a7c:	ldp	x25, x26, [sp, #64]
  401a80:	ldp	x27, x28, [sp, #80]
  401a84:	add	sp, sp, #0x7b0
  401a88:	ret
  401a8c:	add	x0, x24, #0x20
  401a90:	str	x0, [x24, #16]
  401a94:	b	401880 <tigetstr@plt+0x160>
  401a98:	mov	w0, #0x1                   	// #1
  401a9c:	str	w0, [x25, #64]
  401aa0:	b	401880 <tigetstr@plt+0x160>
  401aa4:	mov	w0, #0x1                   	// #1
  401aa8:	str	w0, [x25, #20]
  401aac:	b	401880 <tigetstr@plt+0x160>
  401ab0:	ldr	x1, [sp, #96]
  401ab4:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  401ab8:	mov	x28, #0x0                   	// #0
  401abc:	add	x0, x0, #0x290
  401ac0:	add	x19, x1, #0x10
  401ac4:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401ac8:	ldr	x27, [x1, #632]
  401acc:	b	401ad4 <tigetstr@plt+0x3b4>
  401ad0:	ldr	x0, [x19, x28, lsl #3]
  401ad4:	mov	x1, x27
  401ad8:	bl	4015c0 <strcmp@plt>
  401adc:	cbz	w0, 401b5c <tigetstr@plt+0x43c>
  401ae0:	add	x28, x28, #0x1
  401ae4:	cmp	x28, #0x7
  401ae8:	b.ne	401ad0 <tigetstr@plt+0x3b0>  // b.any
  401aec:	bl	402060 <tigetstr@plt+0x940>
  401af0:	cbnz	w26, 401aec <tigetstr@plt+0x3cc>
  401af4:	adrp	x26, 404000 <tigetstr@plt+0x28e0>
  401af8:	add	x26, x26, #0x4e8
  401afc:	mov	x0, x26
  401b00:	bl	4016a0 <getenv@plt>
  401b04:	cbz	x0, 401f1c <tigetstr@plt+0x7fc>
  401b08:	mov	x0, x26
  401b0c:	bl	4016a0 <getenv@plt>
  401b10:	mov	x1, x0
  401b14:	add	x0, sp, #0x3a8
  401b18:	bl	401500 <tgetent@plt>
  401b1c:	cmp	w0, #0x0
  401b20:	b.le	401f34 <tigetstr@plt+0x814>
  401b24:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401b28:	mov	w2, #0xa                   	// #10
  401b2c:	mov	x1, #0x0                   	// #0
  401b30:	ldr	x0, [x0, #632]
  401b34:	bl	4015f0 <strtol@plt>
  401b38:	mov	w26, w0
  401b3c:	cbnz	w0, 401880 <tigetstr@plt+0x160>
  401b40:	bl	402060 <tigetstr@plt+0x940>
  401b44:	add	x0, x24, #0x50
  401b48:	str	x0, [x24, #16]
  401b4c:	b	401880 <tigetstr@plt+0x160>
  401b50:	add	x0, x24, #0x80
  401b54:	str	x0, [x24, #16]
  401b58:	b	401880 <tigetstr@plt+0x160>
  401b5c:	bl	401480 <getpid@plt>
  401b60:	mov	w3, w0
  401b64:	ldr	x1, [sp, #96]
  401b68:	add	x0, sp, #0x370
  401b6c:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  401b70:	add	x2, x2, #0x298
  401b74:	add	x4, x1, #0x10
  401b78:	mov	x1, #0x32                  	// #50
  401b7c:	mov	w19, w28
  401b80:	ldr	x4, [x4, w28, uxtw #3]
  401b84:	bl	401460 <snprintf@plt>
  401b88:	add	x2, sp, #0x90
  401b8c:	add	x1, sp, #0x370
  401b90:	mov	w0, #0x0                   	// #0
  401b94:	bl	4016c0 <__xstat@plt>
  401b98:	cbz	w0, 401880 <tigetstr@plt+0x160>
  401b9c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401ba8:	add	x1, x1, #0x538
  401bac:	ldr	x19, [x0, #624]
  401bb0:	mov	x0, #0x0                   	// #0
  401bb4:	bl	401660 <dcgettext@plt>
  401bb8:	mov	x1, x0
  401bbc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401bc0:	ldr	x2, [x0, #632]
  401bc4:	mov	x0, x19
  401bc8:	bl	4016d0 <fprintf@plt>
  401bcc:	mov	w0, #0x1                   	// #1
  401bd0:	b	401a58 <tigetstr@plt+0x338>
  401bd4:	add	x0, x24, #0x20
  401bd8:	str	x0, [x24, #16]
  401bdc:	b	401860 <tigetstr@plt+0x140>
  401be0:	add	x1, sp, #0x80
  401be4:	mov	w2, #0x0                   	// #0
  401be8:	bl	4015f0 <strtol@plt>
  401bec:	ldr	x1, [sp, #128]
  401bf0:	ldrb	w1, [x1]
  401bf4:	cbnz	w1, 4017a4 <tigetstr@plt+0x84>
  401bf8:	sub	x2, x0, #0x1
  401bfc:	mov	x1, #0x7ffffffe            	// #2147483646
  401c00:	cmp	x2, x1
  401c04:	b.cs	4017a4 <tigetstr@plt+0x84>  // b.hs, b.nlast
  401c08:	mov	w2, w0
  401c0c:	b	4017c8 <tigetstr@plt+0xa8>
  401c10:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  401c14:	add	x0, x0, #0x4e8
  401c18:	bl	4016a0 <getenv@plt>
  401c1c:	cbz	x0, 401858 <tigetstr@plt+0x138>
  401c20:	ldrb	w0, [x0]
  401c24:	cbz	w0, 401858 <tigetstr@plt+0x138>
  401c28:	mov	x2, #0x0                   	// #0
  401c2c:	mov	w1, #0x1                   	// #1
  401c30:	mov	x0, #0x0                   	// #0
  401c34:	bl	401400 <setupterm@plt>
  401c38:	cbnz	w0, 401858 <tigetstr@plt+0x138>
  401c3c:	adrp	x19, 404000 <tigetstr@plt+0x28e0>
  401c40:	add	x19, x19, #0x4f0
  401c44:	mov	x0, x19
  401c48:	bl	401720 <tigetstr@plt>
  401c4c:	cbz	x0, 401858 <tigetstr@plt+0x138>
  401c50:	mov	x0, x19
  401c54:	bl	401720 <tigetstr@plt>
  401c58:	b	401858 <tigetstr@plt+0x138>
  401c5c:	bl	4015e0 <__ctype_b_loc@plt>
  401c60:	mov	x1, x0
  401c64:	ldr	x0, [x21, w23, sxtw #3]
  401c68:	ldr	x1, [x1]
  401c6c:	ldrb	w2, [x0]
  401c70:	ldrh	w1, [x1, x2, lsl #1]
  401c74:	str	w20, [x22, #640]
  401c78:	tbnz	w1, #11, 401ed8 <tigetstr@plt+0x7b8>
  401c7c:	bl	4014f0 <getpwnam@plt>
  401c80:	mov	w27, #0x1                   	// #1
  401c84:	mov	x23, x0
  401c88:	cbnz	x0, 401900 <tigetstr@plt+0x1e0>
  401c8c:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401c98:	add	x1, x1, #0x580
  401c9c:	ldr	x19, [x3, #624]
  401ca0:	bl	401660 <dcgettext@plt>
  401ca4:	ldr	w2, [x22, #640]
  401ca8:	mov	x1, x0
  401cac:	mov	x0, x19
  401cb0:	add	x2, x21, w2, sxtw #3
  401cb4:	ldur	x2, [x2, #-8]
  401cb8:	bl	4016d0 <fprintf@plt>
  401cbc:	mov	w0, w27
  401cc0:	b	401a58 <tigetstr@plt+0x338>
  401cc4:	ldr	w0, [x21, #76]
  401cc8:	cbz	w0, 401cd0 <tigetstr@plt+0x5b0>
  401ccc:	mov	w27, #0x1                   	// #1
  401cd0:	cmp	w19, #0x7
  401cd4:	b.eq	401e24 <tigetstr@plt+0x704>  // b.none
  401cd8:	mov	w1, w19
  401cdc:	add	x2, sp, #0x78
  401ce0:	mov	x0, #0x0                   	// #0
  401ce4:	bl	4020c0 <tigetstr@plt+0x9a0>
  401ce8:	ldr	x20, [sp, #120]
  401cec:	cbz	x20, 401d60 <tigetstr@plt+0x640>
  401cf0:	adrp	x23, 404000 <tigetstr@plt+0x28e0>
  401cf4:	add	x23, x23, #0x598
  401cf8:	ldr	x3, [x20]
  401cfc:	add	x0, sp, #0x370
  401d00:	mov	x2, x23
  401d04:	mov	x19, x0
  401d08:	mov	x1, #0xe                   	// #14
  401d0c:	bl	401460 <snprintf@plt>
  401d10:	ldrb	w0, [sp, #880]
  401d14:	cbz	w0, 401d24 <tigetstr@plt+0x604>
  401d18:	bl	402278 <tigetstr@plt+0xb58>
  401d1c:	ldrb	w0, [x19, #1]!
  401d20:	cbnz	w0, 401d18 <tigetstr@plt+0x5f8>
  401d24:	ldr	x19, [x20, #8]
  401d28:	cbz	x19, 401d58 <tigetstr@plt+0x638>
  401d2c:	nop
  401d30:	ldr	x0, [x19]
  401d34:	mov	w4, #0x1                   	// #1
  401d38:	mov	w6, #0x0                   	// #0
  401d3c:	mov	w3, w4
  401d40:	mov	w2, w4
  401d44:	mov	w5, #0x0                   	// #0
  401d48:	mov	w1, #0x0                   	// #0
  401d4c:	bl	402618 <tigetstr@plt+0xef8>
  401d50:	ldr	x19, [x19, #8]
  401d54:	cbnz	x19, 401d30 <tigetstr@plt+0x610>
  401d58:	ldr	x20, [x20, #16]
  401d5c:	cbnz	x20, 401cf8 <tigetstr@plt+0x5d8>
  401d60:	ldr	x0, [x21, #24]
  401d64:	cbz	x0, 401d70 <tigetstr@plt+0x650>
  401d68:	bl	401610 <free@plt>
  401d6c:	str	xzr, [x21, #24]
  401d70:	ldr	x0, [x21, #32]
  401d74:	cbz	x0, 401d80 <tigetstr@plt+0x660>
  401d78:	bl	401610 <free@plt>
  401d7c:	str	xzr, [x21, #32]
  401d80:	ldr	x23, [x22, #680]
  401d84:	str	wzr, [x21, #44]
  401d88:	cbz	x23, 401dd4 <tigetstr@plt+0x6b4>
  401d8c:	nop
  401d90:	ldr	x19, [x23, #168]
  401d94:	mov	x20, x23
  401d98:	ldr	x23, [x23, #184]
  401d9c:	cbz	x19, 401db0 <tigetstr@plt+0x690>
  401da0:	mov	x0, x19
  401da4:	ldr	x19, [x19, #8]
  401da8:	bl	401610 <free@plt>
  401dac:	cbnz	x19, 401da0 <tigetstr@plt+0x680>
  401db0:	ldr	x0, [x20, #72]
  401db4:	cbz	x0, 401dc8 <tigetstr@plt+0x6a8>
  401db8:	ldr	x0, [x0]
  401dbc:	bl	401610 <free@plt>
  401dc0:	ldr	x0, [x20, #72]
  401dc4:	bl	401610 <free@plt>
  401dc8:	mov	x0, x20
  401dcc:	bl	401610 <free@plt>
  401dd0:	cbnz	x23, 401d90 <tigetstr@plt+0x670>
  401dd4:	ldr	x20, [sp, #120]
  401dd8:	str	xzr, [x22, #680]
  401ddc:	cbz	x20, 401e0c <tigetstr@plt+0x6ec>
  401de0:	mov	x22, x20
  401de4:	ldr	x20, [x20, #16]
  401de8:	ldr	x19, [x22, #8]
  401dec:	cbz	x19, 401e00 <tigetstr@plt+0x6e0>
  401df0:	mov	x0, x19
  401df4:	ldr	x19, [x19, #8]
  401df8:	bl	401610 <free@plt>
  401dfc:	cbnz	x19, 401df0 <tigetstr@plt+0x6d0>
  401e00:	mov	x0, x22
  401e04:	bl	401610 <free@plt>
  401e08:	cbnz	x20, 401de0 <tigetstr@plt+0x6c0>
  401e0c:	ldr	w0, [x21, #72]
  401e10:	str	xzr, [sp, #120]
  401e14:	cmp	w0, #0x1
  401e18:	b.eq	401e9c <tigetstr@plt+0x77c>  // b.none
  401e1c:	mov	w0, #0x0                   	// #0
  401e20:	b	401a58 <tigetstr@plt+0x338>
  401e24:	cbz	x23, 401e40 <tigetstr@plt+0x720>
  401e28:	cbz	x24, 401e58 <tigetstr@plt+0x738>
  401e2c:	ldr	w0, [x24, #84]
  401e30:	cmp	w0, #0x1
  401e34:	b.eq	401e58 <tigetstr@plt+0x738>  // b.none
  401e38:	ldr	x24, [x24, #184]
  401e3c:	b	401e28 <tigetstr@plt+0x708>
  401e40:	cbz	x24, 401ef8 <tigetstr@plt+0x7d8>
  401e44:	ldr	w0, [x24, #84]
  401e48:	cmp	w27, w0
  401e4c:	b.eq	401ef8 <tigetstr@plt+0x7d8>  // b.none
  401e50:	ldr	x24, [x24, #184]
  401e54:	b	401e40 <tigetstr@plt+0x720>
  401e58:	ldr	w1, [x23, #16]
  401e5c:	mov	x0, x24
  401e60:	bl	402ee0 <tigetstr@plt+0x17c0>
  401e64:	ldr	w0, [x21, #56]
  401e68:	cbnz	w0, 401d60 <tigetstr@plt+0x640>
  401e6c:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401e70:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401e74:	add	x1, x1, #0x5a0
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	ldr	x19, [x3, #624]
  401e80:	mov	x0, #0x0                   	// #0
  401e84:	bl	401660 <dcgettext@plt>
  401e88:	mov	x1, x0
  401e8c:	mov	x0, x19
  401e90:	bl	4016d0 <fprintf@plt>
  401e94:	mov	w0, #0x1                   	// #1
  401e98:	b	401a58 <tigetstr@plt+0x338>
  401e9c:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	ldr	x19, [x3, #624]
  401eb0:	add	x1, x1, #0x5b8
  401eb4:	bl	401660 <dcgettext@plt>
  401eb8:	mov	x1, x0
  401ebc:	mov	x0, x19
  401ec0:	bl	4016d0 <fprintf@plt>
  401ec4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401ec8:	ldr	x0, [x0, #656]
  401ecc:	bl	401530 <getc@plt>
  401ed0:	mov	w0, #0x0                   	// #0
  401ed4:	b	401a58 <tigetstr@plt+0x338>
  401ed8:	add	x1, sp, #0x88
  401edc:	mov	w2, #0xa                   	// #10
  401ee0:	bl	4015f0 <strtol@plt>
  401ee4:	mov	w27, w0
  401ee8:	ldr	x1, [sp, #136]
  401eec:	ldrb	w0, [x1]
  401ef0:	cbz	w0, 4018fc <tigetstr@plt+0x1dc>
  401ef4:	bl	402060 <tigetstr@plt+0x940>
  401ef8:	mov	w4, #0x1                   	// #1
  401efc:	mov	x0, x24
  401f00:	mov	w3, w4
  401f04:	mov	w2, w4
  401f08:	mov	w6, #0x0                   	// #0
  401f0c:	mov	w5, #0x0                   	// #0
  401f10:	mov	w1, #0x0                   	// #0
  401f14:	bl	402618 <tigetstr@plt+0xef8>
  401f18:	b	401d60 <tigetstr@plt+0x640>
  401f1c:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401f20:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	add	x1, x1, #0x4f8
  401f2c:	ldr	x19, [x3, #624]
  401f30:	b	401e84 <tigetstr@plt+0x764>
  401f34:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401f38:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	add	x1, x1, #0x510
  401f44:	ldr	x19, [x3, #624]
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	b	401e84 <tigetstr@plt+0x764>
  401f50:	bl	401550 <__stack_chk_fail@plt>
  401f54:	mov	x29, #0x0                   	// #0
  401f58:	mov	x30, #0x0                   	// #0
  401f5c:	mov	x5, x0
  401f60:	ldr	x1, [sp]
  401f64:	add	x2, sp, #0x8
  401f68:	mov	x6, sp
  401f6c:	movz	x0, #0x0, lsl #48
  401f70:	movk	x0, #0x0, lsl #32
  401f74:	movk	x0, #0x40, lsl #16
  401f78:	movk	x0, #0x1730
  401f7c:	movz	x3, #0x0, lsl #48
  401f80:	movk	x3, #0x0, lsl #32
  401f84:	movk	x3, #0x40, lsl #16
  401f88:	movk	x3, #0x3b68
  401f8c:	movz	x4, #0x0, lsl #48
  401f90:	movk	x4, #0x0, lsl #32
  401f94:	movk	x4, #0x40, lsl #16
  401f98:	movk	x4, #0x3be8
  401f9c:	bl	4014e0 <__libc_start_main@plt>
  401fa0:	bl	401590 <abort@plt>
  401fa4:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  401fa8:	ldr	x0, [x0, #4064]
  401fac:	cbz	x0, 401fb4 <tigetstr@plt+0x894>
  401fb0:	b	401580 <__gmon_start__@plt>
  401fb4:	ret
  401fb8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401fbc:	add	x0, x0, #0x270
  401fc0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401fc4:	add	x1, x1, #0x270
  401fc8:	cmp	x1, x0
  401fcc:	b.eq	401fe4 <tigetstr@plt+0x8c4>  // b.none
  401fd0:	adrp	x1, 403000 <tigetstr@plt+0x18e0>
  401fd4:	ldr	x1, [x1, #3080]
  401fd8:	cbz	x1, 401fe4 <tigetstr@plt+0x8c4>
  401fdc:	mov	x16, x1
  401fe0:	br	x16
  401fe4:	ret
  401fe8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401fec:	add	x0, x0, #0x270
  401ff0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401ff4:	add	x1, x1, #0x270
  401ff8:	sub	x1, x1, x0
  401ffc:	lsr	x2, x1, #63
  402000:	add	x1, x2, x1, asr #3
  402004:	cmp	xzr, x1, asr #1
  402008:	asr	x1, x1, #1
  40200c:	b.eq	402024 <tigetstr@plt+0x904>  // b.none
  402010:	adrp	x2, 403000 <tigetstr@plt+0x18e0>
  402014:	ldr	x2, [x2, #3088]
  402018:	cbz	x2, 402024 <tigetstr@plt+0x904>
  40201c:	mov	x16, x2
  402020:	br	x16
  402024:	ret
  402028:	stp	x29, x30, [sp, #-32]!
  40202c:	mov	x29, sp
  402030:	str	x19, [sp, #16]
  402034:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  402038:	ldrb	w0, [x19, #672]
  40203c:	cbnz	w0, 40204c <tigetstr@plt+0x92c>
  402040:	bl	401fb8 <tigetstr@plt+0x898>
  402044:	mov	w0, #0x1                   	// #1
  402048:	strb	w0, [x19, #672]
  40204c:	ldr	x19, [sp, #16]
  402050:	ldp	x29, x30, [sp], #32
  402054:	ret
  402058:	b	401fe8 <tigetstr@plt+0x8c8>
  40205c:	nop
  402060:	stp	x29, x30, [sp, #-32]!
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 403000 <tigetstr@plt+0x18e0>
  40206c:	mov	x29, sp
  402070:	stp	x19, x20, [sp, #16]
  402074:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  402078:	add	x1, x1, #0xd00
  40207c:	ldr	x20, [x19, #624]
  402080:	mov	x0, #0x0                   	// #0
  402084:	bl	401660 <dcgettext@plt>
  402088:	mov	x1, x0
  40208c:	mov	x0, x20
  402090:	bl	4016d0 <fprintf@plt>
  402094:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402098:	add	x1, x1, #0x1c0
  40209c:	ldr	x19, [x19, #624]
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	mov	x0, #0x0                   	// #0
  4020a8:	bl	401660 <dcgettext@plt>
  4020ac:	mov	x1, x0
  4020b0:	mov	x0, x19
  4020b4:	bl	4016d0 <fprintf@plt>
  4020b8:	mov	w0, #0x1                   	// #1
  4020bc:	bl	4013f0 <exit@plt>
  4020c0:	stp	x29, x30, [sp, #-64]!
  4020c4:	mov	x29, sp
  4020c8:	stp	x19, x20, [sp, #16]
  4020cc:	mov	x19, x0
  4020d0:	stp	x21, x22, [sp, #32]
  4020d4:	mov	w22, w1
  4020d8:	mov	x21, x2
  4020dc:	cbz	x0, 4021dc <tigetstr@plt+0xabc>
  4020e0:	ldr	x1, [x19, #176]
  4020e4:	cbz	x1, 402108 <tigetstr@plt+0x9e8>
  4020e8:	ubfiz	x0, x22, #3, #32
  4020ec:	add	x0, x0, #0x60
  4020f0:	add	x1, x1, x0
  4020f4:	add	x0, x19, x0
  4020f8:	ldr	x1, [x1, #8]
  4020fc:	ldr	x0, [x0, #8]
  402100:	cmp	x1, x0
  402104:	b.eq	4021a4 <tigetstr@plt+0xa84>  // b.none
  402108:	ldr	x20, [x21]
  40210c:	str	x23, [sp, #48]
  402110:	cbz	x20, 402230 <tigetstr@plt+0xb10>
  402114:	add	x23, x19, w22, uxtw #3
  402118:	ldr	x1, [x23, #104]
  40211c:	b	40212c <tigetstr@plt+0xa0c>
  402120:	ldr	x0, [x20, #16]
  402124:	cbz	x0, 40220c <tigetstr@plt+0xaec>
  402128:	mov	x20, x0
  40212c:	ldr	x0, [x20]
  402130:	cmp	x0, x1
  402134:	b.ne	402120 <tigetstr@plt+0xa00>  // b.any
  402138:	ldr	x0, [x20, #8]
  40213c:	cbz	x0, 402258 <tigetstr@plt+0xb38>
  402140:	mov	x1, x0
  402144:	ldr	x0, [x0, #8]
  402148:	cbnz	x0, 402140 <tigetstr@plt+0xa20>
  40214c:	add	x20, x1, #0x8
  402150:	mov	x0, #0x10                  	// #16
  402154:	bl	4014b0 <malloc@plt>
  402158:	str	x0, [x20]
  40215c:	cbz	x0, 402264 <tigetstr@plt+0xb44>
  402160:	ldr	x23, [x19, #176]
  402164:	stp	x19, xzr, [x0]
  402168:	cbz	x23, 4021d4 <tigetstr@plt+0xab4>
  40216c:	ldr	x20, [x23, #168]
  402170:	add	x23, x23, #0xa8
  402174:	cbnz	x20, 402184 <tigetstr@plt+0xa64>
  402178:	b	40219c <tigetstr@plt+0xa7c>
  40217c:	add	x23, x0, #0x8
  402180:	cbz	x20, 40219c <tigetstr@plt+0xa7c>
  402184:	mov	x0, x20
  402188:	ldp	x3, x20, [x20]
  40218c:	cmp	x19, x3
  402190:	b.ne	40217c <tigetstr@plt+0xa5c>  // b.any
  402194:	bl	401610 <free@plt>
  402198:	str	x20, [x23]
  40219c:	ldr	x23, [sp, #48]
  4021a0:	str	xzr, [x19, #176]
  4021a4:	ldr	x19, [x19, #168]
  4021a8:	cbz	x19, 4021c4 <tigetstr@plt+0xaa4>
  4021ac:	ldr	x0, [x19]
  4021b0:	mov	x2, x21
  4021b4:	ldr	x19, [x19, #8]
  4021b8:	mov	w1, w22
  4021bc:	bl	4020c0 <tigetstr@plt+0x9a0>
  4021c0:	cbnz	x19, 4021ac <tigetstr@plt+0xa8c>
  4021c4:	ldp	x19, x20, [sp, #16]
  4021c8:	ldp	x21, x22, [sp, #32]
  4021cc:	ldp	x29, x30, [sp], #64
  4021d0:	ret
  4021d4:	ldr	x23, [sp, #48]
  4021d8:	b	4021a4 <tigetstr@plt+0xa84>
  4021dc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4021e0:	ldr	x19, [x0, #680]
  4021e4:	cbz	x19, 4021c4 <tigetstr@plt+0xaa4>
  4021e8:	ldr	w0, [x19, #84]
  4021ec:	cmp	w0, #0x1
  4021f0:	b.eq	4020e0 <tigetstr@plt+0x9c0>  // b.none
  4021f4:	ldr	x19, [x19, #184]
  4021f8:	cbnz	x19, 4021e8 <tigetstr@plt+0xac8>
  4021fc:	ldp	x19, x20, [sp, #16]
  402200:	ldp	x21, x22, [sp, #32]
  402204:	ldp	x29, x30, [sp], #64
  402208:	ret
  40220c:	mov	x0, #0x18                  	// #24
  402210:	bl	4014b0 <malloc@plt>
  402214:	cbz	x0, 402264 <tigetstr@plt+0xb44>
  402218:	stp	xzr, xzr, [x0, #8]
  40221c:	ldr	x1, [x23, #104]
  402220:	str	x1, [x0]
  402224:	str	x0, [x20, #16]
  402228:	add	x20, x0, #0x8
  40222c:	b	402150 <tigetstr@plt+0xa30>
  402230:	mov	x0, #0x18                  	// #24
  402234:	bl	4014b0 <malloc@plt>
  402238:	cbz	x0, 402264 <tigetstr@plt+0xb44>
  40223c:	add	x1, x19, w22, uxtw #3
  402240:	stp	xzr, xzr, [x0, #8]
  402244:	add	x20, x0, #0x8
  402248:	ldr	x1, [x1, #104]
  40224c:	str	x1, [x0]
  402250:	str	x0, [x21]
  402254:	b	402150 <tigetstr@plt+0xa30>
  402258:	mov	x0, x20
  40225c:	add	x20, x0, #0x8
  402260:	b	402150 <tigetstr@plt+0xa30>
  402264:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402268:	add	x0, x0, #0x230
  40226c:	bl	401410 <perror@plt>
  402270:	mov	w0, #0x1                   	// #1
  402274:	bl	4013f0 <exit@plt>
  402278:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  40227c:	add	x1, x1, #0x2a8
  402280:	and	w0, w0, #0xff
  402284:	ldr	w2, [x1, #8]
  402288:	cbz	w2, 4022d0 <tigetstr@plt+0xbb0>
  40228c:	sub	w2, w2, #0x1
  402290:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  402294:	add	x4, x3, #0x1c0
  402298:	str	w2, [x1, #8]
  40229c:	ldr	w1, [x4, #4]
  4022a0:	cbz	w1, 4022c4 <tigetstr@plt+0xba4>
  4022a4:	ldr	w2, [x3, #448]
  4022a8:	ldr	w1, [x4, #8]
  4022ac:	cmp	w2, w1
  4022b0:	b.le	4022c4 <tigetstr@plt+0xba4>
  4022b4:	add	w1, w1, #0x1
  4022b8:	cmp	w2, w1
  4022bc:	b.eq	40231c <tigetstr@plt+0xbfc>  // b.none
  4022c0:	ret
  4022c4:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4022c8:	ldr	x1, [x1, #648]
  4022cc:	b	401440 <putc@plt>
  4022d0:	tbnz	w0, #7, 4022e8 <tigetstr@plt+0xbc8>
  4022d4:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  4022d8:	ldr	w4, [x3, #448]
  4022dc:	add	w4, w4, #0x1
  4022e0:	str	w4, [x3, #448]
  4022e4:	b	402294 <tigetstr@plt+0xb74>
  4022e8:	and	w3, w0, #0xe0
  4022ec:	mov	w2, #0x1                   	// #1
  4022f0:	cmp	w3, #0xc0
  4022f4:	b.eq	4022d4 <tigetstr@plt+0xbb4>  // b.none
  4022f8:	and	w3, w0, #0xf0
  4022fc:	mov	w2, #0x2                   	// #2
  402300:	cmp	w3, #0xe0
  402304:	b.eq	4022d4 <tigetstr@plt+0xbb4>  // b.none
  402308:	and	w3, w0, #0xf8
  40230c:	mov	w2, #0x3                   	// #3
  402310:	cmp	w3, #0xf0
  402314:	csel	w2, wzr, w2, ne  // ne = any
  402318:	b	4022d4 <tigetstr@plt+0xbb4>
  40231c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402320:	mov	w0, #0x2b                  	// #43
  402324:	ldr	x1, [x1, #648]
  402328:	b	401440 <putc@plt>
  40232c:	nop
  402330:	stp	x29, x30, [sp, #-64]!
  402334:	mov	x29, sp
  402338:	str	x23, [sp, #48]
  40233c:	cbz	w0, 4023c4 <tigetstr@plt+0xca4>
  402340:	stp	x21, x22, [sp, #32]
  402344:	mov	w22, w0
  402348:	mov	w1, #0x1                   	// #1
  40234c:	mov	w23, #0x0                   	// #0
  402350:	stp	x19, x20, [sp, #16]
  402354:	nop
  402358:	mov	w19, w1
  40235c:	add	w1, w1, w1, lsl #2
  402360:	add	w23, w23, #0x1
  402364:	lsl	w1, w1, #1
  402368:	sdiv	w0, w22, w1
  40236c:	cbnz	w0, 402358 <tigetstr@plt+0xc38>
  402370:	mov	w21, #0x6667                	// #26215
  402374:	mov	w20, #0xcccd                	// #52429
  402378:	movk	w21, #0x6666, lsl #16
  40237c:	movk	w20, #0xcccc, lsl #16
  402380:	sdiv	w0, w22, w19
  402384:	umull	x19, w19, w20
  402388:	lsr	x19, x19, #35
  40238c:	smull	x1, w0, w21
  402390:	asr	x1, x1, #34
  402394:	sub	w1, w1, w0, asr #31
  402398:	add	w1, w1, w1, lsl #2
  40239c:	sub	w0, w0, w1, lsl #1
  4023a0:	add	w0, w0, #0x30
  4023a4:	bl	402278 <tigetstr@plt+0xb58>
  4023a8:	cbnz	w19, 402380 <tigetstr@plt+0xc60>
  4023ac:	mov	w0, w23
  4023b0:	ldp	x19, x20, [sp, #16]
  4023b4:	ldp	x21, x22, [sp, #32]
  4023b8:	ldr	x23, [sp, #48]
  4023bc:	ldp	x29, x30, [sp], #64
  4023c0:	ret
  4023c4:	mov	w23, #0x1                   	// #1
  4023c8:	mov	w0, w23
  4023cc:	ldr	x23, [sp, #48]
  4023d0:	ldp	x29, x30, [sp], #64
  4023d4:	ret
  4023d8:	stp	x29, x30, [sp, #-80]!
  4023dc:	mov	x29, sp
  4023e0:	stp	x19, x20, [sp, #16]
  4023e4:	mov	x20, x0
  4023e8:	stp	x21, x22, [sp, #32]
  4023ec:	adrp	x22, 415000 <tigetstr@plt+0x138e0>
  4023f0:	add	x22, x22, #0xdd0
  4023f4:	ldr	x0, [x22]
  4023f8:	str	x0, [sp, #72]
  4023fc:	mov	x0, #0x0                   	// #0
  402400:	ldrb	w0, [x20]
  402404:	cbz	w0, 4024c4 <tigetstr@plt+0xda4>
  402408:	mov	w21, #0x0                   	// #0
  40240c:	stp	x23, x24, [sp, #48]
  402410:	adrp	x23, 404000 <tigetstr@plt+0x28e0>
  402414:	adrp	x24, 404000 <tigetstr@plt+0x28e0>
  402418:	add	x23, x23, #0x240
  40241c:	b	402430 <tigetstr@plt+0xd10>
  402420:	add	w21, w21, #0x1
  402424:	bl	402278 <tigetstr@plt+0xb58>
  402428:	ldrb	w0, [x20, #1]!
  40242c:	cbz	w0, 402480 <tigetstr@plt+0xd60>
  402430:	cmp	w0, #0x5c
  402434:	b.eq	4024a8 <tigetstr@plt+0xd88>  // b.none
  402438:	sub	w1, w0, #0x20
  40243c:	and	w1, w1, #0xff
  402440:	cmp	w1, #0x5e
  402444:	b.ls	402420 <tigetstr@plt+0xd00>  // b.plast
  402448:	mov	w2, w0
  40244c:	mov	x1, x23
  402450:	add	x0, sp, #0x40
  402454:	bl	401430 <sprintf@plt>
  402458:	ldrb	w0, [sp, #64]
  40245c:	cbz	w0, 402474 <tigetstr@plt+0xd54>
  402460:	add	x19, sp, #0x40
  402464:	nop
  402468:	bl	402278 <tigetstr@plt+0xb58>
  40246c:	ldrb	w0, [x19, #1]!
  402470:	cbnz	w0, 402468 <tigetstr@plt+0xd48>
  402474:	ldrb	w0, [x20, #1]!
  402478:	add	w21, w21, #0x4
  40247c:	cbnz	w0, 402430 <tigetstr@plt+0xd10>
  402480:	ldp	x23, x24, [sp, #48]
  402484:	ldr	x1, [sp, #72]
  402488:	ldr	x0, [x22]
  40248c:	eor	x0, x1, x0
  402490:	cbnz	x0, 4024cc <tigetstr@plt+0xdac>
  402494:	mov	w0, w21
  402498:	ldp	x19, x20, [sp, #16]
  40249c:	ldp	x21, x22, [sp, #32]
  4024a0:	ldp	x29, x30, [sp], #80
  4024a4:	ret
  4024a8:	add	x19, x24, #0x238
  4024ac:	nop
  4024b0:	bl	402278 <tigetstr@plt+0xb58>
  4024b4:	ldrb	w0, [x19, #1]!
  4024b8:	cbnz	w0, 4024b0 <tigetstr@plt+0xd90>
  4024bc:	add	w21, w21, #0x2
  4024c0:	b	402428 <tigetstr@plt+0xd08>
  4024c4:	mov	w21, #0x0                   	// #0
  4024c8:	b	402484 <tigetstr@plt+0xd64>
  4024cc:	stp	x23, x24, [sp, #48]
  4024d0:	bl	401550 <__stack_chk_fail@plt>
  4024d4:	nop
  4024d8:	stp	x29, x30, [sp, #-48]!
  4024dc:	mov	x29, sp
  4024e0:	stp	x19, x20, [sp, #16]
  4024e4:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  4024e8:	add	x19, x19, #0x2a8
  4024ec:	str	x21, [sp, #32]
  4024f0:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  4024f4:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  4024f8:	ldrb	w0, [x19, #12]
  4024fc:	ldr	x1, [x21, #648]
  402500:	cbz	w0, 402518 <tigetstr@plt+0xdf8>
  402504:	add	x2, x20, #0x1c0
  402508:	ldr	w3, [x20, #448]
  40250c:	ldr	w2, [x2, #8]
  402510:	cmp	w3, w2
  402514:	b.eq	40253c <tigetstr@plt+0xe1c>  // b.none
  402518:	mov	w0, #0xa                   	// #10
  40251c:	strb	wzr, [x19, #12]
  402520:	bl	401440 <putc@plt>
  402524:	mov	w0, #0x1                   	// #1
  402528:	str	w0, [x20, #448]
  40252c:	ldp	x19, x20, [sp, #16]
  402530:	ldr	x21, [sp, #32]
  402534:	ldp	x29, x30, [sp], #48
  402538:	ret
  40253c:	bl	401440 <putc@plt>
  402540:	ldr	x1, [x21, #648]
  402544:	b	402518 <tigetstr@plt+0xdf8>
  402548:	stp	x29, x30, [sp, #-32]!
  40254c:	mov	x29, sp
  402550:	stp	x19, x20, [sp, #16]
  402554:	mov	x19, x0
  402558:	mov	x20, x1
  40255c:	bl	4015c0 <strcmp@plt>
  402560:	cbnz	w0, 402608 <tigetstr@plt+0xee8>
  402564:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402568:	add	x1, x1, #0x2a8
  40256c:	ldr	w2, [x1, #16]
  402570:	cbnz	w2, 4025ec <tigetstr@plt+0xecc>
  402574:	ldr	w1, [x1, #20]
  402578:	cbz	w1, 40259c <tigetstr@plt+0xe7c>
  40257c:	mov	x2, #0x68                  	// #104
  402580:	ldr	x3, [x19, x2]
  402584:	ldr	x1, [x20, x2]
  402588:	add	x2, x2, #0x8
  40258c:	cmp	x3, x1
  402590:	b.ne	4025e0 <tigetstr@plt+0xec0>  // b.any
  402594:	cmp	x2, #0xa0
  402598:	b.ne	402580 <tigetstr@plt+0xe60>  // b.any
  40259c:	ldr	x20, [x20, #168]
  4025a0:	ldr	x19, [x19, #168]
  4025a4:	cmp	x20, #0x0
  4025a8:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4025ac:	b.eq	4025d4 <tigetstr@plt+0xeb4>  // b.none
  4025b0:	ldr	x0, [x19]
  4025b4:	ldr	x1, [x20]
  4025b8:	bl	402548 <tigetstr@plt+0xe28>
  4025bc:	cbz	w0, 4025e0 <tigetstr@plt+0xec0>
  4025c0:	ldr	x19, [x19, #8]
  4025c4:	ldr	x20, [x20, #8]
  4025c8:	cmp	x19, #0x0
  4025cc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4025d0:	b.ne	4025b0 <tigetstr@plt+0xe90>  // b.any
  4025d4:	orr	x19, x19, x20
  4025d8:	cmp	x19, #0x0
  4025dc:	cset	w0, eq  // eq = none
  4025e0:	ldp	x19, x20, [sp, #16]
  4025e4:	ldp	x29, x30, [sp], #32
  4025e8:	ret
  4025ec:	ldr	w3, [x19, #92]
  4025f0:	ldr	w2, [x20, #92]
  4025f4:	cmp	w3, w2
  4025f8:	b.eq	402574 <tigetstr@plt+0xe54>  // b.none
  4025fc:	ldp	x19, x20, [sp, #16]
  402600:	ldp	x29, x30, [sp], #32
  402604:	ret
  402608:	mov	w0, #0x0                   	// #0
  40260c:	ldp	x19, x20, [sp, #16]
  402610:	ldp	x29, x30, [sp], #32
  402614:	ret
  402618:	stp	x29, x30, [sp, #-144]!
  40261c:	adrp	x7, 404000 <tigetstr@plt+0x28e0>
  402620:	add	x7, x7, #0x728
  402624:	mov	x29, sp
  402628:	stp	x21, x22, [sp, #32]
  40262c:	mov	w21, w3
  402630:	stp	x23, x24, [sp, #48]
  402634:	mov	w23, w1
  402638:	stp	x25, x26, [sp, #64]
  40263c:	mov	w26, w6
  402640:	stp	x27, x28, [sp, #80]
  402644:	mov	w27, w2
  402648:	stp	x19, x20, [sp, #16]
  40264c:	mov	x19, x0
  402650:	add	x0, x7, #0x10
  402654:	str	w4, [sp, #108]
  402658:	str	w5, [sp, #120]
  40265c:	str	x0, [sp, #128]
  402660:	cmn	w26, #0x1
  402664:	b.eq	402ebc <tigetstr@plt+0x179c>  // b.none
  402668:	cbz	x19, 402974 <tigetstr@plt+0x1254>
  40266c:	cbz	w21, 402990 <tigetstr@plt+0x1270>
  402670:	str	wzr, [sp, #116]
  402674:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  402678:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40267c:	add	x20, x20, #0x1c0
  402680:	add	x22, x0, #0x2a8
  402684:	cmp	w27, #0x1
  402688:	b.gt	402a28 <tigetstr@plt+0x1308>
  40268c:	ldrb	w0, [x19, #160]
  402690:	tbnz	w0, #0, 402a5c <tigetstr@plt+0x133c>
  402694:	ldr	w24, [x22, #40]
  402698:	cbz	w24, 402a88 <tigetstr@plt+0x1368>
  40269c:	ldr	w0, [x19, #80]
  4026a0:	tbnz	w0, #31, 402e30 <tigetstr@plt+0x1710>
  4026a4:	mov	x0, x19
  4026a8:	bl	4023d8 <tigetstr@plt+0xcb8>
  4026ac:	ldr	w1, [x22, #48]
  4026b0:	str	w0, [sp, #112]
  4026b4:	ldr	w0, [x20]
  4026b8:	str	w0, [sp, #136]
  4026bc:	cbz	w1, 402de0 <tigetstr@plt+0x16c0>
  4026c0:	mov	w0, #0x2c                  	// #44
  4026c4:	bl	402278 <tigetstr@plt+0xb58>
  4026c8:	ldr	w0, [x19, #84]
  4026cc:	add	w3, w24, #0x1
  4026d0:	str	w3, [sp, #140]
  4026d4:	bl	402330 <tigetstr@plt+0xc10>
  4026d8:	ldr	w0, [x22, #52]
  4026dc:	ldr	w3, [sp, #140]
  4026e0:	cbnz	w0, 402df8 <tigetstr@plt+0x16d8>
  4026e4:	nop
  4026e8:	ldr	w0, [x22, #16]
  4026ec:	cbz	w0, 402740 <tigetstr@plt+0x1020>
  4026f0:	ldr	w0, [x19, #92]
  4026f4:	ldr	w1, [sp, #120]
  4026f8:	cmp	w0, w1
  4026fc:	b.eq	402740 <tigetstr@plt+0x1020>  // b.none
  402700:	cmp	w3, #0x0
  402704:	mov	w1, #0x2c                  	// #44
  402708:	add	w27, w3, #0x1
  40270c:	mov	w0, #0x28                  	// #40
  402710:	csel	w0, w1, w0, ne  // ne = any
  402714:	bl	402278 <tigetstr@plt+0xb58>
  402718:	ldr	w0, [x19, #92]
  40271c:	bl	4015d0 <getpwuid@plt>
  402720:	cbz	x0, 402e54 <tigetstr@plt+0x1734>
  402724:	ldr	x21, [x0]
  402728:	ldrb	w0, [x21]
  40272c:	cbz	w0, 40273c <tigetstr@plt+0x101c>
  402730:	bl	402278 <tigetstr@plt+0xb58>
  402734:	ldrb	w0, [x21, #1]!
  402738:	cbnz	w0, 402730 <tigetstr@plt+0x1010>
  40273c:	mov	w3, w27
  402740:	ldr	w0, [x22, #20]
  402744:	cbz	w0, 4027d0 <tigetstr@plt+0x10b0>
  402748:	ldr	x0, [x19, #176]
  40274c:	cbz	x0, 4027d0 <tigetstr@plt+0x10b0>
  402750:	add	x27, x19, #0x68
  402754:	mov	x21, #0x0                   	// #0
  402758:	b	402768 <tigetstr@plt+0x1048>
  40275c:	add	x21, x21, #0x1
  402760:	cmp	x21, #0x7
  402764:	b.eq	4027d0 <tigetstr@plt+0x10b0>  // b.none
  402768:	ldr	x2, [x27, x21, lsl #3]
  40276c:	cbz	x2, 40275c <tigetstr@plt+0x103c>
  402770:	ldr	x0, [x19, #176]
  402774:	add	x0, x0, w21, sxtw #3
  402778:	ldr	x0, [x0, #104]
  40277c:	cmp	x0, #0x0
  402780:	ccmp	x2, x0, #0x4, ne  // ne = any
  402784:	b.eq	40275c <tigetstr@plt+0x103c>  // b.none
  402788:	cmp	w3, #0x0
  40278c:	mov	w1, #0x28                  	// #40
  402790:	add	w25, w3, #0x1
  402794:	mov	w0, #0x2c                  	// #44
  402798:	csel	w0, w0, w1, ne  // ne = any
  40279c:	bl	402278 <tigetstr@plt+0xb58>
  4027a0:	ldr	x0, [sp, #128]
  4027a4:	ldr	x28, [x0, x21, lsl #3]
  4027a8:	ldrb	w0, [x28]
  4027ac:	cbz	w0, 4027bc <tigetstr@plt+0x109c>
  4027b0:	bl	402278 <tigetstr@plt+0xb58>
  4027b4:	ldrb	w0, [x28, #1]!
  4027b8:	cbnz	w0, 4027b0 <tigetstr@plt+0x1090>
  4027bc:	add	x21, x21, #0x1
  4027c0:	mov	w3, w25
  4027c4:	cmp	x21, #0x7
  4027c8:	b.ne	402768 <tigetstr@plt+0x1048>  // b.any
  4027cc:	nop
  4027d0:	cbz	w24, 402acc <tigetstr@plt+0x13ac>
  4027d4:	ldr	w0, [x22, #40]
  4027d8:	cbz	w0, 402ad8 <tigetstr@plt+0x13b8>
  4027dc:	ldr	w6, [x19, #80]
  4027e0:	tbnz	w6, #31, 402ad0 <tigetstr@plt+0x13b0>
  4027e4:	ldrb	w0, [x19, #160]
  4027e8:	tbz	w0, #0, 40281c <tigetstr@plt+0x10fc>
  4027ec:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4027f0:	mov	x1, #0x0                   	// #0
  4027f4:	add	x0, x0, #0x280
  4027f8:	bl	401650 <tgetstr@plt>
  4027fc:	cbz	x0, 402ae0 <tigetstr@plt+0x13c0>
  402800:	adrp	x2, 401000 <memcpy@plt-0x3d0>
  402804:	mov	w1, #0x1                   	// #1
  402808:	add	x2, x2, #0x6b0
  40280c:	bl	401420 <tputs@plt>
  402810:	ldr	w0, [x22, #40]
  402814:	cbz	w0, 402ae8 <tigetstr@plt+0x13c8>
  402818:	ldr	w6, [x19, #80]
  40281c:	cmp	w6, #0x0
  402820:	mov	x21, #0x0                   	// #0
  402824:	mov	w28, #0x1                   	// #1
  402828:	mov	w27, #0x4                   	// #4
  40282c:	b.le	4028bc <tigetstr@plt+0x119c>
  402830:	sub	w0, w6, #0x1
  402834:	mov	w25, w21
  402838:	cmp	w0, w21
  40283c:	b.gt	402ce8 <tigetstr@plt+0x15c8>
  402840:	ldr	x0, [x19, #72]
  402844:	ldr	x0, [x0, x21, lsl #3]
  402848:	ldrb	w2, [x0]
  40284c:	cbz	w2, 402d04 <tigetstr@plt+0x15e4>
  402850:	mov	x4, x0
  402854:	mov	w3, #0x0                   	// #0
  402858:	sub	w1, w2, #0x20
  40285c:	ldrb	w2, [x4, #1]!
  402860:	and	w1, w1, #0xff
  402864:	cmp	w1, #0x5f
  402868:	csel	w1, w28, w27, cc  // cc = lo, ul, last
  40286c:	add	w3, w3, w1
  402870:	cbnz	w2, 402858 <tigetstr@plt+0x1138>
  402874:	ldr	w1, [x20, #8]
  402878:	sub	w6, w6, #0x1
  40287c:	ldr	w2, [x20]
  402880:	cmp	w6, w25
  402884:	sub	w4, w1, #0x4
  402888:	csel	w1, w4, w1, ne  // ne = any
  40288c:	add	w3, w3, w2
  402890:	cmp	w3, w1
  402894:	b.le	4028a0 <tigetstr@plt+0x1180>
  402898:	ldr	w1, [x20, #4]
  40289c:	cbnz	w1, 402e0c <tigetstr@plt+0x16ec>
  4028a0:	bl	4023d8 <tigetstr@plt+0xcb8>
  4028a4:	add	x21, x21, #0x1
  4028a8:	ldr	w6, [x19, #80]
  4028ac:	cmp	w6, w21
  4028b0:	b.gt	402830 <tigetstr@plt+0x1110>
  4028b4:	ldr	w0, [x22, #40]
  4028b8:	cbz	w0, 402ae8 <tigetstr@plt+0x13c8>
  4028bc:	sub	w27, w26, #0x1
  4028c0:	cbz	w26, 4028dc <tigetstr@plt+0x11bc>
  4028c4:	nop
  4028c8:	sub	w27, w27, #0x1
  4028cc:	mov	w0, #0x5d                  	// #93
  4028d0:	bl	402278 <tigetstr@plt+0xb58>
  4028d4:	cmn	w27, #0x1
  4028d8:	b.ne	4028c8 <tigetstr@plt+0x11a8>  // b.any
  4028dc:	bl	4024d8 <tigetstr@plt+0xdb8>
  4028e0:	mov	w26, #0xffffffff            	// #-1
  4028e4:	ldr	w0, [x22, #44]
  4028e8:	ldr	x27, [x22, #24]
  4028ec:	cmp	w23, w0
  4028f0:	b.ge	402b00 <tigetstr@plt+0x13e0>  // b.tcont
  4028f4:	ldr	x0, [x22, #32]
  4028f8:	sxtw	x1, w23
  4028fc:	ldr	w3, [sp, #108]
  402900:	ldr	w2, [x22, #40]
  402904:	eor	w25, w3, #0x1
  402908:	str	w25, [x0, x1, lsl #2]
  40290c:	add	x3, x27, w23, sxtw #2
  402910:	cbz	w2, 402b58 <tigetstr@plt+0x1438>
  402914:	ldr	w0, [sp, #112]
  402918:	ldr	x22, [x19, #168]
  40291c:	cmp	w0, #0x1
  402920:	cset	w0, le
  402924:	sub	w24, w24, w0
  402928:	str	w24, [x3]
  40292c:	cbz	x22, 402974 <tigetstr@plt+0x1254>
  402930:	add	w23, w23, #0x1
  402934:	ldr	w0, [x20, #24]
  402938:	ldp	x28, x21, [x22]
  40293c:	cbz	w0, 402948 <tigetstr@plt+0x1228>
  402940:	ldrb	w0, [x28, #160]
  402944:	tbnz	w0, #1, 402d0c <tigetstr@plt+0x15ec>
  402948:	ldr	w5, [x19, #92]
  40294c:	cmp	x21, #0x0
  402950:	mov	x22, x21
  402954:	mov	x0, x28
  402958:	cset	w4, eq  // eq = none
  40295c:	mov	w1, w23
  402960:	mov	w6, #0x0                   	// #0
  402964:	mov	w3, #0x0                   	// #0
  402968:	mov	w2, #0x1                   	// #1
  40296c:	bl	402618 <tigetstr@plt+0xef8>
  402970:	cbnz	x22, 402934 <tigetstr@plt+0x1214>
  402974:	ldp	x19, x20, [sp, #16]
  402978:	ldp	x21, x22, [sp, #32]
  40297c:	ldp	x23, x24, [sp, #48]
  402980:	ldp	x25, x26, [sp, #64]
  402984:	ldp	x27, x28, [sp, #80]
  402988:	ldp	x29, x30, [sp], #144
  40298c:	ret
  402990:	cmp	w23, #0x0
  402994:	b.le	402670 <tigetstr@plt+0xf50>
  402998:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  40299c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4029a0:	sub	w28, w23, #0x1
  4029a4:	add	x20, x20, #0x1c0
  4029a8:	add	x22, x0, #0x2a8
  4029ac:	mov	x24, #0x0                   	// #0
  4029b0:	ldr	x0, [x22, #24]
  4029b4:	ldr	w1, [x0, x24]
  4029b8:	adds	w25, w1, #0x1
  4029bc:	b.eq	4029d0 <tigetstr@plt+0x12b0>  // b.none
  4029c0:	mov	w0, #0x20                  	// #32
  4029c4:	bl	402278 <tigetstr@plt+0xb58>
  4029c8:	subs	w25, w25, #0x1
  4029cc:	b.ne	4029c0 <tigetstr@plt+0x12a0>  // b.any
  4029d0:	cmp	w21, w28
  4029d4:	ldr	x2, [x20, #16]
  4029d8:	b.eq	402cd0 <tigetstr@plt+0x15b0>  // b.none
  4029dc:	ldr	x1, [x22, #32]
  4029e0:	add	x0, x2, #0x10
  4029e4:	add	x1, x1, x24
  4029e8:	ldr	w1, [x1, #4]
  4029ec:	cmp	w1, #0x0
  4029f0:	csel	x0, x0, x2, ne  // ne = any
  4029f4:	ldr	x25, [x0]
  4029f8:	ldrb	w0, [x25]
  4029fc:	cbz	w0, 402a0c <tigetstr@plt+0x12ec>
  402a00:	bl	402278 <tigetstr@plt+0xb58>
  402a04:	ldrb	w0, [x25, #1]!
  402a08:	cbnz	w0, 402a00 <tigetstr@plt+0x12e0>
  402a0c:	add	w21, w21, #0x1
  402a10:	add	x24, x24, #0x4
  402a14:	cmp	w23, w21
  402a18:	b.ne	4029b0 <tigetstr@plt+0x1290>  // b.any
  402a1c:	str	wzr, [sp, #116]
  402a20:	cmp	w27, #0x1
  402a24:	b.le	40268c <tigetstr@plt+0xf6c>
  402a28:	mov	w0, w27
  402a2c:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  402a30:	bl	402330 <tigetstr@plt+0xc10>
  402a34:	add	x21, x21, #0x248
  402a38:	add	w0, w0, #0x2
  402a3c:	str	w0, [sp, #116]
  402a40:	mov	w0, #0x2a                  	// #42
  402a44:	nop
  402a48:	bl	402278 <tigetstr@plt+0xb58>
  402a4c:	ldrb	w0, [x21, #1]!
  402a50:	cbnz	w0, 402a48 <tigetstr@plt+0x1328>
  402a54:	ldrb	w0, [x19, #160]
  402a58:	tbz	w0, #0, 402694 <tigetstr@plt+0xf74>
  402a5c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402a60:	mov	x1, #0x0                   	// #0
  402a64:	add	x0, x0, #0x278
  402a68:	bl	401650 <tgetstr@plt>
  402a6c:	cbz	x0, 402694 <tigetstr@plt+0xf74>
  402a70:	adrp	x2, 401000 <memcpy@plt-0x3d0>
  402a74:	mov	w1, #0x1                   	// #1
  402a78:	add	x2, x2, #0x6b0
  402a7c:	bl	401420 <tputs@plt>
  402a80:	ldr	w24, [x22, #40]
  402a84:	cbnz	w24, 40269c <tigetstr@plt+0xf7c>
  402a88:	mov	x0, x19
  402a8c:	bl	4023d8 <tigetstr@plt+0xcb8>
  402a90:	ldr	w1, [x22, #48]
  402a94:	str	w0, [sp, #112]
  402a98:	ldr	w0, [x20]
  402a9c:	str	w0, [sp, #136]
  402aa0:	cbz	w1, 402dac <tigetstr@plt+0x168c>
  402aa4:	mov	w0, #0x28                  	// #40
  402aa8:	bl	402278 <tigetstr@plt+0xb58>
  402aac:	ldr	w0, [x19, #84]
  402ab0:	bl	402330 <tigetstr@plt+0xc10>
  402ab4:	ldr	w0, [x22, #52]
  402ab8:	mov	w3, #0x1                   	// #1
  402abc:	cbz	w0, 4026e8 <tigetstr@plt+0xfc8>
  402ac0:	mov	w3, #0x2                   	// #2
  402ac4:	mov	w0, #0x2c                  	// #44
  402ac8:	b	402dbc <tigetstr@plt+0x169c>
  402acc:	cbz	w3, 402ad8 <tigetstr@plt+0x13b8>
  402ad0:	mov	w0, #0x29                  	// #41
  402ad4:	bl	402278 <tigetstr@plt+0xb58>
  402ad8:	ldrb	w0, [x19, #160]
  402adc:	tbnz	w0, #0, 4027ec <tigetstr@plt+0x10cc>
  402ae0:	ldr	w0, [x22, #40]
  402ae4:	cbnz	w0, 402818 <tigetstr@plt+0x10f8>
  402ae8:	ldr	x0, [x19, #168]
  402aec:	cbz	x0, 4028bc <tigetstr@plt+0x119c>
  402af0:	ldr	w0, [x22, #44]
  402af4:	ldr	x27, [x22, #24]
  402af8:	cmp	w23, w0
  402afc:	b.lt	4028f4 <tigetstr@plt+0x11d4>  // b.tstop
  402b00:	cbz	w0, 402dd4 <tigetstr@plt+0x16b4>
  402b04:	lsl	w2, w0, #1
  402b08:	sbfiz	x1, x2, #2, #32
  402b0c:	mov	x0, x27
  402b10:	str	w2, [x22, #44]
  402b14:	str	x1, [sp, #120]
  402b18:	bl	401520 <realloc@plt>
  402b1c:	str	x0, [x22, #24]
  402b20:	mov	x27, x0
  402b24:	ldr	x1, [sp, #120]
  402b28:	cbz	x0, 402ea8 <tigetstr@plt+0x1788>
  402b2c:	ldr	x0, [x22, #32]
  402b30:	bl	401520 <realloc@plt>
  402b34:	str	x0, [x22, #32]
  402b38:	cbz	x0, 402ea8 <tigetstr@plt+0x1788>
  402b3c:	sxtw	x1, w23
  402b40:	ldr	w3, [sp, #108]
  402b44:	ldr	w2, [x22, #40]
  402b48:	eor	w25, w3, #0x1
  402b4c:	add	x3, x27, w23, sxtw #2
  402b50:	str	w25, [x0, x1, lsl #2]
  402b54:	cbnz	w2, 402914 <tigetstr@plt+0x11f4>
  402b58:	ldr	w2, [x20]
  402b5c:	ldr	w3, [x20, #8]
  402b60:	ldr	w0, [sp, #112]
  402b64:	ldr	w4, [sp, #136]
  402b68:	cmp	w2, w3
  402b6c:	add	w0, w2, w0
  402b70:	ldr	w2, [sp, #116]
  402b74:	sub	w0, w0, w4
  402b78:	add	w28, w0, w2
  402b7c:	str	w28, [x27, x1, lsl #2]
  402b80:	b.lt	402bd0 <tigetstr@plt+0x14b0>  // b.tstop
  402b84:	ldr	w0, [x20, #4]
  402b88:	cbz	w0, 402bd0 <tigetstr@plt+0x14b0>
  402b8c:	ldr	x0, [x20, #16]
  402b90:	ldr	x19, [x0, #40]
  402b94:	ldrb	w0, [x19]
  402b98:	cbz	w0, 402bac <tigetstr@plt+0x148c>
  402b9c:	nop
  402ba0:	bl	402278 <tigetstr@plt+0xb58>
  402ba4:	ldrb	w0, [x19, #1]!
  402ba8:	cbnz	w0, 402ba0 <tigetstr@plt+0x1480>
  402bac:	mov	w0, #0x2b                  	// #43
  402bb0:	bl	402278 <tigetstr@plt+0xb58>
  402bb4:	ldp	x19, x20, [sp, #16]
  402bb8:	ldp	x21, x22, [sp, #32]
  402bbc:	ldp	x23, x24, [sp, #48]
  402bc0:	ldp	x25, x26, [sp, #64]
  402bc4:	ldp	x27, x28, [sp, #80]
  402bc8:	ldp	x29, x30, [sp], #144
  402bcc:	b	4024d8 <tigetstr@plt+0xdb8>
  402bd0:	ldr	x22, [x19, #168]
  402bd4:	cbz	x22, 402974 <tigetstr@plt+0x1254>
  402bd8:	ldr	w0, [x20, #24]
  402bdc:	add	w23, w23, #0x1
  402be0:	mov	w24, w26
  402be4:	mov	w28, #0x1                   	// #1
  402be8:	mov	w21, #0x1                   	// #1
  402bec:	ldr	x25, [x22, #8]
  402bf0:	cbnz	w0, 402c44 <tigetstr@plt+0x1524>
  402bf4:	cbnz	w28, 402c8c <tigetstr@plt+0x156c>
  402bf8:	ldr	x1, [x19, #168]
  402bfc:	cmp	x25, #0x0
  402c00:	ldr	w5, [x19, #92]
  402c04:	cset	w4, eq  // eq = none
  402c08:	ldr	x0, [x22]
  402c0c:	cmp	x1, x22
  402c10:	mov	w6, w24
  402c14:	mov	w2, w21
  402c18:	cset	w3, eq  // eq = none
  402c1c:	mov	w1, w23
  402c20:	bl	402618 <tigetstr@plt+0xef8>
  402c24:	cbz	x25, 402974 <tigetstr@plt+0x1254>
  402c28:	ldr	w0, [x20, #24]
  402c2c:	mov	x22, x25
  402c30:	mov	w24, w26
  402c34:	mov	w28, #0x0                   	// #0
  402c38:	mov	w21, #0x1                   	// #1
  402c3c:	ldr	x25, [x22, #8]
  402c40:	cbz	w0, 402bf4 <tigetstr@plt+0x14d4>
  402c44:	add	x27, x22, #0x8
  402c48:	cbz	x25, 402e80 <tigetstr@plt+0x1760>
  402c4c:	mov	x24, x25
  402c50:	mov	w21, #0x0                   	// #0
  402c54:	nop
  402c58:	ldr	x1, [x25]
  402c5c:	ldr	x0, [x22]
  402c60:	bl	402548 <tigetstr@plt+0xe28>
  402c64:	mov	x1, x25
  402c68:	ldr	x25, [x25, #8]
  402c6c:	cbnz	w0, 402cb0 <tigetstr@plt+0x1590>
  402c70:	add	x27, x1, #0x8
  402c74:	cbnz	x25, 402c58 <tigetstr@plt+0x1538>
  402c78:	cmp	w21, #0x0
  402c7c:	mov	x25, x24
  402c80:	add	w21, w21, #0x1
  402c84:	cinc	w24, w26, ne  // ne = any
  402c88:	cbz	w28, 402bf8 <tigetstr@plt+0x14d8>
  402c8c:	ldr	x0, [x20, #16]
  402c90:	cbz	x25, 402e48 <tigetstr@plt+0x1728>
  402c94:	ldr	x27, [x0, #40]
  402c98:	ldrb	w0, [x27]
  402c9c:	cbz	w0, 402bf8 <tigetstr@plt+0x14d8>
  402ca0:	bl	402278 <tigetstr@plt+0xb58>
  402ca4:	ldrb	w0, [x27, #1]!
  402ca8:	cbnz	w0, 402ca0 <tigetstr@plt+0x1580>
  402cac:	b	402bf8 <tigetstr@plt+0x14d8>
  402cb0:	cmp	x24, x1
  402cb4:	mov	x0, x1
  402cb8:	csel	x24, x24, x25, ne  // ne = any
  402cbc:	add	w21, w21, #0x1
  402cc0:	bl	401610 <free@plt>
  402cc4:	str	x25, [x27]
  402cc8:	cbnz	x25, 402c58 <tigetstr@plt+0x1538>
  402ccc:	b	402c78 <tigetstr@plt+0x1558>
  402cd0:	ldr	w0, [sp, #108]
  402cd4:	cbz	w0, 402ce0 <tigetstr@plt+0x15c0>
  402cd8:	ldr	x25, [x2, #24]
  402cdc:	b	4029f8 <tigetstr@plt+0x12d8>
  402ce0:	ldr	x25, [x2, #8]
  402ce4:	b	4029f8 <tigetstr@plt+0x12d8>
  402ce8:	mov	w0, #0x20                  	// #32
  402cec:	bl	402278 <tigetstr@plt+0xb58>
  402cf0:	ldr	x0, [x19, #72]
  402cf4:	ldr	w6, [x19, #80]
  402cf8:	ldr	x0, [x0, x21, lsl #3]
  402cfc:	ldrb	w2, [x0]
  402d00:	cbnz	w2, 402850 <tigetstr@plt+0x1130>
  402d04:	mov	w3, #0x0                   	// #0
  402d08:	b	402874 <tigetstr@plt+0x1154>
  402d0c:	add	x27, x22, #0x8
  402d10:	cbz	x21, 402e68 <tigetstr@plt+0x1748>
  402d14:	mov	x25, x21
  402d18:	mov	w24, #0x1                   	// #1
  402d1c:	str	wzr, [sp, #108]
  402d20:	b	402d30 <tigetstr@plt+0x1610>
  402d24:	add	x27, x1, #0x8
  402d28:	mov	w2, w24
  402d2c:	cbz	x21, 402d70 <tigetstr@plt+0x1650>
  402d30:	ldr	x1, [x21]
  402d34:	mov	x0, x28
  402d38:	bl	402548 <tigetstr@plt+0xe28>
  402d3c:	mov	x1, x21
  402d40:	ldr	x21, [x21, #8]
  402d44:	cbz	w0, 402d24 <tigetstr@plt+0x1604>
  402d48:	cmp	x25, x1
  402d4c:	mov	x0, x1
  402d50:	csel	x25, x25, x21, ne  // ne = any
  402d54:	str	w24, [sp, #108]
  402d58:	add	w24, w24, #0x1
  402d5c:	bl	401610 <free@plt>
  402d60:	ldr	x28, [x22]
  402d64:	str	x21, [x27]
  402d68:	mov	w2, w24
  402d6c:	cbnz	x21, 402d30 <tigetstr@plt+0x1610>
  402d70:	ldr	w0, [sp, #108]
  402d74:	cmp	x25, #0x0
  402d78:	cset	w4, eq  // eq = none
  402d7c:	ldr	w5, [x19, #92]
  402d80:	cmp	w0, #0x0
  402d84:	cset	w6, ne  // ne = any
  402d88:	add	w6, w6, #0x1
  402d8c:	mov	x22, x25
  402d90:	add	w6, w26, w6
  402d94:	mov	x0, x28
  402d98:	mov	w1, w23
  402d9c:	mov	w3, #0x0                   	// #0
  402da0:	bl	402618 <tigetstr@plt+0xef8>
  402da4:	cbnz	x22, 402934 <tigetstr@plt+0x1214>
  402da8:	b	402974 <tigetstr@plt+0x1254>
  402dac:	ldr	w3, [x22, #52]
  402db0:	cbz	w3, 4026e8 <tigetstr@plt+0xfc8>
  402db4:	mov	w3, #0x1                   	// #1
  402db8:	mov	w0, #0x28                  	// #40
  402dbc:	str	w3, [sp, #140]
  402dc0:	bl	402278 <tigetstr@plt+0xb58>
  402dc4:	ldr	w0, [x19, #88]
  402dc8:	bl	402330 <tigetstr@plt+0xc10>
  402dcc:	ldr	w3, [sp, #140]
  402dd0:	b	4026e8 <tigetstr@plt+0xfc8>
  402dd4:	mov	x1, #0x190                 	// #400
  402dd8:	mov	w2, #0x64                  	// #100
  402ddc:	b	402b0c <tigetstr@plt+0x13ec>
  402de0:	ldr	w0, [x22, #52]
  402de4:	mov	w3, w24
  402de8:	cbz	w0, 4026e8 <tigetstr@plt+0xfc8>
  402dec:	add	w3, w24, #0x1
  402df0:	mov	w0, #0x2c                  	// #44
  402df4:	b	402dbc <tigetstr@plt+0x169c>
  402df8:	add	w0, w24, #0x2
  402dfc:	cbz	w3, 402db4 <tigetstr@plt+0x1694>
  402e00:	mov	w3, w0
  402e04:	mov	w0, #0x2c                  	// #44
  402e08:	b	402dbc <tigetstr@plt+0x169c>
  402e0c:	adrp	x27, 404000 <tigetstr@plt+0x28e0>
  402e10:	add	x27, x27, #0x250
  402e14:	mov	w0, #0x2e                  	// #46
  402e18:	bl	402278 <tigetstr@plt+0xb58>
  402e1c:	ldrb	w0, [x27, #1]!
  402e20:	cbnz	w0, 402e18 <tigetstr@plt+0x16f8>
  402e24:	ldr	w0, [x22, #40]
  402e28:	cbnz	w0, 4028bc <tigetstr@plt+0x119c>
  402e2c:	b	402ae8 <tigetstr@plt+0x13c8>
  402e30:	mov	w0, #0x28                  	// #40
  402e34:	bl	402278 <tigetstr@plt+0xb58>
  402e38:	b	4026a4 <tigetstr@plt+0xf84>
  402e3c:	ldr	x0, [x20, #16]
  402e40:	mov	w21, w28
  402e44:	mov	w24, w26
  402e48:	mov	x25, #0x0                   	// #0
  402e4c:	ldr	x27, [x0, #32]
  402e50:	b	402c98 <tigetstr@plt+0x1578>
  402e54:	ldr	w0, [x19, #92]
  402e58:	str	w27, [sp, #120]
  402e5c:	bl	402330 <tigetstr@plt+0xc10>
  402e60:	ldr	w3, [sp, #120]
  402e64:	b	402740 <tigetstr@plt+0x1020>
  402e68:	mov	w4, #0x1                   	// #1
  402e6c:	ldr	w5, [x19, #92]
  402e70:	mov	w2, w4
  402e74:	mov	w6, w4
  402e78:	mov	x25, #0x0                   	// #0
  402e7c:	b	402d8c <tigetstr@plt+0x166c>
  402e80:	cbnz	w28, 402e3c <tigetstr@plt+0x171c>
  402e84:	ldr	x0, [x19, #168]
  402e88:	mov	w27, w21
  402e8c:	ldr	w1, [x19, #92]
  402e90:	cmp	x0, x22
  402e94:	str	w21, [sp, #108]
  402e98:	cset	w21, eq  // eq = none
  402e9c:	str	w1, [sp, #120]
  402ea0:	ldr	x19, [x22]
  402ea4:	b	402660 <tigetstr@plt+0xf40>
  402ea8:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402eac:	add	x0, x0, #0x288
  402eb0:	bl	401410 <perror@plt>
  402eb4:	mov	w0, #0x1                   	// #1
  402eb8:	bl	4013f0 <exit@plt>
  402ebc:	adrp	x3, 404000 <tigetstr@plt+0x28e0>
  402ec0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402ec4:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402ec8:	add	x3, x3, #0x728
  402ecc:	add	x1, x1, #0x258
  402ed0:	add	x0, x0, #0x268
  402ed4:	mov	w2, #0x292                 	// #658
  402ed8:	bl	401690 <__assert_fail@plt>
  402edc:	nop
  402ee0:	cbz	x0, 402f2c <tigetstr@plt+0x180c>
  402ee4:	stp	x29, x30, [sp, #-48]!
  402ee8:	mov	x29, sp
  402eec:	stp	x19, x20, [sp, #16]
  402ef0:	mov	x19, x0
  402ef4:	ldr	w0, [x0, #92]
  402ef8:	mov	w20, w1
  402efc:	cmp	w0, w1
  402f00:	b.eq	402f30 <tigetstr@plt+0x1810>  // b.none
  402f04:	ldr	x19, [x19, #168]
  402f08:	cbz	x19, 402f20 <tigetstr@plt+0x1800>
  402f0c:	ldr	x0, [x19]
  402f10:	mov	w1, w20
  402f14:	bl	402ee0 <tigetstr@plt+0x17c0>
  402f18:	ldr	x19, [x19, #8]
  402f1c:	cbnz	x19, 402f0c <tigetstr@plt+0x17ec>
  402f20:	ldp	x19, x20, [sp, #16]
  402f24:	ldp	x29, x30, [sp], #48
  402f28:	ret
  402f2c:	ret
  402f30:	str	x21, [sp, #32]
  402f34:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  402f38:	add	x21, x21, #0x2a8
  402f3c:	ldr	w0, [x21, #56]
  402f40:	cbnz	w0, 402f7c <tigetstr@plt+0x185c>
  402f44:	mov	w4, #0x1                   	// #1
  402f48:	mov	w5, w20
  402f4c:	mov	x0, x19
  402f50:	mov	w3, w4
  402f54:	mov	w2, w4
  402f58:	mov	w6, #0x0                   	// #0
  402f5c:	mov	w1, #0x0                   	// #0
  402f60:	bl	402618 <tigetstr@plt+0xef8>
  402f64:	mov	w0, #0x1                   	// #1
  402f68:	str	w0, [x21, #56]
  402f6c:	ldp	x19, x20, [sp, #16]
  402f70:	ldr	x21, [sp, #32]
  402f74:	ldp	x29, x30, [sp], #48
  402f78:	ret
  402f7c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402f80:	mov	w0, #0xa                   	// #10
  402f84:	ldr	x1, [x1, #648]
  402f88:	bl	401440 <putc@plt>
  402f8c:	b	402f44 <tigetstr@plt+0x1824>
  402f90:	stp	x29, x30, [sp, #-64]!
  402f94:	mov	x29, sp
  402f98:	stp	x19, x20, [sp, #16]
  402f9c:	stp	x21, x22, [sp, #32]
  402fa0:	mov	x22, x0
  402fa4:	mov	x21, x1
  402fa8:	mov	x0, #0x10                  	// #16
  402fac:	stp	x23, x24, [sp, #48]
  402fb0:	bl	4014b0 <malloc@plt>
  402fb4:	cbz	x0, 403040 <tigetstr@plt+0x1920>
  402fb8:	ldr	x19, [x22, #168]
  402fbc:	str	x21, [x0]
  402fc0:	mov	x24, x0
  402fc4:	add	x22, x22, #0xa8
  402fc8:	cbz	x19, 403024 <tigetstr@plt+0x1904>
  402fcc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402fd0:	ldr	w23, [x0, #740]
  402fd4:	b	402ff4 <tigetstr@plt+0x18d4>
  402fd8:	ldr	w2, [x20, #84]
  402fdc:	ldr	w1, [x21, #84]
  402fe0:	cmp	w2, w1
  402fe4:	b.gt	403024 <tigetstr@plt+0x1904>
  402fe8:	add	x22, x19, #0x8
  402fec:	ldr	x19, [x19, #8]
  402ff0:	cbz	x19, 403024 <tigetstr@plt+0x1904>
  402ff4:	ldr	x20, [x19]
  402ff8:	cbnz	w23, 402fd8 <tigetstr@plt+0x18b8>
  402ffc:	mov	x1, x21
  403000:	mov	x0, x20
  403004:	bl	4015c0 <strcmp@plt>
  403008:	cmp	w0, #0x0
  40300c:	b.gt	403024 <tigetstr@plt+0x1904>
  403010:	b.ne	402fe8 <tigetstr@plt+0x18c8>  // b.any
  403014:	ldr	w1, [x20, #92]
  403018:	ldr	w0, [x21, #92]
  40301c:	cmp	w1, w0
  403020:	b.ls	402fe8 <tigetstr@plt+0x18c8>  // b.plast
  403024:	str	x19, [x24, #8]
  403028:	ldp	x19, x20, [sp, #16]
  40302c:	str	x24, [x22]
  403030:	ldp	x21, x22, [sp, #32]
  403034:	ldp	x23, x24, [sp, #48]
  403038:	ldp	x29, x30, [sp], #64
  40303c:	ret
  403040:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403044:	add	x0, x0, #0x230
  403048:	bl	401410 <perror@plt>
  40304c:	mov	w0, #0x1                   	// #1
  403050:	bl	4013f0 <exit@plt>
  403054:	nop
  403058:	stp	x29, x30, [sp, #-288]!
  40305c:	mov	x29, sp
  403060:	stp	x21, x22, [sp, #32]
  403064:	adrp	x22, 415000 <tigetstr@plt+0x138e0>
  403068:	add	x22, x22, #0xdd0
  40306c:	stp	x19, x20, [sp, #16]
  403070:	mov	x20, x0
  403074:	ldr	x0, [x22]
  403078:	str	x0, [sp, #280]
  40307c:	mov	x0, #0x0                   	// #0
  403080:	mov	x0, #0xc0                  	// #192
  403084:	stp	x23, x24, [sp, #48]
  403088:	mov	w23, w1
  40308c:	mov	w24, w2
  403090:	stp	x25, x26, [sp, #64]
  403094:	str	x27, [sp, #80]
  403098:	bl	4014b0 <malloc@plt>
  40309c:	cbz	x0, 403178 <tigetstr@plt+0x1a58>
  4030a0:	mov	x19, x0
  4030a4:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  4030a8:	mov	x1, x20
  4030ac:	mov	x2, #0x42                  	// #66
  4030b0:	bl	401680 <strncpy@plt>
  4030b4:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  4030b8:	ldr	x0, [x25, #680]
  4030bc:	add	x21, x21, #0x728
  4030c0:	adrp	x4, 404000 <tigetstr@plt+0x28e0>
  4030c4:	adrp	x27, 404000 <tigetstr@plt+0x28e0>
  4030c8:	add	x21, x21, #0x10
  4030cc:	add	x4, x4, #0x290
  4030d0:	add	x27, x27, #0x298
  4030d4:	add	x26, x19, #0x68
  4030d8:	mov	x20, #0x0                   	// #0
  4030dc:	strb	wzr, [x19, #65]
  4030e0:	str	xzr, [x19, #72]
  4030e4:	stp	wzr, w23, [x19, #80]
  4030e8:	str	w24, [x19, #92]
  4030ec:	str	xzr, [x19, #96]
  4030f0:	strb	wzr, [x19, #160]
  4030f4:	stp	xzr, xzr, [x19, #168]
  4030f8:	str	x0, [x19, #184]
  4030fc:	b	403104 <tigetstr@plt+0x19e4>
  403100:	ldr	x4, [x20, x21]
  403104:	mov	w3, w23
  403108:	mov	x2, x27
  40310c:	mov	x1, #0x32                  	// #50
  403110:	add	x0, sp, #0xe0
  403114:	bl	401460 <snprintf@plt>
  403118:	add	x1, sp, #0xe0
  40311c:	add	x2, sp, #0x60
  403120:	mov	w0, #0x0                   	// #0
  403124:	bl	4016c0 <__xstat@plt>
  403128:	ldr	x1, [sp, #104]
  40312c:	cmp	w0, #0x0
  403130:	csel	x1, x1, xzr, eq  // eq = none
  403134:	str	x1, [x26, x20]
  403138:	add	x20, x20, #0x8
  40313c:	cmp	x20, #0x38
  403140:	b.ne	403100 <tigetstr@plt+0x19e0>  // b.any
  403144:	str	x19, [x25, #680]
  403148:	ldr	x1, [sp, #280]
  40314c:	ldr	x0, [x22]
  403150:	eor	x0, x1, x0
  403154:	cbnz	x0, 40318c <tigetstr@plt+0x1a6c>
  403158:	mov	x0, x19
  40315c:	ldp	x19, x20, [sp, #16]
  403160:	ldp	x21, x22, [sp, #32]
  403164:	ldp	x23, x24, [sp, #48]
  403168:	ldp	x25, x26, [sp, #64]
  40316c:	ldr	x27, [sp, #80]
  403170:	ldp	x29, x30, [sp], #288
  403174:	ret
  403178:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  40317c:	add	x0, x0, #0x230
  403180:	bl	401410 <perror@plt>
  403184:	mov	w0, #0x1                   	// #1
  403188:	bl	4013f0 <exit@plt>
  40318c:	bl	401550 <__stack_chk_fail@plt>
  403190:	stp	x29, x30, [sp, #-112]!
  403194:	mov	x29, sp
  403198:	stp	x25, x26, [sp, #64]
  40319c:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  4031a0:	stp	x19, x20, [sp, #16]
  4031a4:	mov	w20, w6
  4031a8:	ldr	x19, [x25, #680]
  4031ac:	stp	x21, x22, [sp, #32]
  4031b0:	mov	w22, w1
  4031b4:	and	w1, w7, #0xff
  4031b8:	stp	x23, x24, [sp, #48]
  4031bc:	mov	w21, w2
  4031c0:	stp	x27, x28, [sp, #80]
  4031c4:	mov	x23, x5
  4031c8:	mov	w27, w4
  4031cc:	stp	w3, w1, [sp, #104]
  4031d0:	cbnz	x19, 4031e0 <tigetstr@plt+0x1ac0>
  4031d4:	b	4033ac <tigetstr@plt+0x1c8c>
  4031d8:	ldr	x19, [x19, #184]
  4031dc:	cbz	x19, 4033ac <tigetstr@plt+0x1c8c>
  4031e0:	ldr	w7, [x19, #84]
  4031e4:	cmp	w7, w22
  4031e8:	b.ne	4031d8 <tigetstr@plt+0x1ab8>  // b.any
  4031ec:	mov	x1, x0
  4031f0:	mov	x2, #0x42                  	// #66
  4031f4:	mov	x0, x19
  4031f8:	bl	401680 <strncpy@plt>
  4031fc:	add	x0, x25, #0x2a8
  403200:	strb	wzr, [x19, #65]
  403204:	str	w27, [x19, #92]
  403208:	ldr	w0, [x0, #60]
  40320c:	cbnz	w0, 403254 <tigetstr@plt+0x1b34>
  403210:	ldr	x0, [x19, #176]
  403214:	cbz	x0, 403254 <tigetstr@plt+0x1b34>
  403218:	ldr	x27, [x0, #168]
  40321c:	cbz	x27, 403254 <tigetstr@plt+0x1b34>
  403220:	ldr	x28, [x27, #8]
  403224:	cbz	x28, 40324c <tigetstr@plt+0x1b2c>
  403228:	ldr	x24, [x27]
  40322c:	ldr	x26, [x28]
  403230:	mov	x0, x24
  403234:	mov	x1, x26
  403238:	bl	4015c0 <strcmp@plt>
  40323c:	cmp	w0, #0x0
  403240:	b.le	40324c <tigetstr@plt+0x1b2c>
  403244:	str	x26, [x27]
  403248:	str	x24, [x28]
  40324c:	ldr	x27, [x27, #8]
  403250:	cbnz	x27, 403220 <tigetstr@plt+0x1b00>
  403254:	cbz	x23, 403318 <tigetstr@plt+0x1bf8>
  403258:	cbz	w20, 4033c0 <tigetstr@plt+0x1ca0>
  40325c:	str	wzr, [x19, #80]
  403260:	cmp	w20, #0x1
  403264:	b.le	403318 <tigetstr@plt+0x1bf8>
  403268:	sub	w0, w20, #0x2
  40326c:	add	x2, x23, #0x1
  403270:	add	x2, x2, x0
  403274:	mov	x0, x23
  403278:	mov	w27, #0x0                   	// #0
  40327c:	nop
  403280:	ldrb	w1, [x0]
  403284:	cbnz	w1, 403290 <tigetstr@plt+0x1b70>
  403288:	add	w27, w27, #0x1
  40328c:	str	w27, [x19, #80]
  403290:	add	x0, x0, #0x1
  403294:	cmp	x2, x0
  403298:	b.ne	403280 <tigetstr@plt+0x1b60>  // b.any
  40329c:	cbz	w27, 403318 <tigetstr@plt+0x1bf8>
  4032a0:	sbfiz	x0, x27, #3, #32
  4032a4:	bl	4014b0 <malloc@plt>
  4032a8:	str	x0, [x19, #72]
  4032ac:	mov	x28, x0
  4032b0:	cbz	x0, 403400 <tigetstr@plt+0x1ce0>
  4032b4:	mov	x0, x23
  4032b8:	bl	4013e0 <strlen@plt>
  4032bc:	add	x0, x0, #0x1
  4032c0:	sub	w20, w20, w0
  4032c4:	add	x23, x23, x0
  4032c8:	sxtw	x20, w20
  4032cc:	mov	x0, x20
  4032d0:	bl	4014b0 <malloc@plt>
  4032d4:	str	x0, [x28]
  4032d8:	cbz	x0, 403400 <tigetstr@plt+0x1ce0>
  4032dc:	mov	x2, x20
  4032e0:	mov	x1, x23
  4032e4:	bl	4013d0 <memcpy@plt>
  4032e8:	mov	x20, x0
  4032ec:	cmp	w27, #0x1
  4032f0:	b.eq	403318 <tigetstr@plt+0x1bf8>  // b.none
  4032f4:	mov	x23, #0x1                   	// #1
  4032f8:	mov	x0, x20
  4032fc:	bl	4013e0 <strlen@plt>
  403300:	add	x0, x0, #0x1
  403304:	add	x20, x20, x0
  403308:	str	x20, [x28, x23, lsl #3]
  40330c:	add	x23, x23, #0x1
  403310:	cmp	w27, w23
  403314:	b.gt	4032f8 <tigetstr@plt+0x1bd8>
  403318:	ldr	w0, [sp, #104]
  40331c:	cmp	w22, w21
  403320:	str	w0, [x19, #88]
  403324:	csel	w21, w21, wzr, ne  // ne = any
  403328:	ldr	w0, [sp, #108]
  40332c:	cbnz	w0, 403370 <tigetstr@plt+0x1c50>
  403330:	ldr	x20, [x25, #680]
  403334:	cbnz	x20, 403344 <tigetstr@plt+0x1c24>
  403338:	b	4033e4 <tigetstr@plt+0x1cc4>
  40333c:	ldr	x20, [x20, #184]
  403340:	cbz	x20, 4033e4 <tigetstr@plt+0x1cc4>
  403344:	ldr	w0, [x20, #84]
  403348:	cmp	w0, w21
  40334c:	b.ne	40333c <tigetstr@plt+0x1c1c>  // b.any
  403350:	cbnz	w22, 403380 <tigetstr@plt+0x1c60>
  403354:	ldp	x19, x20, [sp, #16]
  403358:	ldp	x21, x22, [sp, #32]
  40335c:	ldp	x23, x24, [sp, #48]
  403360:	ldp	x25, x26, [sp, #64]
  403364:	ldp	x27, x28, [sp, #80]
  403368:	ldp	x29, x30, [sp], #112
  40336c:	ret
  403370:	ldrb	w0, [x19, #160]
  403374:	orr	w0, w0, #0x2
  403378:	strb	w0, [x19, #160]
  40337c:	b	403330 <tigetstr@plt+0x1c10>
  403380:	mov	x1, x19
  403384:	mov	x0, x20
  403388:	bl	402f90 <tigetstr@plt+0x1870>
  40338c:	str	x20, [x19, #176]
  403390:	ldp	x19, x20, [sp, #16]
  403394:	ldp	x21, x22, [sp, #32]
  403398:	ldp	x23, x24, [sp, #48]
  40339c:	ldp	x25, x26, [sp, #64]
  4033a0:	ldp	x27, x28, [sp, #80]
  4033a4:	ldp	x29, x30, [sp], #112
  4033a8:	ret
  4033ac:	mov	w2, w27
  4033b0:	mov	w1, w22
  4033b4:	bl	403058 <tigetstr@plt+0x1938>
  4033b8:	mov	x19, x0
  4033bc:	b	403254 <tigetstr@plt+0x1b34>
  4033c0:	mov	w0, #0xffffffff            	// #-1
  4033c4:	str	w0, [x19, #80]
  4033c8:	ldr	w0, [sp, #104]
  4033cc:	cmp	w22, w21
  4033d0:	str	w0, [x19, #88]
  4033d4:	csel	w21, w21, wzr, ne  // ne = any
  4033d8:	ldr	w0, [sp, #108]
  4033dc:	cbz	w0, 403330 <tigetstr@plt+0x1c10>
  4033e0:	b	403370 <tigetstr@plt+0x1c50>
  4033e4:	mov	w1, w21
  4033e8:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4033ec:	mov	w2, #0x0                   	// #0
  4033f0:	add	x0, x0, #0x2a8
  4033f4:	bl	403058 <tigetstr@plt+0x1938>
  4033f8:	mov	x20, x0
  4033fc:	b	403350 <tigetstr@plt+0x1c30>
  403400:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403404:	add	x0, x0, #0x230
  403408:	bl	401410 <perror@plt>
  40340c:	mov	w0, #0x1                   	// #1
  403410:	bl	4013f0 <exit@plt>
  403414:	nop
  403418:	mov	x12, #0x4170                	// #16752
  40341c:	sub	sp, sp, x12
  403420:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403424:	add	x0, x0, #0x1c0
  403428:	adrp	x1, 415000 <tigetstr@plt+0x138e0>
  40342c:	add	x1, x1, #0xdd0
  403430:	stp	x29, x30, [sp]
  403434:	mov	x29, sp
  403438:	ldr	x2, [x1]
  40343c:	str	x2, [sp, #16744]
  403440:	mov	x2, #0x0                   	// #0
  403444:	str	x1, [sp, #104]
  403448:	mov	x1, #0x2001                	// #8193
  40344c:	str	x1, [sp, #96]
  403450:	ldr	w1, [x0, #4]
  403454:	stp	x19, x20, [sp, #16]
  403458:	stp	x21, x22, [sp, #32]
  40345c:	stp	x23, x24, [sp, #48]
  403460:	stp	x25, x26, [sp, #64]
  403464:	stp	x27, x28, [sp, #80]
  403468:	cbz	w1, 40347c <tigetstr@plt+0x1d5c>
  40346c:	ldr	w0, [x0, #8]
  403470:	add	w0, w0, #0x1
  403474:	sxtw	x0, w0
  403478:	str	x0, [sp, #96]
  40347c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403480:	add	x28, x0, #0x2a8
  403484:	ldr	w0, [x28, #40]
  403488:	cbz	w0, 4036dc <tigetstr@plt+0x1fbc>
  40348c:	ldr	x0, [sp, #96]
  403490:	bl	4014b0 <malloc@plt>
  403494:	str	x0, [sp, #112]
  403498:	cbz	x0, 403a94 <tigetstr@plt+0x2374>
  40349c:	adrp	x26, 404000 <tigetstr@plt+0x28e0>
  4034a0:	add	x26, x26, #0x2b0
  4034a4:	mov	x0, x26
  4034a8:	mov	w24, #0x1                   	// #1
  4034ac:	bl	401450 <opendir@plt>
  4034b0:	mov	x22, x0
  4034b4:	cbz	x0, 403a50 <tigetstr@plt+0x2330>
  4034b8:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4034bc:	add	x0, x0, #0x2f8
  4034c0:	str	x0, [sp, #120]
  4034c4:	nop
  4034c8:	mov	x0, x22
  4034cc:	bl	401510 <readdir@plt>
  4034d0:	cbz	x0, 403608 <tigetstr@plt+0x1ee8>
  4034d4:	add	x20, x0, #0x13
  4034d8:	add	x1, sp, #0xd0
  4034dc:	mov	x0, x20
  4034e0:	mov	w2, #0xa                   	// #10
  4034e4:	bl	4015f0 <strtol@plt>
  4034e8:	mov	x19, x0
  4034ec:	ldr	x1, [sp, #208]
  4034f0:	cmp	x20, x1
  4034f4:	b.eq	4034c8 <tigetstr@plt+0x1da8>  // b.none
  4034f8:	ldrb	w0, [x1]
  4034fc:	cbnz	w0, 4034c8 <tigetstr@plt+0x1da8>
  403500:	mov	x0, x20
  403504:	bl	4013e0 <strlen@plt>
  403508:	add	x0, x0, #0xf
  40350c:	bl	4014b0 <malloc@plt>
  403510:	mov	x20, x0
  403514:	cbz	x0, 403a38 <tigetstr@plt+0x2318>
  403518:	mov	w3, w19
  40351c:	mov	x2, x26
  403520:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403524:	adrp	x23, 404000 <tigetstr@plt+0x28e0>
  403528:	add	x1, x1, #0x2b8
  40352c:	add	x23, x23, #0x2c8
  403530:	bl	401430 <sprintf@plt>
  403534:	mov	w25, w19
  403538:	mov	x0, x20
  40353c:	mov	x1, x23
  403540:	bl	4014a0 <fopen@plt>
  403544:	mov	x21, x0
  403548:	cbz	x0, 4035f4 <tigetstr@plt+0x1ed4>
  40354c:	mov	w3, w19
  403550:	mov	x2, x26
  403554:	mov	x0, x20
  403558:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40355c:	add	x1, x1, #0x2d0
  403560:	bl	401430 <sprintf@plt>
  403564:	add	x2, sp, #0xd8
  403568:	mov	x1, x20
  40356c:	mov	w0, #0x0                   	// #0
  403570:	bl	4016c0 <__xstat@plt>
  403574:	tbnz	w0, #31, 403a40 <tigetstr@plt+0x2320>
  403578:	mov	x3, x21
  40357c:	mov	x2, #0x2000                	// #8192
  403580:	mov	x1, #0x1                   	// #1
  403584:	add	x0, sp, #0x158
  403588:	bl	401600 <fread@plt>
  40358c:	mov	x27, x0
  403590:	mov	x0, x21
  403594:	bl	401710 <ferror@plt>
  403598:	mov	w24, w0
  40359c:	cbnz	w0, 4035e8 <tigetstr@plt+0x1ec8>
  4035a0:	add	x0, sp, #0x158
  4035a4:	mov	w1, #0x28                  	// #40
  4035a8:	strb	wzr, [x0, w27, sxtw]
  4035ac:	bl	401620 <strchr@plt>
  4035b0:	mov	x27, x0
  4035b4:	cbz	x0, 4035e8 <tigetstr@plt+0x1ec8>
  4035b8:	mov	w1, #0x29                  	// #41
  4035bc:	bl	401570 <strrchr@plt>
  4035c0:	cbz	x0, 4035e8 <tigetstr@plt+0x1ec8>
  4035c4:	strb	wzr, [x0], #2
  4035c8:	add	x3, sp, #0xcc
  4035cc:	add	x2, sp, #0xc8
  4035d0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4035d4:	add	x1, x1, #0x2d8
  4035d8:	bl	401670 <__isoc99_sscanf@plt>
  4035dc:	cmp	w0, #0x2
  4035e0:	b.eq	4036e4 <tigetstr@plt+0x1fc4>  // b.none
  4035e4:	nop
  4035e8:	mov	w24, #0x0                   	// #0
  4035ec:	mov	x0, x21
  4035f0:	bl	401470 <fclose@plt>
  4035f4:	mov	x0, x20
  4035f8:	bl	401610 <free@plt>
  4035fc:	mov	x0, x22
  403600:	bl	401510 <readdir@plt>
  403604:	cbnz	x0, 4034d4 <tigetstr@plt+0x1db4>
  403608:	mov	x0, x22
  40360c:	bl	401540 <closedir@plt>
  403610:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403614:	ldr	x19, [x0, #680]
  403618:	cbz	x19, 4036b4 <tigetstr@plt+0x1f94>
  40361c:	mov	x20, x19
  403620:	b	40362c <tigetstr@plt+0x1f0c>
  403624:	ldr	x20, [x20, #184]
  403628:	cbz	x20, 4036b4 <tigetstr@plt+0x1f94>
  40362c:	ldr	w0, [x20, #84]
  403630:	cmp	w0, #0x1
  403634:	b.ne	403624 <tigetstr@plt+0x1f04>  // b.any
  403638:	b	403654 <tigetstr@plt+0x1f34>
  40363c:	mov	x1, x19
  403640:	mov	x0, x20
  403644:	bl	402f90 <tigetstr@plt+0x1870>
  403648:	str	x20, [x19, #176]
  40364c:	ldr	x19, [x19, #184]
  403650:	cbz	x19, 403670 <tigetstr@plt+0x1f50>
  403654:	ldr	w1, [x19, #84]
  403658:	cmp	w1, #0x1
  40365c:	b.ls	40364c <tigetstr@plt+0x1f2c>  // b.plast
  403660:	ldr	x1, [x19, #176]
  403664:	cbz	x1, 40363c <tigetstr@plt+0x1f1c>
  403668:	ldr	x19, [x19, #184]
  40366c:	cbnz	x19, 403654 <tigetstr@plt+0x1f34>
  403670:	ldr	w0, [x28, #40]
  403674:	cbnz	w0, 403720 <tigetstr@plt+0x2000>
  403678:	cbnz	w24, 403a60 <tigetstr@plt+0x2340>
  40367c:	ldr	x0, [sp, #104]
  403680:	ldr	x1, [sp, #16744]
  403684:	ldr	x0, [x0]
  403688:	eor	x0, x1, x0
  40368c:	cbnz	x0, 403aa8 <tigetstr@plt+0x2388>
  403690:	mov	x12, #0x4170                	// #16752
  403694:	ldp	x29, x30, [sp]
  403698:	ldp	x19, x20, [sp, #16]
  40369c:	ldp	x21, x22, [sp, #32]
  4036a0:	ldp	x23, x24, [sp, #48]
  4036a4:	ldp	x25, x26, [sp, #64]
  4036a8:	ldp	x27, x28, [sp, #80]
  4036ac:	add	sp, sp, x12
  4036b0:	ret
  4036b4:	mov	w1, #0x1                   	// #1
  4036b8:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4036bc:	mov	w2, #0x0                   	// #0
  4036c0:	add	x0, x0, #0x2a8
  4036c4:	bl	403058 <tigetstr@plt+0x1938>
  4036c8:	mov	x20, x0
  4036cc:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4036d0:	ldr	x19, [x1, #680]
  4036d4:	cbnz	x19, 403654 <tigetstr@plt+0x1f34>
  4036d8:	b	403670 <tigetstr@plt+0x1f50>
  4036dc:	str	xzr, [sp, #112]
  4036e0:	b	40349c <tigetstr@plt+0x1d7c>
  4036e4:	ldr	w0, [x28, #64]
  4036e8:	add	x1, x27, #0x1
  4036ec:	str	x1, [sp, #128]
  4036f0:	cbz	w0, 4037bc <tigetstr@plt+0x209c>
  4036f4:	ldr	w0, [x28, #40]
  4036f8:	cbnz	w0, 40372c <tigetstr@plt+0x200c>
  4036fc:	ldp	w2, w3, [sp, #200]
  403700:	mov	w1, w19
  403704:	ldr	w4, [sp, #240]
  403708:	mov	w7, #0x0                   	// #0
  40370c:	ldr	x0, [sp, #128]
  403710:	mov	w6, #0x0                   	// #0
  403714:	mov	x5, #0x0                   	// #0
  403718:	bl	403190 <tigetstr@plt+0x1a70>
  40371c:	b	4035e8 <tigetstr@plt+0x1ec8>
  403720:	ldr	x0, [sp, #112]
  403724:	bl	401610 <free@plt>
  403728:	b	403678 <tigetstr@plt+0x1f58>
  40372c:	mov	w3, w19
  403730:	mov	x2, x26
  403734:	mov	x0, x20
  403738:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40373c:	add	x1, x1, #0x330
  403740:	bl	401430 <sprintf@plt>
  403744:	mov	x0, x20
  403748:	mov	w1, #0x0                   	// #0
  40374c:	bl	4014c0 <open@plt>
  403750:	mov	w25, w0
  403754:	tbnz	w0, #31, 4035ec <tigetstr@plt+0x1ecc>
  403758:	ldr	x2, [sp, #96]
  40375c:	ldr	x1, [sp, #112]
  403760:	bl	401630 <read@plt>
  403764:	mov	x23, x0
  403768:	mov	w27, w0
  40376c:	mov	w0, w25
  403770:	tbnz	w23, #31, 403a20 <tigetstr@plt+0x2300>
  403774:	bl	401560 <close@plt>
  403778:	ldr	w0, [sp, #96]
  40377c:	cmp	w23, w0
  403780:	b.lt	403788 <tigetstr@plt+0x2068>  // b.tstop
  403784:	sub	w27, w23, #0x1
  403788:	cbz	w27, 403798 <tigetstr@plt+0x2078>
  40378c:	ldr	x0, [sp, #112]
  403790:	strb	wzr, [x0, w27, sxtw]
  403794:	add	w27, w27, #0x1
  403798:	ldp	w2, w3, [sp, #200]
  40379c:	mov	w6, w27
  4037a0:	ldr	w4, [sp, #240]
  4037a4:	mov	w1, w19
  4037a8:	ldr	x5, [sp, #112]
  4037ac:	mov	w7, #0x0                   	// #0
  4037b0:	ldr	x0, [sp, #128]
  4037b4:	bl	403190 <tigetstr@plt+0x1a70>
  4037b8:	b	4035e8 <tigetstr@plt+0x1ec8>
  4037bc:	mov	x0, x20
  4037c0:	bl	4013e0 <strlen@plt>
  4037c4:	add	x0, x0, #0xa
  4037c8:	bl	4014b0 <malloc@plt>
  4037cc:	str	x0, [sp, #136]
  4037d0:	mov	x27, x0
  4037d4:	cbz	x0, 403a38 <tigetstr@plt+0x2318>
  4037d8:	mov	x2, x20
  4037dc:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4037e0:	add	x1, x1, #0x2e8
  4037e4:	bl	401430 <sprintf@plt>
  4037e8:	mov	x0, x27
  4037ec:	bl	401450 <opendir@plt>
  4037f0:	mov	x27, x0
  4037f4:	cbnz	x0, 403804 <tigetstr@plt+0x20e4>
  4037f8:	ldr	x0, [sp, #136]
  4037fc:	bl	401610 <free@plt>
  403800:	b	4036f4 <tigetstr@plt+0x1fd4>
  403804:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403808:	add	x0, x0, #0x2f0
  40380c:	stp	x0, x19, [sp, #152]
  403810:	str	x20, [sp, #168]
  403814:	nop
  403818:	mov	x0, x27
  40381c:	bl	401510 <readdir@plt>
  403820:	cbz	x0, 4039dc <tigetstr@plt+0x22bc>
  403824:	add	x0, x0, #0x13
  403828:	mov	w2, #0xa                   	// #10
  40382c:	mov	x1, #0x0                   	// #0
  403830:	bl	4015f0 <strtol@plt>
  403834:	cmp	w0, #0x0
  403838:	mov	x6, x0
  40383c:	mov	w20, w0
  403840:	ccmp	w25, w0, #0x4, ne  // ne = any
  403844:	b.eq	403818 <tigetstr@plt+0x20f8>  // b.none
  403848:	mov	x0, #0x43                  	// #67
  40384c:	str	x6, [sp, #144]
  403850:	bl	4014b0 <malloc@plt>
  403854:	mov	x19, x0
  403858:	cbz	x0, 403a38 <tigetstr@plt+0x2318>
  40385c:	ldr	w1, [x28, #68]
  403860:	ldr	x6, [sp, #144]
  403864:	cbz	w1, 403a0c <tigetstr@plt+0x22ec>
  403868:	ldr	x2, [sp, #120]
  40386c:	mov	x1, #0x0                   	// #0
  403870:	mov	w5, w6
  403874:	mov	w4, w25
  403878:	mov	x3, x26
  40387c:	mov	x0, #0x0                   	// #0
  403880:	str	x6, [sp, #184]
  403884:	bl	401460 <snprintf@plt>
  403888:	sxtw	x1, w0
  40388c:	add	x1, x1, #0x1
  403890:	str	x1, [sp, #176]
  403894:	mov	x0, x1
  403898:	bl	4014b0 <malloc@plt>
  40389c:	str	x0, [sp, #144]
  4038a0:	cbz	x0, 403a38 <tigetstr@plt+0x2318>
  4038a4:	ldp	x1, x6, [sp, #176]
  4038a8:	mov	w4, w25
  4038ac:	ldr	x2, [sp, #120]
  4038b0:	mov	x3, x26
  4038b4:	mov	w5, w6
  4038b8:	bl	401460 <snprintf@plt>
  4038bc:	ldr	x1, [sp, #176]
  4038c0:	cmp	x1, w0, sxtw
  4038c4:	b.ls	403958 <tigetstr@plt+0x2238>  // b.plast
  4038c8:	ldr	x0, [sp, #144]
  4038cc:	mov	x1, x23
  4038d0:	bl	4014a0 <fopen@plt>
  4038d4:	mov	x4, x0
  4038d8:	cbz	x0, 403970 <tigetstr@plt+0x2250>
  4038dc:	mov	x3, #0x2160                	// #8544
  4038e0:	mov	x2, x0
  4038e4:	mov	w1, #0x2000                	// #8192
  4038e8:	add	x0, sp, x3
  4038ec:	str	x4, [sp, #176]
  4038f0:	bl	4016e0 <fgets@plt>
  4038f4:	ldr	x4, [sp, #176]
  4038f8:	cbz	x0, 403968 <tigetstr@plt+0x2248>
  4038fc:	mov	w1, #0x28                  	// #40
  403900:	mov	x0, #0x2160                	// #8544
  403904:	add	x0, sp, x0
  403908:	bl	401620 <strchr@plt>
  40390c:	str	x0, [sp, #184]
  403910:	ldr	x4, [sp, #176]
  403914:	cbz	x0, 403968 <tigetstr@plt+0x2248>
  403918:	mov	w1, #0x29                  	// #41
  40391c:	bl	401570 <strrchr@plt>
  403920:	ldp	x4, x3, [sp, #176]
  403924:	cbz	x0, 403968 <tigetstr@plt+0x2248>
  403928:	ldr	x1, [sp, #152]
  40392c:	strb	wzr, [x0]
  403930:	add	x3, x3, #0x1
  403934:	mov	w2, #0x40                  	// #64
  403938:	mov	x0, x19
  40393c:	bl	401430 <sprintf@plt>
  403940:	ldr	x4, [sp, #176]
  403944:	mov	x0, x4
  403948:	bl	401470 <fclose@plt>
  40394c:	ldr	x0, [sp, #144]
  403950:	bl	401610 <free@plt>
  403954:	b	40398c <tigetstr@plt+0x226c>
  403958:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  40395c:	add	x0, x0, #0x310
  403960:	bl	401410 <perror@plt>
  403964:	b	4038c8 <tigetstr@plt+0x21a8>
  403968:	mov	x0, x4
  40396c:	bl	401470 <fclose@plt>
  403970:	ldr	x0, [sp, #144]
  403974:	bl	401610 <free@plt>
  403978:	ldr	x3, [sp, #128]
  40397c:	mov	x0, x19
  403980:	ldr	x1, [sp, #152]
  403984:	mov	w2, #0x40                  	// #64
  403988:	bl	401430 <sprintf@plt>
  40398c:	ldr	w0, [x28, #40]
  403990:	ldr	w3, [sp, #204]
  403994:	ldr	w4, [sp, #240]
  403998:	cbz	w0, 4039ec <tigetstr@plt+0x22cc>
  40399c:	mov	x0, x19
  4039a0:	str	w3, [sp, #144]
  4039a4:	str	w4, [sp, #176]
  4039a8:	bl	4013e0 <strlen@plt>
  4039ac:	ldr	w3, [sp, #144]
  4039b0:	add	w6, w0, #0x1
  4039b4:	ldr	w4, [sp, #176]
  4039b8:	mov	w1, w20
  4039bc:	mov	x5, x19
  4039c0:	mov	w2, w25
  4039c4:	mov	x0, x19
  4039c8:	mov	w7, #0x1                   	// #1
  4039cc:	bl	403190 <tigetstr@plt+0x1a70>
  4039d0:	mov	x0, x19
  4039d4:	bl	401610 <free@plt>
  4039d8:	b	403818 <tigetstr@plt+0x20f8>
  4039dc:	mov	x0, x27
  4039e0:	ldp	x19, x20, [sp, #160]
  4039e4:	bl	401540 <closedir@plt>
  4039e8:	b	4037f8 <tigetstr@plt+0x20d8>
  4039ec:	mov	w1, w20
  4039f0:	mov	w2, w25
  4039f4:	mov	x0, x19
  4039f8:	mov	w7, #0x1                   	// #1
  4039fc:	mov	w6, #0x0                   	// #0
  403a00:	mov	x5, #0x0                   	// #0
  403a04:	bl	403190 <tigetstr@plt+0x1a70>
  403a08:	b	4039d0 <tigetstr@plt+0x22b0>
  403a0c:	ldr	x3, [sp, #128]
  403a10:	mov	w2, #0x40                  	// #64
  403a14:	ldr	x1, [sp, #152]
  403a18:	bl	401430 <sprintf@plt>
  403a1c:	b	40398c <tigetstr@plt+0x226c>
  403a20:	bl	401560 <close@plt>
  403a24:	mov	x0, x21
  403a28:	bl	401470 <fclose@plt>
  403a2c:	mov	x0, x20
  403a30:	bl	401610 <free@plt>
  403a34:	b	4034c8 <tigetstr@plt+0x1da8>
  403a38:	mov	w0, #0x2                   	// #2
  403a3c:	bl	4013f0 <exit@plt>
  403a40:	mov	x0, x20
  403a44:	bl	401410 <perror@plt>
  403a48:	mov	w0, #0x1                   	// #1
  403a4c:	bl	4013f0 <exit@plt>
  403a50:	mov	x0, x26
  403a54:	bl	401410 <perror@plt>
  403a58:	mov	w0, w24
  403a5c:	bl	4013f0 <exit@plt>
  403a60:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403a64:	mov	w2, #0x5                   	// #5
  403a68:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403a6c:	add	x1, x1, #0x340
  403a70:	ldr	x19, [x0, #624]
  403a74:	mov	x0, #0x0                   	// #0
  403a78:	bl	401660 <dcgettext@plt>
  403a7c:	mov	x1, x0
  403a80:	mov	x2, x26
  403a84:	mov	x0, x19
  403a88:	bl	4016d0 <fprintf@plt>
  403a8c:	mov	w0, #0x1                   	// #1
  403a90:	bl	4013f0 <exit@plt>
  403a94:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403a98:	add	x0, x0, #0x230
  403a9c:	bl	401410 <perror@plt>
  403aa0:	mov	w0, #0x1                   	// #1
  403aa4:	bl	4013f0 <exit@plt>
  403aa8:	bl	401550 <__stack_chk_fail@plt>
  403aac:	nop
  403ab0:	cmp	w0, #0x6
  403ab4:	b.hi	403acc <tigetstr@plt+0x23ac>  // b.pmore
  403ab8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403abc:	add	x1, x1, #0x728
  403ac0:	add	x1, x1, #0x10
  403ac4:	ldr	x0, [x1, w0, uxtw #3]
  403ac8:	ret
  403acc:	mov	x0, #0x0                   	// #0
  403ad0:	ret
  403ad4:	nop
  403ad8:	stp	x29, x30, [sp, #-32]!
  403adc:	mov	w2, #0x5                   	// #5
  403ae0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403ae4:	mov	x29, sp
  403ae8:	stp	x19, x20, [sp, #16]
  403aec:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  403af0:	add	x1, x1, #0x360
  403af4:	ldr	x20, [x19, #624]
  403af8:	mov	x0, #0x0                   	// #0
  403afc:	bl	401660 <dcgettext@plt>
  403b00:	mov	x1, x0
  403b04:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  403b08:	mov	x0, x20
  403b0c:	add	x2, x2, #0x378
  403b10:	bl	4016d0 <fprintf@plt>
  403b14:	ldr	x20, [x19, #624]
  403b18:	mov	w2, #0x5                   	// #5
  403b1c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403b20:	mov	x0, #0x0                   	// #0
  403b24:	add	x1, x1, #0x380
  403b28:	bl	401660 <dcgettext@plt>
  403b2c:	mov	x1, x0
  403b30:	mov	x0, x20
  403b34:	bl	4016d0 <fprintf@plt>
  403b38:	ldr	x19, [x19, #624]
  403b3c:	mov	w2, #0x5                   	// #5
  403b40:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403b44:	mov	x0, #0x0                   	// #0
  403b48:	add	x1, x1, #0x3c0
  403b4c:	bl	401660 <dcgettext@plt>
  403b50:	mov	x1, x0
  403b54:	mov	x0, x19
  403b58:	ldp	x19, x20, [sp, #16]
  403b5c:	ldp	x29, x30, [sp], #32
  403b60:	b	4016d0 <fprintf@plt>
  403b64:	nop
  403b68:	stp	x29, x30, [sp, #-64]!
  403b6c:	mov	x29, sp
  403b70:	stp	x19, x20, [sp, #16]
  403b74:	adrp	x20, 415000 <tigetstr@plt+0x138e0>
  403b78:	add	x20, x20, #0xdc8
  403b7c:	stp	x21, x22, [sp, #32]
  403b80:	adrp	x21, 415000 <tigetstr@plt+0x138e0>
  403b84:	add	x21, x21, #0xdc0
  403b88:	sub	x20, x20, x21
  403b8c:	mov	w22, w0
  403b90:	stp	x23, x24, [sp, #48]
  403b94:	mov	x23, x1
  403b98:	mov	x24, x2
  403b9c:	bl	401390 <memcpy@plt-0x40>
  403ba0:	cmp	xzr, x20, asr #3
  403ba4:	b.eq	403bd0 <tigetstr@plt+0x24b0>  // b.none
  403ba8:	asr	x20, x20, #3
  403bac:	mov	x19, #0x0                   	// #0
  403bb0:	ldr	x3, [x21, x19, lsl #3]
  403bb4:	mov	x2, x24
  403bb8:	add	x19, x19, #0x1
  403bbc:	mov	x1, x23
  403bc0:	mov	w0, w22
  403bc4:	blr	x3
  403bc8:	cmp	x20, x19
  403bcc:	b.ne	403bb0 <tigetstr@plt+0x2490>  // b.any
  403bd0:	ldp	x19, x20, [sp, #16]
  403bd4:	ldp	x21, x22, [sp, #32]
  403bd8:	ldp	x23, x24, [sp, #48]
  403bdc:	ldp	x29, x30, [sp], #64
  403be0:	ret
  403be4:	nop
  403be8:	ret

Disassembly of section .fini:

0000000000403bec <.fini>:
  403bec:	stp	x29, x30, [sp, #-16]!
  403bf0:	mov	x29, sp
  403bf4:	ldp	x29, x30, [sp], #16
  403bf8:	ret
