Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\User\Documents\Conception conjointe\FAUGERE_lab3\lab3_qsys.qsys" --synthesis=VERILOG --output-directory="C:\Users\User\Documents\Conception conjointe\FAUGERE_lab3\lab3_qsys\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FAUGERE_lab3/lab3_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding digit0 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit0
Progress: Adding digit1 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit1
Progress: Adding digit2 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit2
Progress: Adding digit3 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit3
Progress: Adding digit4 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit4
Progress: Adding digit5 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit5
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory
Progress: Adding opencores_i2c_0 [opencores_i2c 9.1]
Progress: Parameterizing module opencores_i2c_0
Progress: Adding pioPushButton [altera_avalon_pio 18.0]
Progress: Parameterizing module pioPushButton
Progress: Adding timer [altera_avalon_timer 18.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab3_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab3_qsys.pioPushButton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab3_qsys: Generating lab3_qsys "lab3_qsys" for QUARTUS_SYNTH
Info: digit0: Starting RTL generation for module 'lab3_qsys_digit0'
Info: digit0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_qsys_digit0 --dir=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0002_digit0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0002_digit0_gen//lab3_qsys_digit0_component_configuration.pl  --do_build_sim=0  ]
Info: digit0: Done RTL generation for module 'lab3_qsys_digit0'
Info: digit0: "lab3_qsys" instantiated altera_avalon_pio "digit0"
Info: jtag_uart_0: Starting RTL generation for module 'lab3_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_qsys_jtag_uart_0 --dir=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0003_jtag_uart_0_gen//lab3_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab3_qsys_jtag_uart_0'
Info: jtag_uart_0: "lab3_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "lab3_qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory: Starting RTL generation for module 'lab3_qsys_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_qsys_onchip_memory --dir=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0004_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0004_onchip_memory_gen//lab3_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'lab3_qsys_onchip_memory'
Info: onchip_memory: "lab3_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: opencores_i2c_0: "lab3_qsys" instantiated opencores_i2c "opencores_i2c_0"
Info: pioPushButton: Starting RTL generation for module 'lab3_qsys_pioPushButton'
Info: pioPushButton:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_qsys_pioPushButton --dir=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0006_pioPushButton_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0006_pioPushButton_gen//lab3_qsys_pioPushButton_component_configuration.pl  --do_build_sim=0  ]
Info: pioPushButton: Done RTL generation for module 'lab3_qsys_pioPushButton'
Info: pioPushButton: "lab3_qsys" instantiated altera_avalon_pio "pioPushButton"
Info: timer: Starting RTL generation for module 'lab3_qsys_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_qsys_timer --dir=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0007_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0007_timer_gen//lab3_qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'lab3_qsys_timer'
Info: timer: "lab3_qsys" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab3_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab3_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab3_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab3_qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_qsys_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt9739_5616424094156089241.dir/0010_cpu_gen//lab3_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.01.17 10:53:25 (*) Starting Nios II generation
Info: cpu: # 2024.01.17 10:53:25 (*)   Checking for plaintext license.
Info: cpu: # 2024.01.17 10:53:26 (*)   Plaintext license not found.
Info: cpu: # 2024.01.17 10:53:26 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.01.17 10:53:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.01.17 10:53:26 (*)   Creating all objects for CPU
Info: cpu: # 2024.01.17 10:53:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.01.17 10:53:28 (*)   Creating plain-text RTL
Info: cpu: # 2024.01.17 10:53:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab3_qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/User/Documents/Conception conjointe/FAUGERE_lab3/lab3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/User/Documents/Conception conjointe/FAUGERE_lab3/lab3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/User/Documents/Conception conjointe/FAUGERE_lab3/lab3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab3_qsys: Done "lab3_qsys" with 30 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
