Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : riscv
Version: J-2014.09-SP4
Date   : Wed Mar 20 16:01:29 2019
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                           34
Number of nets:                            79
Number of cells:                           29
Number of combinational cells:             28
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          5
Number of references:                      16

Combinational area:              92153.885706
Buf/Inv area:                     5505.521512
Noncombinational area:          117075.503741
Macro/Black Box area:                0.000000
Net Interconnect area:          155358.965418

Total cell area:                209229.389447
Total area:                     364588.354865

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-    Black-
                                  Total        Total    national    national     boxes   Design
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------
riscv                             209229.3894    100.0     59.2156       0.0000  0.0000  riscv
dp                                209170.1739    100.0   4943.3550    1885.2403  0.0000  Datapath
dp/data_mem                       190007.9701     90.8  81584.0367  108423.9334  0.0000  datamemory
dp/instr_mem                         211.7020      0.1    211.7020       0.0000  0.0000  instructionmemory
dp/rf                              12121.9066      5.8   5355.5765    6766.3301  0.0000  RegFile
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------
Total                                                   92153.8857  117075.5037  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_83J2_122_3249     str      1   754.8072      0.4%
  DW01_add            apparch      2    42.1879      0.0%
  DW_cmp              apparch     12   914.4338      0.4%
  DW_leftsh              astr      1   400.7853      0.2%
  DW_rightsh             astr      2   791.9133      0.4%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   754.8072      0.4%
  Total:                          18  2904.1275      1.4%

Subtotal of datapath(DP_OP) cell area:  754.8072  0.4%  (estimated)
Total synthetic cell area:              2904.1275  1.4%  (estimated)

1
