Generic Parity Generator is a kind of device to identify even and odd.
If the most left bit in output is '0', the number of '1' in the input is even.
If the most left bit in output is '1', the number of '1' in the input is odd.

![Screenshot 2024-03-16 at 9 24 43 PM](https://github.com/bcchang83/VHDL-Generic_Parity_Generator/assets/54743478/6f7bdfb9-61e7-4f99-9caf-36a75df893bd)
![Screenshot 2024-03-16 at 9 25 21 PM](https://github.com/bcchang83/VHDL-Generic_Parity_Generator/assets/54743478/57a4ddd9-e626-48b5-9fd2-16810f91c0c0)
