# hdl_testbanch
Choose your SystemVerilog DUT module and input data files. App will create testbanch environment for ModelSim simulation.
