; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --function-signature --scrub-attributes --force-update
; DO NOT EDIT -- This file was generated from test/CodeGen/CHERI-Generic/Inputs/unaligned-loads-stores-purecap.ll
; RUN: llc -mtriple=mips64 -mcpu=cheri128 -mattr=+cheri128 --relocation-model=pic -target-abi purecap %s -o - | FileCheck %s

@a1 = addrspace(200) global i64 0, align 1
@a2 = addrspace(200) global i64 0, align 2
@a4 = addrspace(200) global i64 0, align 4
@a8 = addrspace(200) global i64 0, align 8

define i64 @load_global_i64_align_1(i64 %y) addrspace(200) nounwind {
; CHECK-LABEL: load_global_i64_align_1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
; CHECK-NEXT:    daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
; CHECK-NEXT:    cgetpccincoffset $c1, $1
; CHECK-NEXT:    clcbi $c1, %captab20(a1)($c1)
; CHECK-NEXT:    clbu $1, $zero, 6($c1)
; CHECK-NEXT:    clbu $2, $zero, 7($c1)
; CHECK-NEXT:    dsll $1, $1, 8
; CHECK-NEXT:    clbu $3, $zero, 5($c1)
; CHECK-NEXT:    clbu $4, $zero, 4($c1)
; CHECK-NEXT:    or $1, $1, $2
; CHECK-NEXT:    dsll $2, $3, 16
; CHECK-NEXT:    dsll $3, $4, 24
; CHECK-NEXT:    or $2, $3, $2
; CHECK-NEXT:    clbu $3, $zero, 2($c1)
; CHECK-NEXT:    or $1, $2, $1
; CHECK-NEXT:    clbu $2, $zero, 3($c1)
; CHECK-NEXT:    dsll $3, $3, 8
; CHECK-NEXT:    clbu $4, $zero, 0($c1)
; CHECK-NEXT:    clbu $5, $zero, 1($c1)
; CHECK-NEXT:    or $2, $3, $2
; CHECK-NEXT:    dsll $3, $4, 24
; CHECK-NEXT:    dsll $4, $5, 16
; CHECK-NEXT:    or $3, $3, $4
; CHECK-NEXT:    or $2, $3, $2
; CHECK-NEXT:    dsll $2, $2, 32
; CHECK-NEXT:    cjr $c17
; CHECK-NEXT:    or $2, $2, $1
  %ret = load i64, i64 addrspace(200)* @a1, align 1
  ret i64 %ret
}

define i64 @load_global_i64_align_2(i64 %y) addrspace(200) nounwind {
; CHECK-LABEL: load_global_i64_align_2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
; CHECK-NEXT:    daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
; CHECK-NEXT:    cgetpccincoffset $c1, $1
; CHECK-NEXT:    clcbi $c1, %captab20(a2)($c1)
; CHECK-NEXT:    clhu $1, $zero, 4($c1)
; CHECK-NEXT:    clhu $2, $zero, 6($c1)
; CHECK-NEXT:    dsll $1, $1, 16
; CHECK-NEXT:    clhu $3, $zero, 0($c1)
; CHECK-NEXT:    clhu $4, $zero, 2($c1)
; CHECK-NEXT:    or $1, $1, $2
; CHECK-NEXT:    dsll $2, $3, 48
; CHECK-NEXT:    dsll $3, $4, 32
; CHECK-NEXT:    or $2, $2, $3
; CHECK-NEXT:    cjr $c17
; CHECK-NEXT:    or $2, $2, $1
  %ret = load i64, i64 addrspace(200)* @a2, align 2
  ret i64 %ret
}

define i64 @load_global_i64_align_4(i64 %y) addrspace(200) nounwind {
; CHECK-LABEL: load_global_i64_align_4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
; CHECK-NEXT:    daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
; CHECK-NEXT:    cgetpccincoffset $c1, $1
; CHECK-NEXT:    clcbi $c1, %captab20(a4)($c1)
; CHECK-NEXT:    clwu $1, $zero, 0($c1)
; CHECK-NEXT:    clwu $2, $zero, 4($c1)
; CHECK-NEXT:    dsll $1, $1, 32
; CHECK-NEXT:    cjr $c17
; CHECK-NEXT:    or $2, $1, $2
  %ret = load i64, i64 addrspace(200)* @a4, align 4
  ret i64 %ret
}

define i64 @load_global_i64_align_8(i64 %y) addrspace(200) nounwind {
; CHECK-LABEL: load_global_i64_align_8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
; CHECK-NEXT:    daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
; CHECK-NEXT:    cgetpccincoffset $c1, $1
; CHECK-NEXT:    clcbi $c1, %captab20(a8)($c1)
; CHECK-NEXT:    cjr $c17
; CHECK-NEXT:    cld $2, $zero, 0($c1)
  %ret = load i64, i64 addrspace(200)* @a8, align 8
  ret i64 %ret
}

define void @store_global_i64_align_1(i64 %y) addrspace(200) nounwind {
; CHECK-LABEL: store_global_i64_align_1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
; CHECK-NEXT:    daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
; CHECK-NEXT:    cgetpccincoffset $c1, $1
; CHECK-NEXT:    clcbi $c1, %captab20(a1)($c1)
; CHECK-NEXT:    csb $4, $zero, 7($c1)
; CHECK-NEXT:    dsrl $1, $4, 8
; CHECK-NEXT:    csb $1, $zero, 6($c1)
; CHECK-NEXT:    dsrl $1, $4, 16
; CHECK-NEXT:    csb $1, $zero, 5($c1)
; CHECK-NEXT:    dsrl $1, $4, 24
; CHECK-NEXT:    csb $1, $zero, 4($c1)
; CHECK-NEXT:    dsrl $1, $4, 32
; CHECK-NEXT:    csb $1, $zero, 3($c1)
; CHECK-NEXT:    dsrl $1, $4, 40
; CHECK-NEXT:    csb $1, $zero, 2($c1)
; CHECK-NEXT:    dsrl $1, $4, 48
; CHECK-NEXT:    csb $1, $zero, 1($c1)
; CHECK-NEXT:    dsrl $1, $4, 56
; CHECK-NEXT:    cjr $c17
; CHECK-NEXT:    csb $1, $zero, 0($c1)
  store i64 %y, i64 addrspace(200)* @a1, align 1
  ret void
}

define void @store_global_i64_align_2(i64 %y) addrspace(200) nounwind {
; CHECK-LABEL: store_global_i64_align_2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
; CHECK-NEXT:    daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
; CHECK-NEXT:    cgetpccincoffset $c1, $1
; CHECK-NEXT:    clcbi $c1, %captab20(a2)($c1)
; CHECK-NEXT:    csh $4, $zero, 6($c1)
; CHECK-NEXT:    dsrl $1, $4, 16
; CHECK-NEXT:    csh $1, $zero, 4($c1)
; CHECK-NEXT:    dsrl $1, $4, 32
; CHECK-NEXT:    csh $1, $zero, 2($c1)
; CHECK-NEXT:    dsrl $1, $4, 48
; CHECK-NEXT:    cjr $c17
; CHECK-NEXT:    csh $1, $zero, 0($c1)
  store i64 %y, i64 addrspace(200)* @a2, align 2
  ret void
}

define void @store_global_i64_align_4(i64 %y) addrspace(200) nounwind {
; CHECK-LABEL: store_global_i64_align_4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
; CHECK-NEXT:    daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
; CHECK-NEXT:    cgetpccincoffset $c1, $1
; CHECK-NEXT:    clcbi $c1, %captab20(a4)($c1)
; CHECK-NEXT:    csw $4, $zero, 4($c1)
; CHECK-NEXT:    dsrl $1, $4, 32
; CHECK-NEXT:    cjr $c17
; CHECK-NEXT:    csw $1, $zero, 0($c1)
  store i64 %y, i64 addrspace(200)* @a4, align 4
  ret void
}

define void @store_global_i64_align_8(i64 %y) addrspace(200) nounwind {
; CHECK-LABEL: store_global_i64_align_8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
; CHECK-NEXT:    daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
; CHECK-NEXT:    cgetpccincoffset $c1, $1
; CHECK-NEXT:    clcbi $c1, %captab20(a8)($c1)
; CHECK-NEXT:    cjr $c17
; CHECK-NEXT:    csd $4, $zero, 0($c1)
  store i64 %y, i64 addrspace(200)* @a8, align 8
  ret void
}
