{
    "code": "```verilog\nmodule TopModule (\n    input wire clk,        // Clock input\n    input wire reset_n,    // Active low asynchronous reset\n    input wire d,          // Data input\n    output reg q           // Output data\n);\n\n    // Internal signal to hold the data between clock edges\n    reg d_internal;\n\n    always @(posedge clk or negedge reset_n) begin\n        if (!reset_n)\n            q <= 1'b0;\n        else\n            d_internal <= d;  // Capture data on the rising edge\n    end\n\n    always @(negedge clk or negedge reset_n) begin\n        if (!reset_n)\n            q <= 1'b0;\n        else\n            q <= d_internal;  // Output data on the falling edge\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}