#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_0000017f32735a10 .scope module, "top" "top" 2 90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "rd_data";
    .port_info 3 /OUTPUT 1 "hs";
    .port_info 4 /OUTPUT 1 "vs";
    .port_info 5 /OUTPUT 12 "vga_data";
o0000017f32741038 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017f3273c030 .functor NOT 1, o0000017f32741038, C4<0>, C4<0>, C4<0>;
o0000017f32740fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017f32733f90_0 .net "clk", 0 0, o0000017f32740fd8;  0 drivers
o0000017f32741008 .functor BUFZ 1, C4<z>; HiZ drive
v0000017f32734ad0_0 .net "clk_65m", 0 0, o0000017f32741008;  0 drivers
v0000017f32734c10_0 .net "hs", 0 0, v0000017f32733ef0_0;  1 drivers
v0000017f32734a30_0 .net "lock", 0 0, o0000017f32741038;  0 drivers
o0000017f327413c8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000017f32734530_0 .net "rd_data", 11 0, o0000017f327413c8;  0 drivers
o0000017f32741068 .functor BUFZ 1, C4<z>; HiZ drive
v0000017f32734030_0 .net "rst", 0 0, o0000017f32741068;  0 drivers
v0000017f327347b0_0 .net "vga_data", 11 0, L_0000017f32792b10;  1 drivers
v0000017f327340d0_0 .net "vs", 0 0, v0000017f32734670_0;  1 drivers
S_0000017f32735ba0 .scope module, "clk_wiz_0" "clk_wiz_0" 2 97, 2 1 0, S_0000017f32735a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in1";
    .port_info 1 /OUTPUT 1 "clk_out1";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "locked";
v0000017f3272aa40_0 .net "clk_in1", 0 0, o0000017f32740fd8;  alias, 0 drivers
v0000017f32703250_0 .net "clk_out1", 0 0, o0000017f32741008;  alias, 0 drivers
v0000017f3273cca0_0 .net "locked", 0 0, o0000017f32741038;  alias, 0 drivers
v0000017f326eb9f0_0 .net "reset", 0 0, o0000017f32741068;  alias, 0 drivers
S_0000017f32735d30 .scope module, "vga_ctrl" "vga_ctrl" 2 103, 2 13 0, S_0000017f32735a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "rd_data";
    .port_info 3 /OUTPUT 1 "hs";
    .port_info 4 /OUTPUT 1 "vs";
    .port_info 5 /OUTPUT 12 "vga_data";
P_0000017f32703490 .param/l "H_CNT" 0 2 21, C4<10100111111>;
P_0000017f327034c8 .param/l "V_CNT" 0 2 22, C4<01100100101>;
L_0000017f3273c1f0 .functor AND 1, L_0000017f32791f30, L_0000017f32792070, C4<1>, C4<1>;
v0000017f326eba90_0 .net *"_ivl_0", 31 0, L_0000017f32793650;  1 drivers
L_0000017f32793d08 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017f32702ca0_0 .net *"_ivl_11", 30 0, L_0000017f32793d08;  1 drivers
L_0000017f32793d50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017f32702d40_0 .net/2u *"_ivl_12", 31 0, L_0000017f32793d50;  1 drivers
v0000017f32733db0_0 .net *"_ivl_14", 0 0, L_0000017f32792070;  1 drivers
v0000017f32733d10_0 .net *"_ivl_17", 0 0, L_0000017f3273c1f0;  1 drivers
L_0000017f32793d98 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000017f32734710_0 .net/2u *"_ivl_18", 11 0, L_0000017f32793d98;  1 drivers
L_0000017f32793c78 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017f32734170_0 .net *"_ivl_3", 30 0, L_0000017f32793c78;  1 drivers
L_0000017f32793cc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017f32733e50_0 .net/2u *"_ivl_4", 31 0, L_0000017f32793cc0;  1 drivers
v0000017f32734210_0 .net *"_ivl_6", 0 0, L_0000017f32791f30;  1 drivers
v0000017f327342b0_0 .net *"_ivl_8", 31 0, L_0000017f32793ab0;  1 drivers
v0000017f327348f0_0 .net "clk", 0 0, o0000017f32741008;  alias, 0 drivers
v0000017f327345d0_0 .var "h_cnt", 10 0;
v0000017f32734350_0 .var "h_de", 0 0;
v0000017f32733ef0_0 .var "hs", 0 0;
v0000017f32734990_0 .net "rd_data", 11 0, o0000017f327413c8;  alias, 0 drivers
v0000017f32734490_0 .net "rst", 0 0, L_0000017f3273c030;  1 drivers
v0000017f32734b70_0 .var "v_cnt", 10 0;
v0000017f32734850_0 .var "v_de", 0 0;
v0000017f327343f0_0 .net "vga_data", 11 0, L_0000017f32792b10;  alias, 1 drivers
v0000017f32734670_0 .var "vs", 0 0;
E_0000017f3272a140 .event posedge, v0000017f32703250_0;
L_0000017f32793650 .concat [ 1 31 0 0], v0000017f32734850_0, L_0000017f32793c78;
L_0000017f32791f30 .cmp/eq 32, L_0000017f32793650, L_0000017f32793cc0;
L_0000017f32793ab0 .concat [ 1 31 0 0], v0000017f32734350_0, L_0000017f32793d08;
L_0000017f32792070 .cmp/eq 32, L_0000017f32793ab0, L_0000017f32793d50;
L_0000017f32792b10 .functor MUXZ 12, L_0000017f32793d98, o0000017f327413c8, L_0000017f3273c1f0, C4<>;
    .scope S_0000017f32735d30;
T_0 ;
    %wait E_0000017f3272a140;
    %load/vec4 v0000017f32734490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000017f327345d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017f327345d0_0;
    %cmpi/u 1343, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000017f327345d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000017f327345d0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000017f327345d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017f32735d30;
T_1 ;
    %wait E_0000017f3272a140;
    %load/vec4 v0000017f32734490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000017f32734b70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017f327345d0_0;
    %cmpi/e 1343, 0, 11;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000017f32734b70_0;
    %cmpi/u 805, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000017f32734b70_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000017f32734b70_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000017f32734b70_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017f32735d30;
T_2 ;
    %wait E_0000017f3272a140;
    %load/vec4 v0000017f32734490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017f32734350_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 296, 0, 32;
    %load/vec4 v0000017f327345d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000017f327345d0_0;
    %pad/u 32;
    %cmpi/u 1319, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f32734350_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017f32734350_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017f32735d30;
T_3 ;
    %wait E_0000017f3272a140;
    %load/vec4 v0000017f32734490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017f32734850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 35, 0, 32;
    %load/vec4 v0000017f32734b70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000017f32734b70_0;
    %pad/u 32;
    %cmpi/u 802, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f32734850_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017f32734850_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017f32735d30;
T_4 ;
    %wait E_0000017f3272a140;
    %load/vec4 v0000017f32734490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f32733ef0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017f327345d0_0;
    %cmpi/u 135, 0, 11;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017f32733ef0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f32733ef0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017f32735d30;
T_5 ;
    %wait E_0000017f3272a140;
    %load/vec4 v0000017f32734490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f32734670_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017f32734b70_0;
    %cmpi/u 5, 0, 11;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017f32734670_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017f32734670_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "vga.v";
