// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xl2triggerv5.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XL2triggerv5_CfgInitialize(XL2triggerv5 *InstancePtr, XL2triggerv5_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_bus_BaseAddress = ConfigPtr->Ctrl_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XL2triggerv5_Start(XL2triggerv5 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_AP_CTRL) & 0x80;
    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XL2triggerv5_IsDone(XL2triggerv5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XL2triggerv5_IsIdle(XL2triggerv5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XL2triggerv5_IsReady(XL2triggerv5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XL2triggerv5_EnableAutoRestart(XL2triggerv5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_AP_CTRL, 0x80);
}

void XL2triggerv5_DisableAutoRestart(XL2triggerv5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_AP_CTRL, 0);
}

void XL2triggerv5_Set_n_pixels_in_bus(XL2triggerv5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_N_PIXELS_IN_BUS_DATA, Data);
}

u32 XL2triggerv5_Get_n_pixels_in_bus(XL2triggerv5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_N_PIXELS_IN_BUS_DATA);
    return Data;
}

void XL2triggerv5_InterruptGlobalEnable(XL2triggerv5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_GIE, 1);
}

void XL2triggerv5_InterruptGlobalDisable(XL2triggerv5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_GIE, 0);
}

void XL2triggerv5_InterruptEnable(XL2triggerv5 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_IER);
    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_IER, Register | Mask);
}

void XL2triggerv5_InterruptDisable(XL2triggerv5 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_IER);
    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_IER, Register & (~Mask));
}

void XL2triggerv5_InterruptClear(XL2triggerv5 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XL2triggerv5_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_ISR, Mask);
}

u32 XL2triggerv5_InterruptGetEnabled(XL2triggerv5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_IER);
}

u32 XL2triggerv5_InterruptGetStatus(XL2triggerv5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XL2triggerv5_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XL2TRIGGERV5_CTRL_BUS_ADDR_ISR);
}

