INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/demux_1x2_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_1x2_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/demux_1x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_1x4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_demux_1x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_demux_1x4
