{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601275127607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601275127612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 14:38:47 2020 " "Processing started: Mon Sep 28 14:38:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601275127612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275127612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp6_2 -c exp6_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp6_2 -c exp6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275127612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601275128201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601275128201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file exp6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp6_2 " "Found entity 1: exp6_2" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601275136865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp6_2 " "Elaborating entity \"exp6_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601275136892 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 exp6_2.v(16) " "Verilog HDL Always Construct warning at exp6_2.v(16): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 exp6_2.v(16) " "Verilog HDL Always Construct warning at exp6_2.v(16): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] exp6_2.v(51) " "Inferred latch for \"HEX1\[0\]\" at exp6_2.v(51)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] exp6_2.v(51) " "Inferred latch for \"HEX1\[1\]\" at exp6_2.v(51)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] exp6_2.v(51) " "Inferred latch for \"HEX1\[2\]\" at exp6_2.v(51)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] exp6_2.v(51) " "Inferred latch for \"HEX1\[3\]\" at exp6_2.v(51)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] exp6_2.v(51) " "Inferred latch for \"HEX1\[4\]\" at exp6_2.v(51)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] exp6_2.v(51) " "Inferred latch for \"HEX1\[5\]\" at exp6_2.v(51)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] exp6_2.v(51) " "Inferred latch for \"HEX1\[6\]\" at exp6_2.v(51)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] exp6_2.v(18) " "Inferred latch for \"HEX0\[0\]\" at exp6_2.v(18)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] exp6_2.v(18) " "Inferred latch for \"HEX0\[1\]\" at exp6_2.v(18)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] exp6_2.v(18) " "Inferred latch for \"HEX0\[2\]\" at exp6_2.v(18)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] exp6_2.v(18) " "Inferred latch for \"HEX0\[3\]\" at exp6_2.v(18)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136895 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] exp6_2.v(18) " "Inferred latch for \"HEX0\[4\]\" at exp6_2.v(18)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136896 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] exp6_2.v(18) " "Inferred latch for \"HEX0\[5\]\" at exp6_2.v(18)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136896 "|exp6_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] exp6_2.v(18) " "Inferred latch for \"HEX0\[6\]\" at exp6_2.v(18)" {  } { { "exp6_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp6_2/exp6_2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275136896 "|exp6_2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601275137314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601275137533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601275137533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601275137555 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601275137555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601275137555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601275137555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601275137567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 14:38:57 2020 " "Processing ended: Mon Sep 28 14:38:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601275137567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601275137567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601275137567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601275137567 ""}
