{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757242321824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757242321828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 07 20:52:01 2025 " "Processing started: Sun Sep 07 20:52:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757242321828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242321828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_16 -c RISC_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_16 -c RISC_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242321828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757242322844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757242322844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tick_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tick_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tick_FSM " "Found entity 1: tick_FSM" {  } { { "tick_FSM.v" "" { Text "C:/Github/Custom-RISC-Processor/tick_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Github/Custom-RISC-Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.v" "" { Text "C:/Github/Custom-RISC-Processor/Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tick Tick RISC_16.v(20) " "Verilog HDL Declaration information at RISC_16.v(20): object \"tick\" differs only in case from object \"Tick\" in the same scope" {  } { { "RISC_16.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1757242339890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu_mux ALU_mux RISC_16.v(15) " "Verilog HDL Declaration information at RISC_16.v(15): object \"alu_mux\" differs only in case from object \"ALU_mux\" in the same scope" {  } { { "RISC_16.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1757242339890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_16 " "Found entity 1: RISC_16" {  } { { "RISC_16.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2 " "Found entity 1: Mux_2" {  } { { "Mux_2.v" "" { Text "C:/Github/Custom-RISC-Processor/Mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_8.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_ext_8 " "Found entity 1: Sign_ext_8" {  } { { "Sign_ext_8.v" "" { Text "C:/Github/Custom-RISC-Processor/Sign_ext_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_counter " "Found entity 1: PC_counter" {  } { { "PC_counter.v" "" { Text "C:/Github/Custom-RISC-Processor/PC_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_16_manual_test.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_16_manual_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_16_Manual_test " "Found entity 1: RISC_16_Manual_test" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcd_1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bcd_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_1 " "Found entity 1: bcd_1" {  } { { "output_files/bcd_1.v" "" { Text "C:/Github/Custom-RISC-Processor/output_files/bcd_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757242339956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242339956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_16_Manual_test " "Elaborating entity \"RISC_16_Manual_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757242340058 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RISC_16_Manual_test.v(21) " "Verilog HDL Case Statement information at RISC_16_Manual_test.v(21): all case item expressions in this case statement are onehot" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1757242340058 "|RISC_16_Manual_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_1 bcd_1:bcd " "Elaborating entity \"bcd_1\" for hierarchy \"bcd_1:bcd\"" {  } { { "RISC_16_Manual_test.v" "bcd" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_16 RISC_16:Proc " "Elaborating entity \"RISC_16\" for hierarchy \"RISC_16:Proc\"" {  } { { "RISC_16_Manual_test.v" "Proc" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit RISC_16:Proc\|Control_unit:C0 " "Elaborating entity \"Control_unit\" for hierarchy \"RISC_16:Proc\|Control_unit:C0\"" {  } { { "RISC_16.v" "C0" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340093 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control_unit.v(73) " "Verilog HDL Case Statement information at Control_unit.v(73): all case item expressions in this case statement are onehot" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_w_enable Control_unit.v(70) " "Verilog HDL Always Construct warning at Control_unit.v(70): inferring latch(es) for variable \"Reg_w_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "disp_enable Control_unit.v(70) " "Verilog HDL Always Construct warning at Control_unit.v(70): inferring latch(es) for variable \"disp_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sign_mux Control_unit.v(70) " "Verilog HDL Always Construct warning at Control_unit.v(70): inferring latch(es) for variable \"Sign_mux\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_r_enable Control_unit.v(70) " "Verilog HDL Always Construct warning at Control_unit.v(70): inferring latch(es) for variable \"Reg_r_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_mux Control_unit.v(70) " "Verilog HDL Always Construct warning at Control_unit.v(70): inferring latch(es) for variable \"ALU_mux\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_op Control_unit.v(70) " "Verilog HDL Always Construct warning at Control_unit.v(70): inferring latch(es) for variable \"ALU_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_mux Control_unit.v(70) " "Verilog HDL Always Construct warning at Control_unit.v(70): inferring latch(es) for variable \"write_data_mux\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_enables Control_unit.v(70) " "Verilog HDL Always Construct warning at Control_unit.v(70): inferring latch(es) for variable \"PC_enables\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_enables\[0\] Control_unit.v(70) " "Inferred latch for \"PC_enables\[0\]\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_enables\[1\] Control_unit.v(70) " "Inferred latch for \"PC_enables\[1\]\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_enables\[2\] Control_unit.v(70) " "Inferred latch for \"PC_enables\[2\]\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_mux Control_unit.v(70) " "Inferred latch for \"write_data_mux\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] Control_unit.v(70) " "Inferred latch for \"ALU_op\[0\]\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] Control_unit.v(70) " "Inferred latch for \"ALU_op\[1\]\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] Control_unit.v(70) " "Inferred latch for \"ALU_op\[2\]\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340097 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[3\] Control_unit.v(70) " "Inferred latch for \"ALU_op\[3\]\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340099 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_mux Control_unit.v(70) " "Inferred latch for \"ALU_mux\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340099 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_r_enable Control_unit.v(70) " "Inferred latch for \"Reg_r_enable\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340099 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sign_mux Control_unit.v(70) " "Inferred latch for \"Sign_mux\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340099 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_enable Control_unit.v(70) " "Inferred latch for \"disp_enable\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340099 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_w_enable Control_unit.v(70) " "Inferred latch for \"Reg_w_enable\" at Control_unit.v(70)" {  } { { "Control_unit.v" "" { Text "C:/Github/Custom-RISC-Processor/Control_unit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340099 "|RISC_16_Manual_test|RISC_16:Proc|Control_unit:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file RISC_16:Proc\|Register_file:R0 " "Elaborating entity \"Register_file\" for hierarchy \"RISC_16:Proc\|Register_file:R0\"" {  } { { "RISC_16.v" "R0" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340103 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable Register_file.v(53) " "Verilog HDL Always Construct warning at Register_file.v(53): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[0\] Register_file.v(53) " "Inferred latch for \"enable\[0\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[1\] Register_file.v(53) " "Inferred latch for \"enable\[1\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[2\] Register_file.v(53) " "Inferred latch for \"enable\[2\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[3\] Register_file.v(53) " "Inferred latch for \"enable\[3\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[4\] Register_file.v(53) " "Inferred latch for \"enable\[4\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[5\] Register_file.v(53) " "Inferred latch for \"enable\[5\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[6\] Register_file.v(53) " "Inferred latch for \"enable\[6\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[7\] Register_file.v(53) " "Inferred latch for \"enable\[7\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[8\] Register_file.v(53) " "Inferred latch for \"enable\[8\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[9\] Register_file.v(53) " "Inferred latch for \"enable\[9\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[10\] Register_file.v(53) " "Inferred latch for \"enable\[10\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[11\] Register_file.v(53) " "Inferred latch for \"enable\[11\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[12\] Register_file.v(53) " "Inferred latch for \"enable\[12\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[13\] Register_file.v(53) " "Inferred latch for \"enable\[13\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[14\] Register_file.v(53) " "Inferred latch for \"enable\[14\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[15\] Register_file.v(53) " "Inferred latch for \"enable\[15\]\" at Register_file.v(53)" {  } { { "Register_file.v" "" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242340111 "|RISC_16|Register_file:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg RISC_16:Proc\|Register_file:R0\|Reg:r0 " "Elaborating entity \"Reg\" for hierarchy \"RISC_16:Proc\|Register_file:R0\|Reg:r0\"" {  } { { "Register_file.v" "r0" { Text "C:/Github/Custom-RISC-Processor/Register_file.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_counter RISC_16:Proc\|PC_counter:PC " "Elaborating entity \"PC_counter\" for hierarchy \"RISC_16:Proc\|PC_counter:PC\"" {  } { { "RISC_16.v" "PC" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISC_16:Proc\|ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"RISC_16:Proc\|ALU:Alu\"" {  } { { "RISC_16.v" "Alu" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_FSM RISC_16:Proc\|tick_FSM:Tick " "Elaborating entity \"tick_FSM\" for hierarchy \"RISC_16:Proc\|tick_FSM:Tick\"" {  } { { "RISC_16.v" "Tick" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340139 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tick_FSM.v(26) " "Verilog HDL Case Statement information at tick_FSM.v(26): all case item expressions in this case statement are onehot" {  } { { "tick_FSM.v" "" { Text "C:/Github/Custom-RISC-Processor/tick_FSM.v" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1757242340139 "|RISC_16_Manual_test|RISC_16:Proc|tick_FSM:Tick"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2 RISC_16:Proc\|Mux_2:ALU_mux " "Elaborating entity \"Mux_2\" for hierarchy \"RISC_16:Proc\|Mux_2:ALU_mux\"" {  } { { "RISC_16.v" "ALU_mux" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_ext_8 RISC_16:Proc\|Sign_ext_8:sign_x " "Elaborating entity \"Sign_ext_8\" for hierarchy \"RISC_16:Proc\|Sign_ext_8:sign_x\"" {  } { { "RISC_16.v" "sign_x" { Text "C:/Github/Custom-RISC-Processor/RISC_16.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242340153 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757242341862 "|RISC_16_Manual_test|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757242341862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757242341963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "266 " "266 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757242342467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github/Custom-RISC-Processor/output_files/RISC_16.map.smsg " "Generated suppressed messages file C:/Github/Custom-RISC-Processor/output_files/RISC_16.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242342550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757242342781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757242342781 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "RISC_16_Manual_test.v" "" { Text "C:/Github/Custom-RISC-Processor/RISC_16_Manual_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757242342853 "|RISC_16_Manual_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1757242342853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757242342853 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757242342853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757242342853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757242342853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757242342904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 07 20:52:22 2025 " "Processing ended: Sun Sep 07 20:52:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757242342904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757242342904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757242342904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757242342904 ""}
