// Seed: 3417122622
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = (id_2);
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    output tri id_0,
    input  tri _id_1
);
  assign id_0 = id_1;
  wire [-1 : id_1] id_3 = !id_3 == -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  uwire id_4 = 1;
endmodule
module module_2 #(
    parameter id_4 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5
  );
  inout wire id_2;
  inout wire id_1;
  wire [id_4  -  -1 : -1] id_6;
  logic id_7;
  ;
  assign id_7[-1] = id_3;
  tri0 id_8;
  wire id_9;
  wire id_10 = $clog2(48);
  ;
  assign id_8 = -1;
  wire id_11;
endmodule
