#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 27 18:19:55 2022
# Process ID: 15492
# Current directory: D:/Proyectos/FPGA/ClaveSecreta
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19360 D:\Proyectos\FPGA\ClaveSecreta\ClaveSecreta.xpr
# Log file: D:/Proyectos/FPGA/ClaveSecreta/vivado.log
# Journal file: D:/Proyectos/FPGA/ClaveSecreta\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/../../MrWenas/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/software/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1467.711 ; gain = 0.000
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/memoria.vhd]
file mkdir D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd w ]
add_files -fileset sim_1 D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LecturaBotones'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/software/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LecturaBotones' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LecturaBotones_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'codificador'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'integerMemoryCell'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/comparador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparador'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_LecturaBotones'
ERROR: [VRFC 10-879] illegal syntax for subtype indication [D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd:24]
ERROR: [VRFC 10-879] illegal syntax for subtype indication [D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd:29]
ERROR: [VRFC 10-3782] unit 'tb' ignored due to previous errors [D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd:19]
ERROR: [VRFC 10-3114] architecture 'tb' not found in entity 'tb_lecturabotones' [D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd:73]
ERROR: [VRFC 10-3782] unit 'cfg_tb_lecturabotones' ignored due to previous errors [D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd:72]
INFO: [VRFC 10-3070] VHDL file 'D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.srcs/sim_1/new/tb_LecturaBotones.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Proyectos/FPGA/ClaveSecreta/ClaveSecreta.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 00:58:27 2022...
