LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.std_logic_unsigned.ALL;
entity subtrator is
port(a, b : in std_logic_vector(3 downto 0);
	  s : out std_logic_vector(3 downto 0));
end subtrator;

architecture arch of subtrator is
begin
	s <= a - b;
end arch;