NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v3.sv","mvau_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[268,0,3,"Module","Module"],[269,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[270,0,3,"Signals","Signals"],[271,0,6,"aresetn","aresetn"],[272,0,6,"rready","rready"],[273,0,6,"wready","wready"],[274,0,6,"out_v","out_v"],[275,0,6,"out","out"],[276,0,6,"out_packed","out_packed"],[277,0,6,"in_v","in_v"],[278,0,6,"in_mat","in_mat"],[279,0,6,"in","in"],[280,0,6,"mvau_beh","mvau_beh"],[281,0,6,"test_count","test_count"],[282,0,6,"latency","latency"],[283,0,6,"sim_start","sim_start"],[284,0,6,"do_comp","do_comp"],[285,0,3,"Initial blocks","Initial_blocks"],[286,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[287,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[288,0,0,"CLK_GEN","CLK_GEN"],[289,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[290,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[291,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[292,0,2,"CALC_LATENCY","CALC_LATENCY"],[293,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[294,0,1,"Input Ready","Input_Ready"],[295,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[296,0,0,"Counters","Counters"],[297,0,0,"INP_GEN","INP_GEN"]]);