{:input (genetic.crossover/dumb-crossover 881885649 (genetic.mutation/change-names-remove-clause 1854196136 (genetic.mutation/change-constant-value 1090826199 (genetic.mutation/change-constant-value 633800206 (genetic.mutation/change-constant-value 1972535358 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))))) (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_6_:missing , \\wire:missing_edge , wire2_5, \\wire10_13_:missing );\n  wire \\:missing_edge ;\n  wire wire0_14_16;\n  input \\wire0_6_:missing ;\n  wire \\wire0_6_:missing ;\n  wire wire0_8;\n  wire \\wire0_:missing_6_7 ;\n  input \\wire10_13_:missing ;\n  wire \\wire10_13_:missing ;\n  wire wire11;\n  wire wire12_15;\n  wire wire12_5;\n  wire \\wire13_:missing ;\n  wire wire14_15;\n  wire \\wire15_:missing ;\n  output wire2_5;\n  wire wire2_5;\n  wire wire4;\n  wire wire6_8;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_9 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_8 = 4'h6 >> { \\wire0_:missing_6_7 , \\wire0_6_:missing  };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire:missing_edge , \\wire0_:missing_6_7  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire0_8, wire6_8 };\n  assign wire12_15 = 2'h1 >> wire12_5;\n  assign \\wire13_:missing  = 4'h4 >> { \\wire10_13_:missing , \\wire:missing_edge  };\n  assign wire14_15 = 4'h6 >> { \\wire:missing_edge , wire0_14_16 };\n  assign \\wire15_:missing  = 4'h8 >> { wire12_15, wire14_15 };\n  assign wire4 = 1'h1;\n  assign wire2_5 = 1'h0;\n  assign wire11 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_16  = wire0_14_16;\n  assign \\wire:missing_9  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/51109C9D.v:3.1-39.10\" *)\nmodule postsynth(\\wire0_6_:missing , \\wire:missing_edge , wire2_5, \\wire10_13_:missing );\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:6.9-6.26\" *)\n  input \\wire0_6_:missing ;\n  wire \\wire0_6_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:8.8-8.15\" *)\n  wire wire0_8;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:9.8-9.27\" *)\n  wire \\wire0_:missing_6_7 ;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:10.9-10.28\" *)\n  input \\wire10_13_:missing ;\n  wire \\wire10_13_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:12.8-12.14\" *)\n  wire wire11;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:18.10-18.17\" *)\n  output wire2_5;\n  wire wire2_5;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:20.8-20.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:21.8-21.15\" *)\n  wire wire6_8;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:23.8-23.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount731121EF/51109C9D.v:24.9-24.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_8 = 1'hx;\n  assign \\wire0_:missing_6_7  = 1'hx;\n  assign wire11 = 1'h1;\n  assign wire2_5 = 1'h0;\n  assign wire4 = 1'h1;\n  assign wire6_8 = 1'hx;\n  assign \\wire:missing_9  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY 15:17:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr/src/top.v'.\nSBY 15:17:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] Copy '/tmp/fuzzmount731121EF/51109C9D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr/src/51109C9D.v'.\nSBY 15:17:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] Copy '/tmp/fuzzmount731121EF/51109C9D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr/src/51109C9D.post.v'.\nSBY 15:17:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] engine_0: abc pdr\nSBY 15:17:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: port Y[0] of cell $shr$/tmp/fuzzmount731121EF/51109C9D.v:27$17 ($shr)\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: port Y[0] of cell $shr$/tmp/fuzzmount731121EF/51109C9D.v:28$18 ($shr)\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: module input wire:missing_edge[0]\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: Warning: Wire presynth.\\wire0_8 is used but has no driver.\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: Warning: Wire presynth.\\wire0_:missing_6_7 is used but has no driver.\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: Warning: found logic loop in module presynth:\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: cell $shr$/tmp/fuzzmount731121EF/51109C9D.v:27$17 ($shr)\nSBY 15:17:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: wire \\wire:missing_edge\nSBY 15:17:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] base: finished (returncode=0)\nSBY 15:17:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: port Y[0] of cell $shr$/tmp/fuzzmount731121EF/51109C9D.v:27$17 ($shr)\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: port Y[0] of cell $shr$/tmp/fuzzmount731121EF/51109C9D.v:28$18 ($shr)\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: module input wire:missing_edge[0]\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: Warning: Wire presynth.\\wire0_8 is used but has no driver.\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: Warning: Wire presynth.\\wire0_:missing_6_7 is used but has no driver.\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: Warning: found logic loop in module presynth:\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: cell $shr$/tmp/fuzzmount731121EF/51109C9D.v:27$17 ($shr)\nSBY 15:17:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: wire \\wire:missing_edge\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] aig: finished (returncode=0)\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] engine_0: Warning: The network has no constraints.\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] engine_0: finished (returncode=0)\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] engine_0: Status returned by engine: FAIL\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr'.\nSBY 15:17:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ty55trr] DONE (FAIL, rc=2)\n", :err ""}}}