VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/ahmad/Desktop/OpenFPGA_Work/lab11_2/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml and2.blif --clock_modeling route


Architecture file: /home/ahmad/Desktop/OpenFPGA_Work/lab11_2/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml
Circuit name: and2

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.02 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: and2.net
Circuit placement file: and2.place
Circuit routing file: and2.route
Circuit SDC file: and2.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.04 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit file: and2.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 4
    .input :       2
    .output:       1
    6-LUT  :       1
  Nets  : 3
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 6
  Timing Graph Edges: 5
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'and2.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'and2.blif'.

After removing unused inputs...
	total blocks: 4, total nets: 3, total inputs: 2, total outputs: 1
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.309e-06 sec
Full Max Req/Worst Slack updates 1 in 1.363e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.463e-06 sec
FPGA sized to 10 x 10 (3x2)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.03 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'and2.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.025973 seconds).
Warning 7: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.03 seconds (max_rss 61.1 MiB, delta_rss +38.1 MiB)
Warning 8: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 3
   inpad     : 2
   outpad    : 1
  clb        : 1
   fle       : 1
    ble5     : 1
     lut5    : 1
      lut    : 1

# Create Device
## Build Device Grid
FPGA sized to 10 x 10: 100 grid tiles (3x2)

Resource usage...
	Netlist
		3	blocks of type: io
	Architecture
		256	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		2	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		8	blocks of type: memory

Device Utilization: 0.01 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36

## Build Device Grid took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:3380
OPIN->CHANX/CHANY edge count before creating direct connections: 11840
OPIN->CHANX/CHANY edge count after creating direct connections: 11870
CHAN->CHAN type edge count:58180
## Build routing resource graph took 0.05 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 10304
  RR Graph Edges: 73430
# Create Device took 0.05 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.10 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.10 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:3380
OPIN->CHANX/CHANY edge count before creating direct connections: 7484
OPIN->CHANX/CHANY edge count after creating direct connections: 7514
CHAN->CHAN type edge count:37248
## Build routing resource graph took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 8524
  RR Graph Edges: 48142
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.07 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.07 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.11 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

There are 3 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 21

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.328125 td_cost: 1.12548e-09
Initial placement estimated Critical Path Delay (CPD): 1.25958 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1.25958 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.25958 ns

Initial placement estimated setup slack histogram:
[ -1.3e-09: -1.3e-09) 1 (100.0%) |**************************************************
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.4e-03   0.946       0.19 8.9382e-10   1.044      -1.04   -1.044   0.667  0.0000    9.0     1.00         3  0.200
   2    0.0 0.0e+00   1.000       0.19 9.026e-10    1.013      -1.01   -1.013   0.000  0.0000    9.0     1.00         6  0.950
## Placement Quench took 0.00 seconds (max_rss 61.3 MiB)
post-quench CPD = 1.01311 (ns) 

BB estimate of min-dist (placement) wire length: 12

Completed placement consistency check successfully.

Swaps called: 9

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.01311 ns, Fmax: 987.064 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.01311 ns
Placement estimated setup Total Negative Slack (sTNS): -1.01311 ns

Placement estimated setup slack histogram:
[   -1e-09:   -1e-09) 1 (100.0%) |**************************************************
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.1875, td_cost: 9.02603e-10, 

Placement resource usage:
  io  implemented as io : 3
  clb implemented as clb: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 9
	Swaps accepted: 5 (55.6 %)
	Swaps rejected: 4 (44.4 %)
	Swaps aborted : 0 ( 0.0 %)


Percentage of different move types:
	Uniform move: 11.11 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Median move: 66.67 % (acc=83.33 %, rej=16.67 %, aborted=0.00 %)
	Crit. Uniform move: 22.22 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 7.843e-06 seconds (3.034e-06 STA, 4.809e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 5.2982e-05 seconds (3.0457e-05 STA, 2.2525e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 64 channels (binary search bounds: [-1, -1])
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     696       3       3       3 ( 0.035%)      32 ( 0.3%)    1.467     -1.467     -1.467      0.000      0.000      N/A
Incr Slack updates 4 in 6.47e-06 sec
Full Max Req/Worst Slack updates 3 in 4.705e-06 sec
Incr Max Req/Worst Slack updates 1 in 9.22e-07 sec
Incr Criticality updates 1 in 1.113e-06 sec
Full Criticality updates 3 in 4.412e-06 sec
   2    0.0     0.5    0      35       1       1       0 ( 0.000%)      30 ( 0.3%)    1.467     -1.467     -1.467      0.000      0.000      N/A
Restoring best routing
Critical path: 1.46705 ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 4 total_connections_routed: 4 total_heap_pushes: 731 total_heap_pops: 191

Attempting to route at 32 channels (binary search bounds: [-1, 64])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:3380
OPIN->CHANX/CHANY edge count before creating direct connections: 3996
OPIN->CHANX/CHANY edge count after creating direct connections: 4026
CHAN->CHAN type edge count:18992
## Build routing resource graph took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 6940
  RR Graph Edges: 26398
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.04 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.04 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     371       3       3       0 ( 0.000%)      32 ( 0.7%)    1.483     -1.483     -1.483      0.000      0.000      N/A
Restoring best routing
Critical path: 1.48273 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 371 total_heap_pops: 106

Attempting to route at 16 channels (binary search bounds: [-1, 32])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:3380
OPIN->CHANX/CHANY edge count before creating direct connections: 2008
OPIN->CHANX/CHANY edge count after creating direct connections: 2038
CHAN->CHAN type edge count:9240
## Build routing resource graph took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 6148
  RR Graph Edges: 14658
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 9: Found no more sample locations for SOURCE in clb
Warning 10: Found no more sample locations for OPIN in clb
Warning 11: Found no more sample locations for SOURCE in memory
Warning 12: Found no more sample locations for SOURCE in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 13: No routing path for connection to sink_rr 2686, retrying with full device bounding box
Cannot route from clb[0].O[19] (RR node: 3344 class: 21 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:3344 (6,2)) to io[4].outpad[0] (RR node: 2686 class: 8 capacity: 1 fan-in: 1 fan-out: 0 SINK:2686 (5,0)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2

Attempting to route at 24 channels (binary search bounds: [16, 32])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:3380
OPIN->CHANX/CHANY edge count before creating direct connections: 2748
OPIN->CHANX/CHANY edge count after creating direct connections: 2778
CHAN->CHAN type edge count:14124
## Build routing resource graph took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 6544
  RR Graph Edges: 20282
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      74       3       3       0 ( 0.000%)      26 ( 0.8%)    1.269     -1.269     -1.269      0.000      0.000      N/A
Restoring best routing
Critical path: 1.26914 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 74 total_heap_pops: 26

Attempting to route at 20 channels (binary search bounds: [16, 24])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:3380
OPIN->CHANX/CHANY edge count before creating direct connections: 2368
OPIN->CHANX/CHANY edge count after creating direct connections: 2398
CHAN->CHAN type edge count:11988
## Build routing resource graph took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 6344
  RR Graph Edges: 17766
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     284       3       3       0 ( 0.000%)      33 ( 1.1%)    1.475     -1.475     -1.475      0.000      0.000      N/A
Restoring best routing
Critical path: 1.47474 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 284 total_heap_pops: 80

Attempting to route at 18 channels (binary search bounds: [16, 20])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:3380
OPIN->CHANX/CHANY edge count before creating direct connections: 2180
OPIN->CHANX/CHANY edge count after creating direct connections: 2210
CHAN->CHAN type edge count:11004
## Build routing resource graph took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 6244
  RR Graph Edges: 16594
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 14: Found no more sample locations for SOURCE in clb
Warning 15: Found no more sample locations for OPIN in clb
Warning 16: Found no more sample locations for SOURCE in memory
Warning 17: Found no more sample locations for SOURCE in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.03 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 18: No routing path for connection to sink_rr 2686, retrying with full device bounding box
Cannot route from clb[0].O[19] (RR node: 3344 class: 21 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:3344 (6,2)) to io[4].outpad[0] (RR node: 2686 class: 8 capacity: 1 fan-in: 1 fan-out: 0 SINK:2686 (5,0)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:3380
OPIN->CHANX/CHANY edge count before creating direct connections: 2368
OPIN->CHANX/CHANY edge count after creating direct connections: 2398
CHAN->CHAN type edge count:11988
## Build routing resource graph took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 6344
  RR Graph Edges: 17766
Best routing used a channel width factor of 20.
# Routing took 0.23 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -17194
Circuit successfully routed with a channel width factor of 20.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Found 4 mismatches between routing and packing results.
Fixed 2 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.


Average number of bends per net: 2.00000  Maximum # of bends: 4

Number of global nets: 0
Number of routed nets (nonglobal): 3
Wire length results (in units of 1 clb segments)...
	Total wirelength: 33, average net length: 11.0000
	Maximum net length: 18

Wire length results in terms of physical segments...
	Total wiring segments used: 9, average wire segments per net: 3.00000
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   2 (  1.2%) |*
[        0:      0.1) 160 ( 98.8%) |***********************************************
Maximum routing channel utilization:      0.15 at (5,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.200       20
                         1       1   0.400       20
                         2       1   0.400       20
                         3       0   0.000       20
                         4       0   0.000       20
                         5       0   0.000       20
                         6       0   0.000       20
                         7       0   0.000       20
                         8       0   0.000       20
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000       20
                         1       1   0.200       20
                         2       0   0.000       20
                         3       0   0.000       20
                         4       0   0.000       20
                         5       1   0.400       20
                         6       2   0.700       20
                         7       0   0.000       20
                         8       0   0.000       20

Total tracks in x-direction: 180, in y-direction: 180

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 7.11618e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 117005., per logic tile: 1170.05

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    494
                                                      Y      4    494

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0101

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0081

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0      0.0182

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.3e-09:  1.3e-09) 1 (100.0%) |**************************************************
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 0 (  0.0%) |

Final critical path delay (least slack): 1.47474 ns, Fmax: 678.084 MHz
Final setup Worst Negative Slack (sWNS): -1.47474 ns
Final setup Total Negative Slack (sTNS): -1.47474 ns

Final setup slack histogram:
[ -1.5e-09: -1.5e-09) 1 (100.0%) |**************************************************
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 3.007e-06 sec
Full Max Req/Worst Slack updates 1 in 1.731e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.697e-06 sec
Flow timing analysis took 0.000297453 seconds (0.000186948 STA, 0.000110505 slack) (17 full updates: 5 setup, 0 hold, 12 combined).
VPR suceeded
The entire flow of VPR took 0.65 seconds (max_rss 61.3 MiB)

Command line to execute: read_openfpga_arch -f /home/ahmad/Desktop/OpenFPGA_Work/lab11_2/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/ahmad/Desktop/OpenFPGA_Work/lab11_2/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml
Reading XML architecture '/home/ahmad/Desktop/OpenFPGA_Work/lab11_2/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 19: Automatically set circuit model 'frac_lut6' to be default in its type.
Warning 20: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 21: Automatically set circuit model 'DFFR' to be default in its type.
Warning 22: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --activity_file and2_ace_out.act --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: and2_ace_out.act
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 23: Override the previous node 'IPIN:3348 side: (RIGHT,) (6,2)' by previous node 'IPIN:3351 side: (RIGHT,) (6,2)' for node 'SINK:3323 (6,2)' with in routing context annotation!
Done with 18 nodes mapping
Built 17766 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[1%] Backannotated GSB[0][0][2%] Backannotated GSB[0][1][3%] Backannotated GSB[0][2][4%] Backannotated GSB[0][3][6%] Backannotated GSB[0][4][7%] Backannotated GSB[0][5][8%] Backannotated GSB[0][6][9%] Backannotated GSB[0][7][11%] Backannotated GSB[0][8][12%] Backannotated GSB[1][0][13%] Backannotated GSB[1][1][14%] Backannotated GSB[1][2][16%] Backannotated GSB[1][3][17%] Backannotated GSB[1][4][18%] Backannotated GSB[1][5][19%] Backannotated GSB[1][6][20%] Backannotated GSB[1][7][22%] Backannotated GSB[1][8][23%] Backannotated GSB[2][0][24%] Backannotated GSB[2][1][25%] Backannotated GSB[2][2][27%] Backannotated GSB[2][3][28%] Backannotated GSB[2][4][29%] Backannotated GSB[2][5][30%] Backannotated GSB[2][6][32%] Backannotated GSB[2][7][33%] Backannotated GSB[2][8][34%] Backannotated GSB[3][0][35%] Backannotated GSB[3][1][37%] Backannotated GSB[3][2][38%] Backannotated GSB[3][3][39%] Backannotated GSB[3][4][40%] Backannotated GSB[3][5][41%] Backannotated GSB[3][6][43%] Backannotated GSB[3][7][44%] Backannotated GSB[3][8][45%] Backannotated GSB[4][0][46%] Backannotated GSB[4][1][48%] Backannotated GSB[4][2][49%] Backannotated GSB[4][3][50%] Backannotated GSB[4][4][51%] Backannotated GSB[4][5][53%] Backannotated GSB[4][6][54%] Backannotated GSB[4][7][55%] Backannotated GSB[4][8][56%] Backannotated GSB[5][0][58%] Backannotated GSB[5][1][59%] Backannotated GSB[5][2][60%] Backannotated GSB[5][3][61%] Backannotated GSB[5][4][62%] Backannotated GSB[5][5][64%] Backannotated GSB[5][6][65%] Backannotated GSB[5][7][66%] Backannotated GSB[5][8][67%] Backannotated GSB[6][0][69%] Backannotated GSB[6][1][70%] Backannotated GSB[6][2][71%] Backannotated GSB[6][3][72%] Backannotated GSB[6][4][74%] Backannotated GSB[6][5][75%] Backannotated GSB[6][6][76%] Backannotated GSB[6][7][77%] Backannotated GSB[6][8][79%] Backannotated GSB[7][0][80%] Backannotated GSB[7][1][81%] Backannotated GSB[7][2][82%] Backannotated GSB[7][3][83%] Backannotated GSB[7][4][85%] Backannotated GSB[7][5][86%] Backannotated GSB[7][6][87%] Backannotated GSB[7][7][88%] Backannotated GSB[7][8][90%] Backannotated GSB[8][0][91%] Backannotated GSB[8][1][92%] Backannotated GSB[8][2][93%] Backannotated GSB[8][3][95%] Backannotated GSB[8][4][96%] Backannotated GSB[8][5][97%] Backannotated GSB[8][6][98%] Backannotated GSB[8][7][100%] Backannotated GSB[8][8]Backannotated 81 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[1%] Sorted incoming edges for each routing track output node of GSB[0][0][2%] Sorted incoming edges for each routing track output node of GSB[0][1][3%] Sorted incoming edges for each routing track output node of GSB[0][2][4%] Sorted incoming edges for each routing track output node of GSB[0][3][6%] Sorted incoming edges for each routing track output node of GSB[0][4][7%] Sorted incoming edges for each routing track output node of GSB[0][5][8%] Sorted incoming edges for each routing track output node of GSB[0][6][9%] Sorted incoming edges for each routing track output node of GSB[0][7][11%] Sorted incoming edges for each routing track output node of GSB[0][8][12%] Sorted incoming edges for each routing track output node of GSB[1][0][13%] Sorted incoming edges for each routing track output node of GSB[1][1][14%] Sorted incoming edges for each routing track output node of GSB[1][2][16%] Sorted incoming edges for each routing track output node of GSB[1][3][17%] Sorted incoming edges for each routing track output node of GSB[1][4][18%] Sorted incoming edges for each routing track output node of GSB[1][5][19%] Sorted incoming edges for each routing track output node of GSB[1][6][20%] Sorted incoming edges for each routing track output node of GSB[1][7][22%] Sorted incoming edges for each routing track output node of GSB[1][8][23%] Sorted incoming edges for each routing track output node of GSB[2][0][24%] Sorted incoming edges for each routing track output node of GSB[2][1][25%] Sorted incoming edges for each routing track output node of GSB[2][2][27%] Sorted incoming edges for each routing track output node of GSB[2][3][28%] Sorted incoming edges for each routing track output node of GSB[2][4][29%] Sorted incoming edges for each routing track output node of GSB[2][5][30%] Sorted incoming edges for each routing track output node of GSB[2][6][32%] Sorted incoming edges for each routing track output node of GSB[2][7][33%] Sorted incoming edges for each routing track output node of GSB[2][8][34%] Sorted incoming edges for each routing track output node of GSB[3][0][35%] Sorted incoming edges for each routing track output node of GSB[3][1][37%] Sorted incoming edges for each routing track output node of GSB[3][2][38%] Sorted incoming edges for each routing track output node of GSB[3][3][39%] Sorted incoming edges for each routing track output node of GSB[3][4][40%] Sorted incoming edges for each routing track output node of GSB[3][5][41%] Sorted incoming edges for each routing track output node of GSB[3][6][43%] Sorted incoming edges for each routing track output node of GSB[3][7][44%] Sorted incoming edges for each routing track output node of GSB[3][8][45%] Sorted incoming edges for each routing track output node of GSB[4][0][46%] Sorted incoming edges for each routing track output node of GSB[4][1][48%] Sorted incoming edges for each routing track output node of GSB[4][2][49%] Sorted incoming edges for each routing track output node of GSB[4][3][50%] Sorted incoming edges for each routing track output node of GSB[4][4][51%] Sorted incoming edges for each routing track output node of GSB[4][5][53%] Sorted incoming edges for each routing track output node of GSB[4][6][54%] Sorted incoming edges for each routing track output node of GSB[4][7][55%] Sorted incoming edges for each routing track output node of GSB[4][8][56%] Sorted incoming edges for each routing track output node of GSB[5][0][58%] Sorted incoming edges for each routing track output node of GSB[5][1][59%] Sorted incoming edges for each routing track output node of GSB[5][2][60%] Sorted incoming edges for each routing track output node of GSB[5][3][61%] Sorted incoming edges for each routing track output node of GSB[5][4][62%] Sorted incoming edges for each routing track output node of GSB[5][5][64%] Sorted incoming edges for each routing track output node of GSB[5][6][65%] Sorted incoming edges for each routing track output node of GSB[5][7][66%] Sorted incoming edges for each routing track output node of GSB[5][8][67%] Sorted incoming edges for each routing track output node of GSB[6][0][69%] Sorted incoming edges for each routing track output node of GSB[6][1][70%] Sorted incoming edges for each routing track output node of GSB[6][2][71%] Sorted incoming edges for each routing track output node of GSB[6][3][72%] Sorted incoming edges for each routing track output node of GSB[6][4][74%] Sorted incoming edges for each routing track output node of GSB[6][5][75%] Sorted incoming edges for each routing track output node of GSB[6][6][76%] Sorted incoming edges for each routing track output node of GSB[6][7][77%] Sorted incoming edges for each routing track output node of GSB[6][8][79%] Sorted incoming edges for each routing track output node of GSB[7][0][80%] Sorted incoming edges for each routing track output node of GSB[7][1][81%] Sorted incoming edges for each routing track output node of GSB[7][2][82%] Sorted incoming edges for each routing track output node of GSB[7][3][83%] Sorted incoming edges for each routing track output node of GSB[7][4][85%] Sorted incoming edges for each routing track output node of GSB[7][5][86%] Sorted incoming edges for each routing track output node of GSB[7][6][87%] Sorted incoming edges for each routing track output node of GSB[7][7][88%] Sorted incoming edges for each routing track output node of GSB[7][8][90%] Sorted incoming edges for each routing track output node of GSB[8][0][91%] Sorted incoming edges for each routing track output node of GSB[8][1][92%] Sorted incoming edges for each routing track output node of GSB[8][2][93%] Sorted incoming edges for each routing track output node of GSB[8][3][95%] Sorted incoming edges for each routing track output node of GSB[8][4][96%] Sorted incoming edges for each routing track output node of GSB[8][5][97%] Sorted incoming edges for each routing track output node of GSB[8][6][98%] Sorted incoming edges for each routing track output node of GSB[8][7][100%] Sorted incoming edges for each routing track output node of GSB[8][8]Sorted incoming edges for each routing track output node of 81 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[1%] Sorted incoming edges for each input pin node of GSB[0][0][2%] Sorted incoming edges for each input pin node of GSB[0][1][3%] Sorted incoming edges for each input pin node of GSB[0][2][4%] Sorted incoming edges for each input pin node of GSB[0][3][6%] Sorted incoming edges for each input pin node of GSB[0][4][7%] Sorted incoming edges for each input pin node of GSB[0][5][8%] Sorted incoming edges for each input pin node of GSB[0][6][9%] Sorted incoming edges for each input pin node of GSB[0][7][11%] Sorted incoming edges for each input pin node of GSB[0][8][12%] Sorted incoming edges for each input pin node of GSB[1][0][13%] Sorted incoming edges for each input pin node of GSB[1][1][14%] Sorted incoming edges for each input pin node of GSB[1][2][16%] Sorted incoming edges for each input pin node of GSB[1][3][17%] Sorted incoming edges for each input pin node of GSB[1][4][18%] Sorted incoming edges for each input pin node of GSB[1][5][19%] Sorted incoming edges for each input pin node of GSB[1][6][20%] Sorted incoming edges for each input pin node of GSB[1][7][22%] Sorted incoming edges for each input pin node of GSB[1][8][23%] Sorted incoming edges for each input pin node of GSB[2][0][24%] Sorted incoming edges for each input pin node of GSB[2][1][25%] Sorted incoming edges for each input pin node of GSB[2][2][27%] Sorted incoming edges for each input pin node of GSB[2][3][28%] Sorted incoming edges for each input pin node of GSB[2][4][29%] Sorted incoming edges for each input pin node of GSB[2][5][30%] Sorted incoming edges for each input pin node of GSB[2][6][32%] Sorted incoming edges for each input pin node of GSB[2][7][33%] Sorted incoming edges for each input pin node of GSB[2][8][34%] Sorted incoming edges for each input pin node of GSB[3][0][35%] Sorted incoming edges for each input pin node of GSB[3][1][37%] Sorted incoming edges for each input pin node of GSB[3][2][38%] Sorted incoming edges for each input pin node of GSB[3][3][39%] Sorted incoming edges for each input pin node of GSB[3][4][40%] Sorted incoming edges for each input pin node of GSB[3][5][41%] Sorted incoming edges for each input pin node of GSB[3][6][43%] Sorted incoming edges for each input pin node of GSB[3][7][44%] Sorted incoming edges for each input pin node of GSB[3][8][45%] Sorted incoming edges for each input pin node of GSB[4][0][46%] Sorted incoming edges for each input pin node of GSB[4][1][48%] Sorted incoming edges for each input pin node of GSB[4][2][49%] Sorted incoming edges for each input pin node of GSB[4][3][50%] Sorted incoming edges for each input pin node of GSB[4][4][51%] Sorted incoming edges for each input pin node of GSB[4][5][53%] Sorted incoming edges for each input pin node of GSB[4][6][54%] Sorted incoming edges for each input pin node of GSB[4][7][55%] Sorted incoming edges for each input pin node of GSB[4][8][56%] Sorted incoming edges for each input pin node of GSB[5][0][58%] Sorted incoming edges for each input pin node of GSB[5][1][59%] Sorted incoming edges for each input pin node of GSB[5][2][60%] Sorted incoming edges for each input pin node of GSB[5][3][61%] Sorted incoming edges for each input pin node of GSB[5][4][62%] Sorted incoming edges for each input pin node of GSB[5][5][64%] Sorted incoming edges for each input pin node of GSB[5][6][65%] Sorted incoming edges for each input pin node of GSB[5][7][66%] Sorted incoming edges for each input pin node of GSB[5][8][67%] Sorted incoming edges for each input pin node of GSB[6][0][69%] Sorted incoming edges for each input pin node of GSB[6][1][70%] Sorted incoming edges for each input pin node of GSB[6][2][71%] Sorted incoming edges for each input pin node of GSB[6][3][72%] Sorted incoming edges for each input pin node of GSB[6][4][74%] Sorted incoming edges for each input pin node of GSB[6][5][75%] Sorted incoming edges for each input pin node of GSB[6][6][76%] Sorted incoming edges for each input pin node of GSB[6][7][77%] Sorted incoming edges for each input pin node of GSB[6][8][79%] Sorted incoming edges for each input pin node of GSB[7][0][80%] Sorted incoming edges for each input pin node of GSB[7][1][81%] Sorted incoming edges for each input pin node of GSB[7][2][82%] Sorted incoming edges for each input pin node of GSB[7][3][83%] Sorted incoming edges for each input pin node of GSB[7][4][85%] Sorted incoming edges for each input pin node of GSB[7][5][86%] Sorted incoming edges for each input pin node of GSB[7][6][87%] Sorted incoming edges for each input pin node of GSB[7][7][88%] Sorted incoming edges for each input pin node of GSB[7][8][90%] Sorted incoming edges for each input pin node of GSB[8][0][91%] Sorted incoming edges for each input pin node of GSB[8][1][92%] Sorted incoming edges for each input pin node of GSB[8][2][93%] Sorted incoming edges for each input pin node of GSB[8][3][95%] Sorted incoming edges for each input pin node of GSB[8][4][96%] Sorted incoming edges for each input pin node of GSB[8][5][97%] Sorted incoming edges for each input pin node of GSB[8][6][98%] Sorted incoming edges for each input pin node of GSB[8][7][100%] Sorted incoming edges for each input pin node of GSB[8][8]Sorted incoming edges for each input pin node of 81 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 24 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 35 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 1 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 58 unique general switch blocks from a total of 81 (compression rate=39.66%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.06 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.04 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.04 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.12 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 24: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'c'...Done
Repack clustered block 'out:c'...Done
Repack clustered block 'a'...Done
Repack clustered block 'b'...Done
Repack clustered blocks to physical implementation of logical tile took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'and2'

Reserved 9229 configurable blocks
Reserved 77288 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Done
Generating bitstream for I/O grids...Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done
Done
Decoded 77288 configuration bits into 9229 blocks

Build fabric-independent bitstream for implementation 'and2'
 took 0.05 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Warning 25: Directory path is empty and nothing will be created.
Write 77288 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 77288 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.33 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Built 77288 configuration bits for fabric

Build fabric dependent bitstream
 took 0.01 seconds (max_rss 62.3 MiB, delta_rss +1.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--fast_configuration: off
--keep_dont_care_bits: off
--no_time_stamp: off
--verbose: off
Warning 26: Directory path is empty and nothing will be created.
Write 77288 fabric bitstream into plain text file 'fabric_bitstream.bit'
Write 77288 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.14 seconds (max_rss 62.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v' for primitive pb_type 'frac_lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v' for pb_type 'frac_logic' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.v' for primitive pb_type 'adder' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v' for pb_type 'fabric' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing Verilog netlists for logic tile 'mult_36' ...
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v' for primitive pb_type 'mult_36x36' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v' for pb_type 'mult_36x36_slice' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36_.v' for pb_type 'mult_36' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36_'...Done
Done

Writing Verilog netlists for logic tile 'memory' ...
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp.v' for primitive pb_type 'mem_1024x8_dp' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp'...Done
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_memory_.v' for pb_type 'memory' ...
Writing Verilog codes of pb_type 'logical_tile_memory_mode_memory_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Writing Verilog Netlist './SRC/lb/grid_memory.v' for physical_tile 'memory'...Done
Writing Verilog Netlist './SRC/lb/grid_mult_36.v' for physical_tile 'mult_36'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 205 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.29 seconds (max_rss 63.2 MiB, delta_rss +0.9 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path and2_output_verilog.v --include_signal_init --bitstream fabric_bitstream.bit

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--bitstream: fabric_bitstream.bit
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: and2_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: off
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog full testbenches for FPGA fabric

Warning 27: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'and2'
Will use 77289 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'and2' took 2.29 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 2.29 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.14 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.03 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.02 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.06 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 28: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.31 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)

Command line to execute: write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/and2_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/and2_fpga_top_analysis.sdc' took 0.17 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 4.59306 seconds

Thank you for using OpenFPGA!
Incr Slack updates 11 in 2.0373e-05 sec
Full Max Req/Worst Slack updates 4 in 7.868e-06 sec
Incr Max Req/Worst Slack updates 7 in 1.0258e-05 sec
Incr Criticality updates 1 in 1.716e-06 sec
Full Criticality updates 10 in 1.612e-05 sec
