
Digital_Oscilloscope.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fda0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a70  0800ff50  0800ff50  0001ff50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080119c0  080119c0  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  080119c0  080119c0  000219c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080119c8  080119c8  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080119c8  080119c8  000219c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080119cc  080119cc  000219cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  080119d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006de8  20000200  08011bd0  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006fe8  08011bd0  00036fe8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024f21  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000566c  00000000  00000000  00055151  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001c58  00000000  00000000  0005a7c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001990  00000000  00000000  0005c418  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002b299  00000000  00000000  0005dda8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001cfbb  00000000  00000000  00089041  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ec8cf  00000000  00000000  000a5ffc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001928cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085fc  00000000  00000000  00192948  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000200 	.word	0x20000200
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ff38 	.word	0x0800ff38

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000204 	.word	0x20000204
 80001ec:	0800ff38 	.word	0x0800ff38

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f000 bdd2 	b.w	8001864 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 fc66 	bl	8001598 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__mulsc3>:
 8000cd8:	ee60 6a01 	vmul.f32	s13, s0, s2
 8000cdc:	ee20 6aa1 	vmul.f32	s12, s1, s3
 8000ce0:	ee60 5a21 	vmul.f32	s11, s0, s3
 8000ce4:	ee76 7ac6 	vsub.f32	s15, s13, s12
 8000ce8:	ee21 5a20 	vmul.f32	s10, s2, s1
 8000cec:	eef4 7a67 	vcmp.f32	s15, s15
 8000cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cf4:	ee35 7a85 	vadd.f32	s14, s11, s10
 8000cf8:	d104      	bne.n	8000d04 <__mulsc3+0x2c>
 8000cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8000cfe:	eef0 0a47 	vmov.f32	s1, s14
 8000d02:	4770      	bx	lr
 8000d04:	eeb4 7a47 	vcmp.f32	s14, s14
 8000d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d0c:	d0f5      	beq.n	8000cfa <__mulsc3+0x22>
 8000d0e:	ee70 4ae0 	vsub.f32	s9, s1, s1
 8000d12:	eef4 0a60 	vcmp.f32	s1, s1
 8000d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d1a:	eef4 4a64 	vcmp.f32	s9, s9
 8000d1e:	bf0c      	ite	eq
 8000d20:	2301      	moveq	r3, #1
 8000d22:	2300      	movne	r3, #0
 8000d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d28:	eeb4 0a40 	vcmp.f32	s0, s0
 8000d2c:	bf08      	it	eq
 8000d2e:	2300      	moveq	r3, #0
 8000d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d34:	ee70 4a40 	vsub.f32	s9, s0, s0
 8000d38:	d104      	bne.n	8000d44 <__mulsc3+0x6c>
 8000d3a:	eef4 4a64 	vcmp.f32	s9, s9
 8000d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d42:	d17a      	bne.n	8000e3a <__mulsc3+0x162>
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	f040 80de 	bne.w	8000f06 <__mulsc3+0x22e>
 8000d4a:	ee71 4ae1 	vsub.f32	s9, s3, s3
 8000d4e:	eef4 1a61 	vcmp.f32	s3, s3
 8000d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d56:	eef4 4a64 	vcmp.f32	s9, s9
 8000d5a:	bf0c      	ite	eq
 8000d5c:	2201      	moveq	r2, #1
 8000d5e:	2200      	movne	r2, #0
 8000d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d64:	eeb4 1a41 	vcmp.f32	s2, s2
 8000d68:	bf08      	it	eq
 8000d6a:	2200      	moveq	r2, #0
 8000d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d70:	ee71 4a41 	vsub.f32	s9, s2, s2
 8000d74:	d105      	bne.n	8000d82 <__mulsc3+0xaa>
 8000d76:	eef4 4a64 	vcmp.f32	s9, s9
 8000d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d7e:	f040 8091 	bne.w	8000ea4 <__mulsc3+0x1cc>
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	f040 80ce 	bne.w	8000f24 <__mulsc3+0x24c>
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d147      	bne.n	8000e1c <__mulsc3+0x144>
 8000d8c:	eef4 6a66 	vcmp.f32	s13, s13
 8000d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d94:	ee76 4ae6 	vsub.f32	s9, s13, s13
 8000d98:	d104      	bne.n	8000da4 <__mulsc3+0xcc>
 8000d9a:	eef4 4a64 	vcmp.f32	s9, s9
 8000d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000da2:	d123      	bne.n	8000dec <__mulsc3+0x114>
 8000da4:	eeb4 6a46 	vcmp.f32	s12, s12
 8000da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dac:	ee76 6a46 	vsub.f32	s13, s12, s12
 8000db0:	d104      	bne.n	8000dbc <__mulsc3+0xe4>
 8000db2:	eef4 6a66 	vcmp.f32	s13, s13
 8000db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dba:	d117      	bne.n	8000dec <__mulsc3+0x114>
 8000dbc:	eef4 5a65 	vcmp.f32	s11, s11
 8000dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dc4:	ee75 6ae5 	vsub.f32	s13, s11, s11
 8000dc8:	d104      	bne.n	8000dd4 <__mulsc3+0xfc>
 8000dca:	eef4 6a66 	vcmp.f32	s13, s13
 8000dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd2:	d10b      	bne.n	8000dec <__mulsc3+0x114>
 8000dd4:	eeb4 5a45 	vcmp.f32	s10, s10
 8000dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ddc:	ee75 6a45 	vsub.f32	s13, s10, s10
 8000de0:	d18b      	bne.n	8000cfa <__mulsc3+0x22>
 8000de2:	eef4 6a66 	vcmp.f32	s13, s13
 8000de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dea:	d086      	beq.n	8000cfa <__mulsc3+0x22>
 8000dec:	eeb4 0a40 	vcmp.f32	s0, s0
 8000df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df4:	f040 80e6 	bne.w	8000fc4 <__mulsc3+0x2ec>
 8000df8:	eef4 0a60 	vcmp.f32	s1, s1
 8000dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e00:	f040 80d3 	bne.w	8000faa <__mulsc3+0x2d2>
 8000e04:	eeb4 1a41 	vcmp.f32	s2, s2
 8000e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e0c:	f040 80c0 	bne.w	8000f90 <__mulsc3+0x2b8>
 8000e10:	eef4 1a61 	vcmp.f32	s3, s3
 8000e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e18:	f040 80ad 	bne.w	8000f76 <__mulsc3+0x29e>
 8000e1c:	ee61 7ae0 	vnmul.f32	s15, s3, s1
 8000e20:	ee20 7a81 	vmul.f32	s14, s1, s2
 8000e24:	eee0 7a01 	vfma.f32	s15, s0, s2
 8000e28:	eea0 7a21 	vfma.f32	s14, s0, s3
 8000e2c:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8000fe0 <__mulsc3+0x308>
 8000e30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e34:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000e38:	e75f      	b.n	8000cfa <__mulsc3+0x22>
 8000e3a:	ee10 2a10 	vmov	r2, s0
 8000e3e:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8000e48:	eddf 4a66 	vldr	s9, [pc, #408]	; 8000fe4 <__mulsc3+0x30c>
 8000e4c:	bfa8      	it	ge
 8000e4e:	eeb0 0a44 	vmovge.f32	s0, s8
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	bf18      	it	ne
 8000e56:	eef0 4a44 	vmovne.f32	s9, s8
 8000e5a:	ee10 3a90 	vmov	r3, s1
 8000e5e:	eef0 4ae4 	vabs.f32	s9, s9
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	eeb4 1a41 	vcmp.f32	s2, s2
 8000e68:	bfb8      	it	lt
 8000e6a:	eef1 4a64 	vneglt.f32	s9, s9
 8000e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e72:	eef0 0a64 	vmov.f32	s1, s9
 8000e76:	d164      	bne.n	8000f42 <__mulsc3+0x26a>
 8000e78:	eef4 1a61 	vcmp.f32	s3, s3
 8000e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e80:	bf08      	it	eq
 8000e82:	2301      	moveq	r3, #1
 8000e84:	f43f af61 	beq.w	8000d4a <__mulsc3+0x72>
 8000e88:	ee11 3a90 	vmov	r3, s3
 8000e8c:	ed9f 4a55 	vldr	s8, [pc, #340]	; 8000fe4 <__mulsc3+0x30c>
 8000e90:	eddf 4a55 	vldr	s9, [pc, #340]	; 8000fe8 <__mulsc3+0x310>
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	bfb4      	ite	lt
 8000e98:	eef0 1a64 	vmovlt.f32	s3, s9
 8000e9c:	eef0 1a44 	vmovge.f32	s3, s8
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e752      	b.n	8000d4a <__mulsc3+0x72>
 8000ea4:	ee11 3a10 	vmov	r3, s2
 8000ea8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000eb2:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8000fe4 <__mulsc3+0x30c>
 8000eb6:	bfa8      	it	ge
 8000eb8:	eeb0 1a47 	vmovge.f32	s2, s14
 8000ebc:	2a00      	cmp	r2, #0
 8000ebe:	bf18      	it	ne
 8000ec0:	eef0 7a47 	vmovne.f32	s15, s14
 8000ec4:	ee11 3a90 	vmov	r3, s3
 8000ec8:	eef0 7ae7 	vabs.f32	s15, s15
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	eeb4 0a40 	vcmp.f32	s0, s0
 8000ed2:	bfb8      	it	lt
 8000ed4:	eef1 7a67 	vneglt.f32	s15, s15
 8000ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000edc:	eef0 1a67 	vmov.f32	s3, s15
 8000ee0:	d13c      	bne.n	8000f5c <__mulsc3+0x284>
 8000ee2:	eef4 0a60 	vcmp.f32	s1, s1
 8000ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eea:	d097      	beq.n	8000e1c <__mulsc3+0x144>
 8000eec:	ee10 3a90 	vmov	r3, s1
 8000ef0:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8000fe4 <__mulsc3+0x30c>
 8000ef4:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8000fe8 <__mulsc3+0x310>
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	bfb4      	ite	lt
 8000efc:	eef0 0a67 	vmovlt.f32	s1, s15
 8000f00:	eef0 0a47 	vmovge.f32	s1, s14
 8000f04:	e78a      	b.n	8000e1c <__mulsc3+0x144>
 8000f06:	ee10 3a10 	vmov	r3, s0
 8000f0a:	eddf 4a37 	vldr	s9, [pc, #220]	; 8000fe8 <__mulsc3+0x310>
 8000f0e:	ed9f 4a35 	vldr	s8, [pc, #212]	; 8000fe4 <__mulsc3+0x30c>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	bfb4      	ite	lt
 8000f16:	eeb0 0a64 	vmovlt.f32	s0, s9
 8000f1a:	eeb0 0a44 	vmovge.f32	s0, s8
 8000f1e:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 8000f22:	e79a      	b.n	8000e5a <__mulsc3+0x182>
 8000f24:	ee11 3a10 	vmov	r3, s2
 8000f28:	eddf 7a2f 	vldr	s15, [pc, #188]	; 8000fe8 <__mulsc3+0x310>
 8000f2c:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8000fe4 <__mulsc3+0x30c>
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	bfb4      	ite	lt
 8000f34:	eeb0 1a67 	vmovlt.f32	s2, s15
 8000f38:	eeb0 1a47 	vmovge.f32	s2, s14
 8000f3c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000f40:	e7c0      	b.n	8000ec4 <__mulsc3+0x1ec>
 8000f42:	ee11 3a10 	vmov	r3, s2
 8000f46:	ed9f 4a27 	vldr	s8, [pc, #156]	; 8000fe4 <__mulsc3+0x30c>
 8000f4a:	eddf 4a27 	vldr	s9, [pc, #156]	; 8000fe8 <__mulsc3+0x310>
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	bfb4      	ite	lt
 8000f52:	eeb0 1a64 	vmovlt.f32	s2, s9
 8000f56:	eeb0 1a44 	vmovge.f32	s2, s8
 8000f5a:	e78d      	b.n	8000e78 <__mulsc3+0x1a0>
 8000f5c:	ee10 3a10 	vmov	r3, s0
 8000f60:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8000fe4 <__mulsc3+0x30c>
 8000f64:	eddf 7a20 	vldr	s15, [pc, #128]	; 8000fe8 <__mulsc3+0x310>
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	bfb4      	ite	lt
 8000f6c:	eeb0 0a67 	vmovlt.f32	s0, s15
 8000f70:	eeb0 0a47 	vmovge.f32	s0, s14
 8000f74:	e7b5      	b.n	8000ee2 <__mulsc3+0x20a>
 8000f76:	ee11 3a90 	vmov	r3, s3
 8000f7a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000fe4 <__mulsc3+0x30c>
 8000f7e:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8000fe8 <__mulsc3+0x310>
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	bfb4      	ite	lt
 8000f86:	eef0 1a67 	vmovlt.f32	s3, s15
 8000f8a:	eef0 1a47 	vmovge.f32	s3, s14
 8000f8e:	e745      	b.n	8000e1c <__mulsc3+0x144>
 8000f90:	ee11 3a10 	vmov	r3, s2
 8000f94:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000fe4 <__mulsc3+0x30c>
 8000f98:	eddf 7a13 	vldr	s15, [pc, #76]	; 8000fe8 <__mulsc3+0x310>
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	bfb4      	ite	lt
 8000fa0:	eeb0 1a67 	vmovlt.f32	s2, s15
 8000fa4:	eeb0 1a47 	vmovge.f32	s2, s14
 8000fa8:	e732      	b.n	8000e10 <__mulsc3+0x138>
 8000faa:	ee10 3a90 	vmov	r3, s1
 8000fae:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000fe4 <__mulsc3+0x30c>
 8000fb2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8000fe8 <__mulsc3+0x310>
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	bfb4      	ite	lt
 8000fba:	eef0 0a67 	vmovlt.f32	s1, s15
 8000fbe:	eef0 0a47 	vmovge.f32	s1, s14
 8000fc2:	e71f      	b.n	8000e04 <__mulsc3+0x12c>
 8000fc4:	ee10 3a10 	vmov	r3, s0
 8000fc8:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000fe4 <__mulsc3+0x30c>
 8000fcc:	eddf 7a06 	vldr	s15, [pc, #24]	; 8000fe8 <__mulsc3+0x310>
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	bfb4      	ite	lt
 8000fd4:	eeb0 0a67 	vmovlt.f32	s0, s15
 8000fd8:	eeb0 0a47 	vmovge.f32	s0, s14
 8000fdc:	e70c      	b.n	8000df8 <__mulsc3+0x120>
 8000fde:	bf00      	nop
 8000fe0:	7f800000 	.word	0x7f800000
 8000fe4:	00000000 	.word	0x00000000
 8000fe8:	80000000 	.word	0x80000000

08000fec <__muldc3>:
 8000fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ff0:	ec57 6b10 	vmov	r6, r7, d0
 8000ff4:	ec59 8b12 	vmov	r8, r9, d2
 8000ff8:	b095      	sub	sp, #84	; 0x54
 8000ffa:	ee12 2a10 	vmov	r2, s4
 8000ffe:	ee10 0a10 	vmov	r0, s0
 8001002:	4639      	mov	r1, r7
 8001004:	464b      	mov	r3, r9
 8001006:	ec55 4b13 	vmov	r4, r5, d3
 800100a:	ec5b ab11 	vmov	sl, fp, d1
 800100e:	ed8d 0b08 	vstr	d0, [sp, #32]
 8001012:	ed8d 3b0a 	vstr	d3, [sp, #40]	; 0x28
 8001016:	f7ff faff 	bl	8000618 <__aeabi_dmul>
 800101a:	4622      	mov	r2, r4
 800101c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001020:	462b      	mov	r3, r5
 8001022:	4650      	mov	r0, sl
 8001024:	4659      	mov	r1, fp
 8001026:	f7ff faf7 	bl	8000618 <__aeabi_dmul>
 800102a:	4622      	mov	r2, r4
 800102c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001030:	462b      	mov	r3, r5
 8001032:	4630      	mov	r0, r6
 8001034:	4639      	mov	r1, r7
 8001036:	f7ff faef 	bl	8000618 <__aeabi_dmul>
 800103a:	4652      	mov	r2, sl
 800103c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8001040:	465b      	mov	r3, fp
 8001042:	4640      	mov	r0, r8
 8001044:	4649      	mov	r1, r9
 8001046:	f7ff fae7 	bl	8000618 <__aeabi_dmul>
 800104a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800104e:	4606      	mov	r6, r0
 8001050:	460f      	mov	r7, r1
 8001052:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001056:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
 800105a:	f7ff f925 	bl	80002a8 <__aeabi_dsub>
 800105e:	4632      	mov	r2, r6
 8001060:	4604      	mov	r4, r0
 8001062:	460d      	mov	r5, r1
 8001064:	463b      	mov	r3, r7
 8001066:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800106a:	f7ff f91f 	bl	80002ac <__adddf3>
 800106e:	4622      	mov	r2, r4
 8001070:	e9cd 0100 	strd	r0, r1, [sp]
 8001074:	462b      	mov	r3, r5
 8001076:	4620      	mov	r0, r4
 8001078:	4629      	mov	r1, r5
 800107a:	f7ff fd35 	bl	8000ae8 <__aeabi_dcmpeq>
 800107e:	b130      	cbz	r0, 800108e <__muldc3+0xa2>
 8001080:	ed9d 1b00 	vldr	d1, [sp]
 8001084:	ec45 4b10 	vmov	d0, r4, r5
 8001088:	b015      	add	sp, #84	; 0x54
 800108a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800108e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	f7ff fd27 	bl	8000ae8 <__aeabi_dcmpeq>
 800109a:	2800      	cmp	r0, #0
 800109c:	d1f0      	bne.n	8001080 <__muldc3+0x94>
 800109e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	f7ff f8ff 	bl	80002a8 <__aeabi_dsub>
 80010aa:	4652      	mov	r2, sl
 80010ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80010b0:	465b      	mov	r3, fp
 80010b2:	4650      	mov	r0, sl
 80010b4:	4659      	mov	r1, fp
 80010b6:	f7ff f8f7 	bl	80002a8 <__aeabi_dsub>
 80010ba:	f04f 0601 	mov.w	r6, #1
 80010be:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80010c2:	4652      	mov	r2, sl
 80010c4:	465b      	mov	r3, fp
 80010c6:	4650      	mov	r0, sl
 80010c8:	4659      	mov	r1, fp
 80010ca:	4637      	mov	r7, r6
 80010cc:	f7ff fd0c 	bl	8000ae8 <__aeabi_dcmpeq>
 80010d0:	b910      	cbnz	r0, 80010d8 <__muldc3+0xec>
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	461f      	mov	r7, r3
 80010d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80010dc:	4610      	mov	r0, r2
 80010de:	4619      	mov	r1, r3
 80010e0:	f04f 0601 	mov.w	r6, #1
 80010e4:	f7ff fd00 	bl	8000ae8 <__aeabi_dcmpeq>
 80010e8:	b110      	cbz	r0, 80010f0 <__muldc3+0x104>
 80010ea:	f04f 0300 	mov.w	r3, #0
 80010ee:	461e      	mov	r6, r3
 80010f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80010f4:	ea07 0c06 	and.w	ip, r7, r6
 80010f8:	fa5f f68c 	uxtb.w	r6, ip
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	960e      	str	r6, [sp, #56]	; 0x38
 8001102:	f04f 0601 	mov.w	r6, #1
 8001106:	f7ff fcef 	bl	8000ae8 <__aeabi_dcmpeq>
 800110a:	b910      	cbnz	r0, 8001112 <__muldc3+0x126>
 800110c:	f04f 0300 	mov.w	r3, #0
 8001110:	461e      	mov	r6, r3
 8001112:	f016 0fff 	tst.w	r6, #255	; 0xff
 8001116:	d00f      	beq.n	8001138 <__muldc3+0x14c>
 8001118:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800111c:	4610      	mov	r0, r2
 800111e:	4619      	mov	r1, r3
 8001120:	f04f 0601 	mov.w	r6, #1
 8001124:	f7ff fce0 	bl	8000ae8 <__aeabi_dcmpeq>
 8001128:	b110      	cbz	r0, 8001130 <__muldc3+0x144>
 800112a:	f04f 0300 	mov.w	r3, #0
 800112e:	461e      	mov	r6, r3
 8001130:	f016 0fff 	tst.w	r6, #255	; 0xff
 8001134:	f040 8183 	bne.w	800143e <__muldc3+0x452>
 8001138:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800113a:	2b00      	cmp	r3, #0
 800113c:	f040 81b9 	bne.w	80014b2 <__muldc3+0x4c6>
 8001140:	4642      	mov	r2, r8
 8001142:	464b      	mov	r3, r9
 8001144:	4640      	mov	r0, r8
 8001146:	4649      	mov	r1, r9
 8001148:	f7ff f8ae 	bl	80002a8 <__aeabi_dsub>
 800114c:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8001150:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8001154:	4632      	mov	r2, r6
 8001156:	463b      	mov	r3, r7
 8001158:	4630      	mov	r0, r6
 800115a:	4639      	mov	r1, r7
 800115c:	f7ff f8a4 	bl	80002a8 <__aeabi_dsub>
 8001160:	4632      	mov	r2, r6
 8001162:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001166:	463b      	mov	r3, r7
 8001168:	4630      	mov	r0, r6
 800116a:	4639      	mov	r1, r7
 800116c:	f04f 0601 	mov.w	r6, #1
 8001170:	4637      	mov	r7, r6
 8001172:	f7ff fcb9 	bl	8000ae8 <__aeabi_dcmpeq>
 8001176:	b910      	cbnz	r0, 800117e <__muldc3+0x192>
 8001178:	f04f 0300 	mov.w	r3, #0
 800117c:	461f      	mov	r7, r3
 800117e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8001182:	4610      	mov	r0, r2
 8001184:	4619      	mov	r1, r3
 8001186:	f04f 0601 	mov.w	r6, #1
 800118a:	f7ff fcad 	bl	8000ae8 <__aeabi_dcmpeq>
 800118e:	b110      	cbz	r0, 8001196 <__muldc3+0x1aa>
 8001190:	f04f 0300 	mov.w	r3, #0
 8001194:	461e      	mov	r6, r3
 8001196:	ea07 0c06 	and.w	ip, r7, r6
 800119a:	fa5f f68c 	uxtb.w	r6, ip
 800119e:	4642      	mov	r2, r8
 80011a0:	464b      	mov	r3, r9
 80011a2:	4640      	mov	r0, r8
 80011a4:	4649      	mov	r1, r9
 80011a6:	4637      	mov	r7, r6
 80011a8:	f04f 0601 	mov.w	r6, #1
 80011ac:	f7ff fc9c 	bl	8000ae8 <__aeabi_dcmpeq>
 80011b0:	b910      	cbnz	r0, 80011b8 <__muldc3+0x1cc>
 80011b2:	f04f 0300 	mov.w	r3, #0
 80011b6:	461e      	mov	r6, r3
 80011b8:	f016 0fff 	tst.w	r6, #255	; 0xff
 80011bc:	d00f      	beq.n	80011de <__muldc3+0x1f2>
 80011be:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80011c2:	4610      	mov	r0, r2
 80011c4:	4619      	mov	r1, r3
 80011c6:	f04f 0601 	mov.w	r6, #1
 80011ca:	f7ff fc8d 	bl	8000ae8 <__aeabi_dcmpeq>
 80011ce:	b110      	cbz	r0, 80011d6 <__muldc3+0x1ea>
 80011d0:	f04f 0300 	mov.w	r3, #0
 80011d4:	461e      	mov	r6, r3
 80011d6:	f016 0fff 	tst.w	r6, #255	; 0xff
 80011da:	f040 80fa 	bne.w	80013d2 <__muldc3+0x3e6>
 80011de:	2f00      	cmp	r7, #0
 80011e0:	f040 8158 	bne.w	8001494 <__muldc3+0x4a8>
 80011e4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80011e6:	2e00      	cmp	r6, #0
 80011e8:	f040 80bc 	bne.w	8001364 <__muldc3+0x378>
 80011ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	f7ff f858 	bl	80002a8 <__aeabi_dsub>
 80011f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8001200:	4610      	mov	r0, r2
 8001202:	4619      	mov	r1, r3
 8001204:	f04f 0701 	mov.w	r7, #1
 8001208:	f7ff fc6e 	bl	8000ae8 <__aeabi_dcmpeq>
 800120c:	b900      	cbnz	r0, 8001210 <__muldc3+0x224>
 800120e:	4637      	mov	r7, r6
 8001210:	f017 0fff 	tst.w	r7, #255	; 0xff
 8001214:	d00e      	beq.n	8001234 <__muldc3+0x248>
 8001216:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f04f 0601 	mov.w	r6, #1
 8001222:	f7ff fc61 	bl	8000ae8 <__aeabi_dcmpeq>
 8001226:	b110      	cbz	r0, 800122e <__muldc3+0x242>
 8001228:	f04f 0300 	mov.w	r3, #0
 800122c:	461e      	mov	r6, r3
 800122e:	f016 0fff 	tst.w	r6, #255	; 0xff
 8001232:	d173      	bne.n	800131c <__muldc3+0x330>
 8001234:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8001238:	4632      	mov	r2, r6
 800123a:	463b      	mov	r3, r7
 800123c:	4630      	mov	r0, r6
 800123e:	4639      	mov	r1, r7
 8001240:	f7ff f832 	bl	80002a8 <__aeabi_dsub>
 8001244:	463b      	mov	r3, r7
 8001246:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800124a:	4632      	mov	r2, r6
 800124c:	4630      	mov	r0, r6
 800124e:	4639      	mov	r1, r7
 8001250:	f7ff fc4a 	bl	8000ae8 <__aeabi_dcmpeq>
 8001254:	f04f 0301 	mov.w	r3, #1
 8001258:	b900      	cbnz	r0, 800125c <__muldc3+0x270>
 800125a:	4603      	mov	r3, r0
 800125c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001260:	d00e      	beq.n	8001280 <__muldc3+0x294>
 8001262:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	f04f 0601 	mov.w	r6, #1
 800126e:	f7ff fc3b 	bl	8000ae8 <__aeabi_dcmpeq>
 8001272:	b110      	cbz	r0, 800127a <__muldc3+0x28e>
 8001274:	f04f 0300 	mov.w	r3, #0
 8001278:	461e      	mov	r6, r3
 800127a:	f016 0fff 	tst.w	r6, #255	; 0xff
 800127e:	d14d      	bne.n	800131c <__muldc3+0x330>
 8001280:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8001284:	4632      	mov	r2, r6
 8001286:	463b      	mov	r3, r7
 8001288:	4630      	mov	r0, r6
 800128a:	4639      	mov	r1, r7
 800128c:	f7ff f80c 	bl	80002a8 <__aeabi_dsub>
 8001290:	463b      	mov	r3, r7
 8001292:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001296:	4632      	mov	r2, r6
 8001298:	4630      	mov	r0, r6
 800129a:	4639      	mov	r1, r7
 800129c:	f7ff fc24 	bl	8000ae8 <__aeabi_dcmpeq>
 80012a0:	f04f 0301 	mov.w	r3, #1
 80012a4:	b900      	cbnz	r0, 80012a8 <__muldc3+0x2bc>
 80012a6:	4603      	mov	r3, r0
 80012a8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80012ac:	d00e      	beq.n	80012cc <__muldc3+0x2e0>
 80012ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f04f 0601 	mov.w	r6, #1
 80012ba:	f7ff fc15 	bl	8000ae8 <__aeabi_dcmpeq>
 80012be:	b110      	cbz	r0, 80012c6 <__muldc3+0x2da>
 80012c0:	f04f 0300 	mov.w	r3, #0
 80012c4:	461e      	mov	r6, r3
 80012c6:	f016 0fff 	tst.w	r6, #255	; 0xff
 80012ca:	d127      	bne.n	800131c <__muldc3+0x330>
 80012cc:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 80012d0:	4632      	mov	r2, r6
 80012d2:	463b      	mov	r3, r7
 80012d4:	4630      	mov	r0, r6
 80012d6:	4639      	mov	r1, r7
 80012d8:	f7fe ffe6 	bl	80002a8 <__aeabi_dsub>
 80012dc:	463b      	mov	r3, r7
 80012de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80012e2:	4632      	mov	r2, r6
 80012e4:	4630      	mov	r0, r6
 80012e6:	4639      	mov	r1, r7
 80012e8:	f7ff fbfe 	bl	8000ae8 <__aeabi_dcmpeq>
 80012ec:	f04f 0301 	mov.w	r3, #1
 80012f0:	b900      	cbnz	r0, 80012f4 <__muldc3+0x308>
 80012f2:	4603      	mov	r3, r0
 80012f4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80012f8:	f43f aec2 	beq.w	8001080 <__muldc3+0x94>
 80012fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001300:	4610      	mov	r0, r2
 8001302:	4619      	mov	r1, r3
 8001304:	f04f 0601 	mov.w	r6, #1
 8001308:	f7ff fbee 	bl	8000ae8 <__aeabi_dcmpeq>
 800130c:	b110      	cbz	r0, 8001314 <__muldc3+0x328>
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	461e      	mov	r6, r3
 8001314:	f016 0fff 	tst.w	r6, #255	; 0xff
 8001318:	f43f aeb2 	beq.w	8001080 <__muldc3+0x94>
 800131c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	f7ff fbe0 	bl	8000ae8 <__aeabi_dcmpeq>
 8001328:	2800      	cmp	r0, #0
 800132a:	f000 8121 	beq.w	8001570 <__muldc3+0x584>
 800132e:	4652      	mov	r2, sl
 8001330:	465b      	mov	r3, fp
 8001332:	4650      	mov	r0, sl
 8001334:	4659      	mov	r1, fp
 8001336:	f7ff fbd7 	bl	8000ae8 <__aeabi_dcmpeq>
 800133a:	2800      	cmp	r0, #0
 800133c:	f000 810b 	beq.w	8001556 <__muldc3+0x56a>
 8001340:	4642      	mov	r2, r8
 8001342:	464b      	mov	r3, r9
 8001344:	4640      	mov	r0, r8
 8001346:	4649      	mov	r1, r9
 8001348:	f7ff fbce 	bl	8000ae8 <__aeabi_dcmpeq>
 800134c:	2800      	cmp	r0, #0
 800134e:	f000 80f5 	beq.w	800153c <__muldc3+0x550>
 8001352:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	f7ff fbc5 	bl	8000ae8 <__aeabi_dcmpeq>
 800135e:	2800      	cmp	r0, #0
 8001360:	f000 80df 	beq.w	8001522 <__muldc3+0x536>
 8001364:	4642      	mov	r2, r8
 8001366:	464b      	mov	r3, r9
 8001368:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800136c:	f7ff f954 	bl	8000618 <__aeabi_dmul>
 8001370:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8001374:	4604      	mov	r4, r0
 8001376:	460d      	mov	r5, r1
 8001378:	4632      	mov	r2, r6
 800137a:	463b      	mov	r3, r7
 800137c:	4650      	mov	r0, sl
 800137e:	4659      	mov	r1, fp
 8001380:	f7ff f94a 	bl	8000618 <__aeabi_dmul>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4620      	mov	r0, r4
 800138a:	4629      	mov	r1, r5
 800138c:	f7fe ff8c 	bl	80002a8 <__aeabi_dsub>
 8001390:	2200      	movs	r2, #0
 8001392:	4b7e      	ldr	r3, [pc, #504]	; (800158c <__muldc3+0x5a0>)
 8001394:	f7ff f940 	bl	8000618 <__aeabi_dmul>
 8001398:	4632      	mov	r2, r6
 800139a:	463b      	mov	r3, r7
 800139c:	4604      	mov	r4, r0
 800139e:	460d      	mov	r5, r1
 80013a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80013a4:	f7ff f938 	bl	8000618 <__aeabi_dmul>
 80013a8:	4642      	mov	r2, r8
 80013aa:	4606      	mov	r6, r0
 80013ac:	460f      	mov	r7, r1
 80013ae:	464b      	mov	r3, r9
 80013b0:	4650      	mov	r0, sl
 80013b2:	4659      	mov	r1, fp
 80013b4:	f7ff f930 	bl	8000618 <__aeabi_dmul>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	4630      	mov	r0, r6
 80013be:	4639      	mov	r1, r7
 80013c0:	f7fe ff74 	bl	80002ac <__adddf3>
 80013c4:	2200      	movs	r2, #0
 80013c6:	4b71      	ldr	r3, [pc, #452]	; (800158c <__muldc3+0x5a0>)
 80013c8:	f7ff f926 	bl	8000618 <__aeabi_dmul>
 80013cc:	e9cd 0100 	strd	r0, r1, [sp]
 80013d0:	e656      	b.n	8001080 <__muldc3+0x94>
 80013d2:	f1b9 0f00 	cmp.w	r9, #0
 80013d6:	4b6e      	ldr	r3, [pc, #440]	; (8001590 <__muldc3+0x5a4>)
 80013d8:	bfb8      	it	lt
 80013da:	4b6e      	ldrlt	r3, [pc, #440]	; (8001594 <__muldc3+0x5a8>)
 80013dc:	f04f 0200 	mov.w	r2, #0
 80013e0:	bfb8      	it	lt
 80013e2:	2200      	movlt	r2, #0
 80013e4:	4690      	mov	r8, r2
 80013e6:	4699      	mov	r9, r3
 80013e8:	2200      	movs	r2, #0
 80013ea:	2f00      	cmp	r7, #0
 80013ec:	d15f      	bne.n	80014ae <__muldc3+0x4c2>
 80013ee:	2300      	movs	r3, #0
 80013f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80013f2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80013f6:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80013fa:	ea43 0501 	orr.w	r5, r3, r1
 80013fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001402:	4614      	mov	r4, r2
 8001404:	460b      	mov	r3, r1
 8001406:	4602      	mov	r2, r0
 8001408:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 800140c:	f7ff fb6c 	bl	8000ae8 <__aeabi_dcmpeq>
 8001410:	2800      	cmp	r0, #0
 8001412:	d06a      	beq.n	80014ea <__muldc3+0x4fe>
 8001414:	4652      	mov	r2, sl
 8001416:	465b      	mov	r3, fp
 8001418:	4650      	mov	r0, sl
 800141a:	4659      	mov	r1, fp
 800141c:	f7ff fb64 	bl	8000ae8 <__aeabi_dcmpeq>
 8001420:	2800      	cmp	r0, #0
 8001422:	d19f      	bne.n	8001364 <__muldc3+0x378>
 8001424:	f1bb 0f00 	cmp.w	fp, #0
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	bfbc      	itt	lt
 8001432:	2200      	movlt	r2, #0
 8001434:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 8001438:	4692      	mov	sl, r2
 800143a:	469b      	mov	fp, r3
 800143c:	e792      	b.n	8001364 <__muldc3+0x378>
 800143e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001440:	4b53      	ldr	r3, [pc, #332]	; (8001590 <__muldc3+0x5a4>)
 8001442:	2900      	cmp	r1, #0
 8001444:	bfb8      	it	lt
 8001446:	4b53      	ldrlt	r3, [pc, #332]	; (8001594 <__muldc3+0x5a8>)
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	bfb8      	it	lt
 800144e:	2200      	movlt	r2, #0
 8001450:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001454:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001456:	2200      	movs	r2, #0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d137      	bne.n	80014cc <__muldc3+0x4e0>
 800145c:	2300      	movs	r3, #0
 800145e:	f00b 4100 	and.w	r1, fp, #2147483648	; 0x80000000
 8001462:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001466:	430b      	orrs	r3, r1
 8001468:	4616      	mov	r6, r2
 800146a:	461f      	mov	r7, r3
 800146c:	4642      	mov	r2, r8
 800146e:	464b      	mov	r3, r9
 8001470:	4640      	mov	r0, r8
 8001472:	4649      	mov	r1, r9
 8001474:	46b2      	mov	sl, r6
 8001476:	46bb      	mov	fp, r7
 8001478:	f7ff fb36 	bl	8000ae8 <__aeabi_dcmpeq>
 800147c:	b340      	cbz	r0, 80014d0 <__muldc3+0x4e4>
 800147e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	f7ff fb2f 	bl	8000ae8 <__aeabi_dcmpeq>
 800148a:	2800      	cmp	r0, #0
 800148c:	d03a      	beq.n	8001504 <__muldc3+0x518>
 800148e:	2301      	movs	r3, #1
 8001490:	930e      	str	r3, [sp, #56]	; 0x38
 8001492:	e655      	b.n	8001140 <__muldc3+0x154>
 8001494:	f1b9 0f00 	cmp.w	r9, #0
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	f04f 0300 	mov.w	r3, #0
 80014a0:	bfbc      	itt	lt
 80014a2:	2200      	movlt	r2, #0
 80014a4:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 80014a8:	4690      	mov	r8, r2
 80014aa:	4699      	mov	r9, r3
 80014ac:	2200      	movs	r2, #0
 80014ae:	4b38      	ldr	r3, [pc, #224]	; (8001590 <__muldc3+0x5a4>)
 80014b0:	e79e      	b.n	80013f0 <__muldc3+0x404>
 80014b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80014b4:	2900      	cmp	r1, #0
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	f04f 0300 	mov.w	r3, #0
 80014be:	bfbc      	itt	lt
 80014c0:	2200      	movlt	r2, #0
 80014c2:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 80014c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80014ca:	2200      	movs	r2, #0
 80014cc:	4b30      	ldr	r3, [pc, #192]	; (8001590 <__muldc3+0x5a4>)
 80014ce:	e7c6      	b.n	800145e <__muldc3+0x472>
 80014d0:	f1b9 0f00 	cmp.w	r9, #0
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	f04f 0300 	mov.w	r3, #0
 80014dc:	bfbc      	itt	lt
 80014de:	2200      	movlt	r2, #0
 80014e0:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 80014e4:	4690      	mov	r8, r2
 80014e6:	4699      	mov	r9, r3
 80014e8:	e7c9      	b.n	800147e <__muldc3+0x492>
 80014ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80014ec:	2900      	cmp	r1, #0
 80014ee:	f04f 0200 	mov.w	r2, #0
 80014f2:	f04f 0300 	mov.w	r3, #0
 80014f6:	bfbc      	itt	lt
 80014f8:	2200      	movlt	r2, #0
 80014fa:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 80014fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001502:	e787      	b.n	8001414 <__muldc3+0x428>
 8001504:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001506:	2900      	cmp	r1, #0
 8001508:	f04f 0300 	mov.w	r3, #0
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	bfbc      	itt	lt
 8001512:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 8001516:	2200      	movlt	r2, #0
 8001518:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800151c:	2301      	movs	r3, #1
 800151e:	930e      	str	r3, [sp, #56]	; 0x38
 8001520:	e60e      	b.n	8001140 <__muldc3+0x154>
 8001522:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001524:	2900      	cmp	r1, #0
 8001526:	f04f 0200 	mov.w	r2, #0
 800152a:	f04f 0300 	mov.w	r3, #0
 800152e:	bfbc      	itt	lt
 8001530:	2200      	movlt	r2, #0
 8001532:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 8001536:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800153a:	e713      	b.n	8001364 <__muldc3+0x378>
 800153c:	f1b9 0f00 	cmp.w	r9, #0
 8001540:	f04f 0200 	mov.w	r2, #0
 8001544:	f04f 0300 	mov.w	r3, #0
 8001548:	bfbc      	itt	lt
 800154a:	2200      	movlt	r2, #0
 800154c:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 8001550:	4690      	mov	r8, r2
 8001552:	4699      	mov	r9, r3
 8001554:	e6fd      	b.n	8001352 <__muldc3+0x366>
 8001556:	f1bb 0f00 	cmp.w	fp, #0
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	f04f 0300 	mov.w	r3, #0
 8001562:	bfbc      	itt	lt
 8001564:	2200      	movlt	r2, #0
 8001566:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 800156a:	4692      	mov	sl, r2
 800156c:	469b      	mov	fp, r3
 800156e:	e6e7      	b.n	8001340 <__muldc3+0x354>
 8001570:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001572:	2900      	cmp	r1, #0
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	bfbc      	itt	lt
 800157e:	2200      	movlt	r2, #0
 8001580:	f04f 4300 	movlt.w	r3, #2147483648	; 0x80000000
 8001584:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001588:	e6d1      	b.n	800132e <__muldc3+0x342>
 800158a:	bf00      	nop
 800158c:	7ff00000 	.word	0x7ff00000
 8001590:	3ff00000 	.word	0x3ff00000
 8001594:	bff00000 	.word	0xbff00000

08001598 <__udivmoddi4>:
 8001598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800159c:	9e08      	ldr	r6, [sp, #32]
 800159e:	4604      	mov	r4, r0
 80015a0:	4688      	mov	r8, r1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d14b      	bne.n	800163e <__udivmoddi4+0xa6>
 80015a6:	428a      	cmp	r2, r1
 80015a8:	4615      	mov	r5, r2
 80015aa:	d967      	bls.n	800167c <__udivmoddi4+0xe4>
 80015ac:	fab2 f282 	clz	r2, r2
 80015b0:	b14a      	cbz	r2, 80015c6 <__udivmoddi4+0x2e>
 80015b2:	f1c2 0720 	rsb	r7, r2, #32
 80015b6:	fa01 f302 	lsl.w	r3, r1, r2
 80015ba:	fa20 f707 	lsr.w	r7, r0, r7
 80015be:	4095      	lsls	r5, r2
 80015c0:	ea47 0803 	orr.w	r8, r7, r3
 80015c4:	4094      	lsls	r4, r2
 80015c6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80015ca:	0c23      	lsrs	r3, r4, #16
 80015cc:	fbb8 f7fe 	udiv	r7, r8, lr
 80015d0:	fa1f fc85 	uxth.w	ip, r5
 80015d4:	fb0e 8817 	mls	r8, lr, r7, r8
 80015d8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80015dc:	fb07 f10c 	mul.w	r1, r7, ip
 80015e0:	4299      	cmp	r1, r3
 80015e2:	d909      	bls.n	80015f8 <__udivmoddi4+0x60>
 80015e4:	18eb      	adds	r3, r5, r3
 80015e6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80015ea:	f080 811b 	bcs.w	8001824 <__udivmoddi4+0x28c>
 80015ee:	4299      	cmp	r1, r3
 80015f0:	f240 8118 	bls.w	8001824 <__udivmoddi4+0x28c>
 80015f4:	3f02      	subs	r7, #2
 80015f6:	442b      	add	r3, r5
 80015f8:	1a5b      	subs	r3, r3, r1
 80015fa:	b2a4      	uxth	r4, r4
 80015fc:	fbb3 f0fe 	udiv	r0, r3, lr
 8001600:	fb0e 3310 	mls	r3, lr, r0, r3
 8001604:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001608:	fb00 fc0c 	mul.w	ip, r0, ip
 800160c:	45a4      	cmp	ip, r4
 800160e:	d909      	bls.n	8001624 <__udivmoddi4+0x8c>
 8001610:	192c      	adds	r4, r5, r4
 8001612:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001616:	f080 8107 	bcs.w	8001828 <__udivmoddi4+0x290>
 800161a:	45a4      	cmp	ip, r4
 800161c:	f240 8104 	bls.w	8001828 <__udivmoddi4+0x290>
 8001620:	3802      	subs	r0, #2
 8001622:	442c      	add	r4, r5
 8001624:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001628:	eba4 040c 	sub.w	r4, r4, ip
 800162c:	2700      	movs	r7, #0
 800162e:	b11e      	cbz	r6, 8001638 <__udivmoddi4+0xa0>
 8001630:	40d4      	lsrs	r4, r2
 8001632:	2300      	movs	r3, #0
 8001634:	e9c6 4300 	strd	r4, r3, [r6]
 8001638:	4639      	mov	r1, r7
 800163a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800163e:	428b      	cmp	r3, r1
 8001640:	d909      	bls.n	8001656 <__udivmoddi4+0xbe>
 8001642:	2e00      	cmp	r6, #0
 8001644:	f000 80eb 	beq.w	800181e <__udivmoddi4+0x286>
 8001648:	2700      	movs	r7, #0
 800164a:	e9c6 0100 	strd	r0, r1, [r6]
 800164e:	4638      	mov	r0, r7
 8001650:	4639      	mov	r1, r7
 8001652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001656:	fab3 f783 	clz	r7, r3
 800165a:	2f00      	cmp	r7, #0
 800165c:	d147      	bne.n	80016ee <__udivmoddi4+0x156>
 800165e:	428b      	cmp	r3, r1
 8001660:	d302      	bcc.n	8001668 <__udivmoddi4+0xd0>
 8001662:	4282      	cmp	r2, r0
 8001664:	f200 80fa 	bhi.w	800185c <__udivmoddi4+0x2c4>
 8001668:	1a84      	subs	r4, r0, r2
 800166a:	eb61 0303 	sbc.w	r3, r1, r3
 800166e:	2001      	movs	r0, #1
 8001670:	4698      	mov	r8, r3
 8001672:	2e00      	cmp	r6, #0
 8001674:	d0e0      	beq.n	8001638 <__udivmoddi4+0xa0>
 8001676:	e9c6 4800 	strd	r4, r8, [r6]
 800167a:	e7dd      	b.n	8001638 <__udivmoddi4+0xa0>
 800167c:	b902      	cbnz	r2, 8001680 <__udivmoddi4+0xe8>
 800167e:	deff      	udf	#255	; 0xff
 8001680:	fab2 f282 	clz	r2, r2
 8001684:	2a00      	cmp	r2, #0
 8001686:	f040 808f 	bne.w	80017a8 <__udivmoddi4+0x210>
 800168a:	1b49      	subs	r1, r1, r5
 800168c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001690:	fa1f f885 	uxth.w	r8, r5
 8001694:	2701      	movs	r7, #1
 8001696:	fbb1 fcfe 	udiv	ip, r1, lr
 800169a:	0c23      	lsrs	r3, r4, #16
 800169c:	fb0e 111c 	mls	r1, lr, ip, r1
 80016a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80016a4:	fb08 f10c 	mul.w	r1, r8, ip
 80016a8:	4299      	cmp	r1, r3
 80016aa:	d907      	bls.n	80016bc <__udivmoddi4+0x124>
 80016ac:	18eb      	adds	r3, r5, r3
 80016ae:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80016b2:	d202      	bcs.n	80016ba <__udivmoddi4+0x122>
 80016b4:	4299      	cmp	r1, r3
 80016b6:	f200 80cd 	bhi.w	8001854 <__udivmoddi4+0x2bc>
 80016ba:	4684      	mov	ip, r0
 80016bc:	1a59      	subs	r1, r3, r1
 80016be:	b2a3      	uxth	r3, r4
 80016c0:	fbb1 f0fe 	udiv	r0, r1, lr
 80016c4:	fb0e 1410 	mls	r4, lr, r0, r1
 80016c8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80016cc:	fb08 f800 	mul.w	r8, r8, r0
 80016d0:	45a0      	cmp	r8, r4
 80016d2:	d907      	bls.n	80016e4 <__udivmoddi4+0x14c>
 80016d4:	192c      	adds	r4, r5, r4
 80016d6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80016da:	d202      	bcs.n	80016e2 <__udivmoddi4+0x14a>
 80016dc:	45a0      	cmp	r8, r4
 80016de:	f200 80b6 	bhi.w	800184e <__udivmoddi4+0x2b6>
 80016e2:	4618      	mov	r0, r3
 80016e4:	eba4 0408 	sub.w	r4, r4, r8
 80016e8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80016ec:	e79f      	b.n	800162e <__udivmoddi4+0x96>
 80016ee:	f1c7 0c20 	rsb	ip, r7, #32
 80016f2:	40bb      	lsls	r3, r7
 80016f4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80016f8:	ea4e 0e03 	orr.w	lr, lr, r3
 80016fc:	fa01 f407 	lsl.w	r4, r1, r7
 8001700:	fa20 f50c 	lsr.w	r5, r0, ip
 8001704:	fa21 f30c 	lsr.w	r3, r1, ip
 8001708:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800170c:	4325      	orrs	r5, r4
 800170e:	fbb3 f9f8 	udiv	r9, r3, r8
 8001712:	0c2c      	lsrs	r4, r5, #16
 8001714:	fb08 3319 	mls	r3, r8, r9, r3
 8001718:	fa1f fa8e 	uxth.w	sl, lr
 800171c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8001720:	fb09 f40a 	mul.w	r4, r9, sl
 8001724:	429c      	cmp	r4, r3
 8001726:	fa02 f207 	lsl.w	r2, r2, r7
 800172a:	fa00 f107 	lsl.w	r1, r0, r7
 800172e:	d90b      	bls.n	8001748 <__udivmoddi4+0x1b0>
 8001730:	eb1e 0303 	adds.w	r3, lr, r3
 8001734:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8001738:	f080 8087 	bcs.w	800184a <__udivmoddi4+0x2b2>
 800173c:	429c      	cmp	r4, r3
 800173e:	f240 8084 	bls.w	800184a <__udivmoddi4+0x2b2>
 8001742:	f1a9 0902 	sub.w	r9, r9, #2
 8001746:	4473      	add	r3, lr
 8001748:	1b1b      	subs	r3, r3, r4
 800174a:	b2ad      	uxth	r5, r5
 800174c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001750:	fb08 3310 	mls	r3, r8, r0, r3
 8001754:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8001758:	fb00 fa0a 	mul.w	sl, r0, sl
 800175c:	45a2      	cmp	sl, r4
 800175e:	d908      	bls.n	8001772 <__udivmoddi4+0x1da>
 8001760:	eb1e 0404 	adds.w	r4, lr, r4
 8001764:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001768:	d26b      	bcs.n	8001842 <__udivmoddi4+0x2aa>
 800176a:	45a2      	cmp	sl, r4
 800176c:	d969      	bls.n	8001842 <__udivmoddi4+0x2aa>
 800176e:	3802      	subs	r0, #2
 8001770:	4474      	add	r4, lr
 8001772:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001776:	fba0 8902 	umull	r8, r9, r0, r2
 800177a:	eba4 040a 	sub.w	r4, r4, sl
 800177e:	454c      	cmp	r4, r9
 8001780:	46c2      	mov	sl, r8
 8001782:	464b      	mov	r3, r9
 8001784:	d354      	bcc.n	8001830 <__udivmoddi4+0x298>
 8001786:	d051      	beq.n	800182c <__udivmoddi4+0x294>
 8001788:	2e00      	cmp	r6, #0
 800178a:	d069      	beq.n	8001860 <__udivmoddi4+0x2c8>
 800178c:	ebb1 050a 	subs.w	r5, r1, sl
 8001790:	eb64 0403 	sbc.w	r4, r4, r3
 8001794:	fa04 fc0c 	lsl.w	ip, r4, ip
 8001798:	40fd      	lsrs	r5, r7
 800179a:	40fc      	lsrs	r4, r7
 800179c:	ea4c 0505 	orr.w	r5, ip, r5
 80017a0:	e9c6 5400 	strd	r5, r4, [r6]
 80017a4:	2700      	movs	r7, #0
 80017a6:	e747      	b.n	8001638 <__udivmoddi4+0xa0>
 80017a8:	f1c2 0320 	rsb	r3, r2, #32
 80017ac:	fa20 f703 	lsr.w	r7, r0, r3
 80017b0:	4095      	lsls	r5, r2
 80017b2:	fa01 f002 	lsl.w	r0, r1, r2
 80017b6:	fa21 f303 	lsr.w	r3, r1, r3
 80017ba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80017be:	4338      	orrs	r0, r7
 80017c0:	0c01      	lsrs	r1, r0, #16
 80017c2:	fbb3 f7fe 	udiv	r7, r3, lr
 80017c6:	fa1f f885 	uxth.w	r8, r5
 80017ca:	fb0e 3317 	mls	r3, lr, r7, r3
 80017ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80017d2:	fb07 f308 	mul.w	r3, r7, r8
 80017d6:	428b      	cmp	r3, r1
 80017d8:	fa04 f402 	lsl.w	r4, r4, r2
 80017dc:	d907      	bls.n	80017ee <__udivmoddi4+0x256>
 80017de:	1869      	adds	r1, r5, r1
 80017e0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80017e4:	d22f      	bcs.n	8001846 <__udivmoddi4+0x2ae>
 80017e6:	428b      	cmp	r3, r1
 80017e8:	d92d      	bls.n	8001846 <__udivmoddi4+0x2ae>
 80017ea:	3f02      	subs	r7, #2
 80017ec:	4429      	add	r1, r5
 80017ee:	1acb      	subs	r3, r1, r3
 80017f0:	b281      	uxth	r1, r0
 80017f2:	fbb3 f0fe 	udiv	r0, r3, lr
 80017f6:	fb0e 3310 	mls	r3, lr, r0, r3
 80017fa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80017fe:	fb00 f308 	mul.w	r3, r0, r8
 8001802:	428b      	cmp	r3, r1
 8001804:	d907      	bls.n	8001816 <__udivmoddi4+0x27e>
 8001806:	1869      	adds	r1, r5, r1
 8001808:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800180c:	d217      	bcs.n	800183e <__udivmoddi4+0x2a6>
 800180e:	428b      	cmp	r3, r1
 8001810:	d915      	bls.n	800183e <__udivmoddi4+0x2a6>
 8001812:	3802      	subs	r0, #2
 8001814:	4429      	add	r1, r5
 8001816:	1ac9      	subs	r1, r1, r3
 8001818:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800181c:	e73b      	b.n	8001696 <__udivmoddi4+0xfe>
 800181e:	4637      	mov	r7, r6
 8001820:	4630      	mov	r0, r6
 8001822:	e709      	b.n	8001638 <__udivmoddi4+0xa0>
 8001824:	4607      	mov	r7, r0
 8001826:	e6e7      	b.n	80015f8 <__udivmoddi4+0x60>
 8001828:	4618      	mov	r0, r3
 800182a:	e6fb      	b.n	8001624 <__udivmoddi4+0x8c>
 800182c:	4541      	cmp	r1, r8
 800182e:	d2ab      	bcs.n	8001788 <__udivmoddi4+0x1f0>
 8001830:	ebb8 0a02 	subs.w	sl, r8, r2
 8001834:	eb69 020e 	sbc.w	r2, r9, lr
 8001838:	3801      	subs	r0, #1
 800183a:	4613      	mov	r3, r2
 800183c:	e7a4      	b.n	8001788 <__udivmoddi4+0x1f0>
 800183e:	4660      	mov	r0, ip
 8001840:	e7e9      	b.n	8001816 <__udivmoddi4+0x27e>
 8001842:	4618      	mov	r0, r3
 8001844:	e795      	b.n	8001772 <__udivmoddi4+0x1da>
 8001846:	4667      	mov	r7, ip
 8001848:	e7d1      	b.n	80017ee <__udivmoddi4+0x256>
 800184a:	4681      	mov	r9, r0
 800184c:	e77c      	b.n	8001748 <__udivmoddi4+0x1b0>
 800184e:	3802      	subs	r0, #2
 8001850:	442c      	add	r4, r5
 8001852:	e747      	b.n	80016e4 <__udivmoddi4+0x14c>
 8001854:	f1ac 0c02 	sub.w	ip, ip, #2
 8001858:	442b      	add	r3, r5
 800185a:	e72f      	b.n	80016bc <__udivmoddi4+0x124>
 800185c:	4638      	mov	r0, r7
 800185e:	e708      	b.n	8001672 <__udivmoddi4+0xda>
 8001860:	4637      	mov	r7, r6
 8001862:	e6e9      	b.n	8001638 <__udivmoddi4+0xa0>

08001864 <__aeabi_idiv0>:
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop

08001868 <HAL_ADC_ConvCpltCallback>:
	         copy_LP(firCoef_LP, firCoef_LP_09);
	         copy_HP(firCoef_HP, firCoef_HP_09);
	       }
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001868:	b590      	push	{r4, r7, lr}
 800186a:	f5ad 5d40 	sub.w	sp, sp, #12288	; 0x3000
 800186e:	b08f      	sub	sp, #60	; 0x3c
 8001870:	af00      	add	r7, sp, #0
 8001872:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001876:	3b34      	subs	r3, #52	; 0x34
 8001878:	6018      	str	r0, [r3, #0]
	HAL_ADC_Stop_IT(&hadc3);
 800187a:	48b0      	ldr	r0, [pc, #704]	; (8001b3c <HAL_ADC_ConvCpltCallback+0x2d4>)
 800187c:	f002 fe70 	bl	8004560 <HAL_ADC_Stop_IT>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, 1);
 8001880:	2201      	movs	r2, #1
 8001882:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001886:	48ae      	ldr	r0, [pc, #696]	; (8001b40 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001888:	f004 fe0a 	bl	80064a0 <HAL_GPIO_WritePin>
	for(int i = 0; i < BUFFER_SIZE; ++i) {
 800188c:	2300      	movs	r3, #0
 800188e:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001892:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	e03e      	b.n	8001918 <HAL_ADC_ConvCpltCallback+0xb0>
				array[i] = -amplitude + (float)buffer[i]/FS_INT * 2;
 800189a:	4aaa      	ldr	r2, [pc, #680]	; (8001b44 <HAL_ADC_ConvCpltCallback+0x2dc>)
 800189c:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80018a0:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	ee07 3a90 	vmov	s15, r3
 80018b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018b4:	eddf 6aa4 	vldr	s13, [pc, #656]	; 8001b48 <HAL_ADC_ConvCpltCallback+0x2e0>
 80018b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018bc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80018c0:	4ba2      	ldr	r3, [pc, #648]	; (8001b4c <HAL_ADC_ConvCpltCallback+0x2e4>)
 80018c2:	edd3 7a00 	vldr	s15, [r3]
 80018c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018ca:	4aa1      	ldr	r2, [pc, #644]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x2e8>)
 80018cc:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80018d0:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	4413      	add	r3, r2
 80018da:	edc3 7a00 	vstr	s15, [r3]
				arrayInt[i] = buffer[i];
 80018de:	4a99      	ldr	r2, [pc, #612]	; (8001b44 <HAL_ADC_ConvCpltCallback+0x2dc>)
 80018e0:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80018e4:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	4619      	mov	r1, r3
 80018f2:	4a98      	ldr	r2, [pc, #608]	; (8001b54 <HAL_ADC_ConvCpltCallback+0x2ec>)
 80018f4:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80018f8:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < BUFFER_SIZE; ++i) {
 8001902:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001906:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	3301      	adds	r3, #1
 800190e:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001912:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 800191c:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001926:	dbb8      	blt.n	800189a <HAL_ADC_ConvCpltCallback+0x32>
			}

		float sum = 0;
 8001928:	f04f 0300 	mov.w	r3, #0
 800192c:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001930:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8001934:	6013      	str	r3, [r2, #0]

		if(!lowpass) {										//!lowpass= 1 -> HP
 8001936:	4b88      	ldr	r3, [pc, #544]	; (8001b58 <HAL_ADC_ConvCpltCallback+0x2f0>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	f083 0301 	eor.w	r3, r3, #1
 800193e:	b2db      	uxtb	r3, r3
 8001940:	2b00      	cmp	r3, #0
 8001942:	f000 80b4 	beq.w	8001aae <HAL_ADC_ConvCpltCallback+0x246>
			for(int n = 0; n < BUFFER_SIZE; ++n) {
 8001946:	2300      	movs	r3, #0
 8001948:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800194c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	e0a2      	b.n	8001a9a <HAL_ADC_ConvCpltCallback+0x232>
				for(int k = 0; k < FILTER_ORDER; ++k) {
 8001954:	2300      	movs	r3, #0
 8001956:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800195a:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800195e:	6013      	str	r3, [r2, #0]
 8001960:	e06f      	b.n	8001a42 <HAL_ADC_ConvCpltCallback+0x1da>
					if(n - k >= 0)
 8001962:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001966:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001970:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	db2a      	blt.n	80019d2 <HAL_ADC_ConvCpltCallback+0x16a>
						sum += firCoef_LP[k] * array[n-k];
 800197c:	4a77      	ldr	r2, [pc, #476]	; (8001b5c <HAL_ADC_ConvCpltCallback+0x2f4>)
 800197e:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001982:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4413      	add	r3, r2
 800198c:	ed93 7a00 	vldr	s14, [r3]
 8001990:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001994:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 800199e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	4a6a      	ldr	r2, [pc, #424]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x2e8>)
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	4413      	add	r3, r2
 80019ac:	edd3 7a00 	vldr	s15, [r3]
 80019b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b4:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80019b8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80019bc:	ed93 7a00 	vldr	s14, [r3]
 80019c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c4:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80019c8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80019cc:	edc3 7a00 	vstr	s15, [r3]
 80019d0:	e02c      	b.n	8001a2c <HAL_ADC_ConvCpltCallback+0x1c4>
					else
						sum += firCoef_LP[k] * arrayFormer[BUFFER_SIZE + n - k + 1];
 80019d2:	4a62      	ldr	r2, [pc, #392]	; (8001b5c <HAL_ADC_ConvCpltCallback+0x2f4>)
 80019d4:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80019d8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4413      	add	r3, r2
 80019e2:	ed93 7a00 	vldr	s14, [r3]
 80019e6:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80019ea:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 80019f4:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80019f8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	3301      	adds	r3, #1
 8001a02:	4a57      	ldr	r2, [pc, #348]	; (8001b60 <HAL_ADC_ConvCpltCallback+0x2f8>)
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4413      	add	r3, r2
 8001a08:	edd3 7a00 	vldr	s15, [r3]
 8001a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a10:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001a14:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001a18:	ed93 7a00 	vldr	s14, [r3]
 8001a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a20:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001a24:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001a28:	edc3 7a00 	vstr	s15, [r3]
				for(int k = 0; k < FILTER_ORDER; ++k) {
 8001a2c:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001a30:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	3301      	adds	r3, #1
 8001a38:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001a3c:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001a46:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2b1f      	cmp	r3, #31
 8001a4e:	dd88      	ble.n	8001962 <HAL_ADC_ConvCpltCallback+0xfa>
				}
				filteredArray[n] = sum;
 8001a50:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001a54:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001a58:	edd3 7a00 	vldr	s15, [r3]
 8001a5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a60:	ee17 3a90 	vmov	r3, s15
 8001a64:	b299      	uxth	r1, r3
 8001a66:	4a3f      	ldr	r2, [pc, #252]	; (8001b64 <HAL_ADC_ConvCpltCallback+0x2fc>)
 8001a68:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001a6c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sum = 0;
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001a7e:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8001a82:	6013      	str	r3, [r2, #0]
			for(int n = 0; n < BUFFER_SIZE; ++n) {
 8001a84:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001a88:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001a94:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8001a98:	6013      	str	r3, [r2, #0]
 8001a9a:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001a9e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001aa8:	f6ff af54 	blt.w	8001954 <HAL_ADC_ConvCpltCallback+0xec>
 8001aac:	e0cc      	b.n	8001c48 <HAL_ADC_ConvCpltCallback+0x3e0>
			}
		} else {											//!lowpass = 0 -> LP
			for(int n = 0; n < BUFFER_SIZE; ++n) {			//L = BUFFER_SIZE
 8001aae:	2300      	movs	r3, #0
 8001ab0:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001ab4:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8001ab8:	6013      	str	r3, [r2, #0]
 8001aba:	e0bc      	b.n	8001c36 <HAL_ADC_ConvCpltCallback+0x3ce>
				for(int k = 0; k < FILTER_ORDER; ++k) {	//N = L - 1 = BUFFER_SIZE - 1
 8001abc:	2300      	movs	r3, #0
 8001abe:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001ac2:	f102 0220 	add.w	r2, r2, #32
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	e088      	b.n	8001bdc <HAL_ADC_ConvCpltCallback+0x374>
					if(n - k >= 0)
 8001aca:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001ace:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001ad8:	f103 0320 	add.w	r3, r3, #32
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	db43      	blt.n	8001b6c <HAL_ADC_ConvCpltCallback+0x304>
						sum += firCoef_HP[k] * array[n-k];
 8001ae4:	4a20      	ldr	r2, [pc, #128]	; (8001b68 <HAL_ADC_ConvCpltCallback+0x300>)
 8001ae6:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001aea:	f103 0320 	add.w	r3, r3, #32
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4413      	add	r3, r2
 8001af4:	ed93 7a00 	vldr	s14, [r3]
 8001af8:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001afc:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001b06:	f103 0320 	add.w	r3, r3, #32
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	4a10      	ldr	r2, [pc, #64]	; (8001b50 <HAL_ADC_ConvCpltCallback+0x2e8>)
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	edd3 7a00 	vldr	s15, [r3]
 8001b18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b1c:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001b20:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001b24:	ed93 7a00 	vldr	s14, [r3]
 8001b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2c:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001b30:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001b34:	edc3 7a00 	vstr	s15, [r3]
 8001b38:	e045      	b.n	8001bc6 <HAL_ADC_ConvCpltCallback+0x35e>
 8001b3a:	bf00      	nop
 8001b3c:	200023f0 	.word	0x200023f0
 8001b40:	40021800 	.word	0x40021800
 8001b44:	20004438 	.word	0x20004438
 8001b48:	457ff000 	.word	0x457ff000
 8001b4c:	20000004 	.word	0x20000004
 8001b50:	20005c3c 	.word	0x20005c3c
 8001b54:	20002438 	.word	0x20002438
 8001b58:	20000003 	.word	0x20000003
 8001b5c:	2000038c 	.word	0x2000038c
 8001b60:	20003438 	.word	0x20003438
 8001b64:	20004c38 	.word	0x20004c38
 8001b68:	2000138c 	.word	0x2000138c
					else
						sum += firCoef_HP[k] * arrayFormer[BUFFER_SIZE + n - k + 1];
 8001b6c:	4ace      	ldr	r2, [pc, #824]	; (8001ea8 <HAL_ADC_ConvCpltCallback+0x640>)
 8001b6e:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001b72:	f103 0320 	add.w	r3, r3, #32
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	ed93 7a00 	vldr	s14, [r3]
 8001b80:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001b84:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8001b8e:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001b92:	f103 0320 	add.w	r3, r3, #32
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	4ac3      	ldr	r2, [pc, #780]	; (8001eac <HAL_ADC_ConvCpltCallback+0x644>)
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	edd3 7a00 	vldr	s15, [r3]
 8001ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001baa:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001bae:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001bb2:	ed93 7a00 	vldr	s14, [r3]
 8001bb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bba:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001bbe:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001bc2:	edc3 7a00 	vstr	s15, [r3]
				for(int k = 0; k < FILTER_ORDER; ++k) {	//N = L - 1 = BUFFER_SIZE - 1
 8001bc6:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001bca:	f103 0320 	add.w	r3, r3, #32
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001bd6:	f102 0220 	add.w	r2, r2, #32
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001be0:	f103 0320 	add.w	r3, r3, #32
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2b1f      	cmp	r3, #31
 8001be8:	f77f af6f 	ble.w	8001aca <HAL_ADC_ConvCpltCallback+0x262>
				}
				filteredArray[n] = sum;
 8001bec:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001bf0:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001bf4:	edd3 7a00 	vldr	s15, [r3]
 8001bf8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bfc:	ee17 3a90 	vmov	r3, s15
 8001c00:	b299      	uxth	r1, r3
 8001c02:	4aab      	ldr	r2, [pc, #684]	; (8001eb0 <HAL_ADC_ConvCpltCallback+0x648>)
 8001c04:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001c08:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sum = 0;
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001c1a:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8001c1e:	6013      	str	r3, [r2, #0]
			for(int n = 0; n < BUFFER_SIZE; ++n) {			//L = BUFFER_SIZE
 8001c20:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001c24:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001c30:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8001c34:	6013      	str	r3, [r2, #0]
 8001c36:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001c3a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c44:	f6ff af3a 	blt.w	8001abc <HAL_ADC_ConvCpltCallback+0x254>
			}
		}
			for(int i = 0; i < BUFFER_SIZE; i++) {
 8001c48:	2300      	movs	r3, #0
 8001c4a:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001c4e:	f102 021c 	add.w	r2, r2, #28
 8001c52:	6013      	str	r3, [r2, #0]
 8001c54:	e033      	b.n	8001cbe <HAL_ADC_ConvCpltCallback+0x456>
				filteredArray_int[i] = filteredArray[i] * FS_INT_HALF + FS_INT_HALF;
 8001c56:	4a96      	ldr	r2, [pc, #600]	; (8001eb0 <HAL_ADC_ConvCpltCallback+0x648>)
 8001c58:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001c5c:	f103 031c 	add.w	r3, r3, #28
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c66:	b29b      	uxth	r3, r3
 8001c68:	3301      	adds	r3, #1
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	02d2      	lsls	r2, r2, #11
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	b299      	uxth	r1, r3
 8001c74:	4a8f      	ldr	r2, [pc, #572]	; (8001eb4 <HAL_ADC_ConvCpltCallback+0x64c>)
 8001c76:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001c7a:	f103 031c 	add.w	r3, r3, #28
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				arrayFormer[i] = array[i];
 8001c84:	4a8c      	ldr	r2, [pc, #560]	; (8001eb8 <HAL_ADC_ConvCpltCallback+0x650>)
 8001c86:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001c8a:	f103 031c 	add.w	r3, r3, #28
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	4985      	ldr	r1, [pc, #532]	; (8001eac <HAL_ADC_ConvCpltCallback+0x644>)
 8001c98:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001c9c:	f103 031c 	add.w	r3, r3, #28
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	601a      	str	r2, [r3, #0]
			for(int i = 0; i < BUFFER_SIZE; i++) {
 8001ca8:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001cac:	f103 031c 	add.w	r3, r3, #28
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001cb8:	f102 021c 	add.w	r2, r2, #28
 8001cbc:	6013      	str	r3, [r2, #0]
 8001cbe:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001cc2:	f103 031c 	add.w	r3, r3, #28
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ccc:	dbc3      	blt.n	8001c56 <HAL_ADC_ConvCpltCallback+0x3ee>
			}

		if(!signal_q) {
 8001cce:	4b7b      	ldr	r3, [pc, #492]	; (8001ebc <HAL_ADC_ConvCpltCallback+0x654>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	f083 0301 	eor.w	r3, r3, #1
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f000 813d 	beq.w	8001f58 <HAL_ADC_ConvCpltCallback+0x6f0>

			if(filtered){
 8001cde:	4b78      	ldr	r3, [pc, #480]	; (8001ec0 <HAL_ADC_ConvCpltCallback+0x658>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	f000 8093 	beq.w	8001e0e <HAL_ADC_ConvCpltCallback+0x5a6>
				int spectrum_int[BUFFER_SIZE];
				float complex vector[BUFFER_SIZE];
				for (int k = 0; k < BUFFER_SIZE; k++){
 8001ce8:	2300      	movs	r3, #0
 8001cea:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001cee:	f102 0218 	add.w	r2, r2, #24
 8001cf2:	6013      	str	r3, [r2, #0]
 8001cf4:	e02c      	b.n	8001d50 <HAL_ADC_ConvCpltCallback+0x4e8>
					vector[k] = (float) filteredArray_int[k];
 8001cf6:	4a6f      	ldr	r2, [pc, #444]	; (8001eb4 <HAL_ADC_ConvCpltCallback+0x64c>)
 8001cf8:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001cfc:	f103 0318 	add.w	r3, r3, #24
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	ee07 3a90 	vmov	s15, r3
 8001d0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d10:	ee17 4a90 	vmov	r4, s15
 8001d14:	f04f 0000 	mov.w	r0, #0
 8001d18:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001d1c:	f103 0318 	add.w	r3, r3, #24
 8001d20:	3b2c      	subs	r3, #44	; 0x2c
 8001d22:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001d26:	f102 0218 	add.w	r2, r2, #24
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	00d1      	lsls	r1, r2, #3
 8001d2e:	4419      	add	r1, r3
 8001d30:	600c      	str	r4, [r1, #0]
 8001d32:	00d2      	lsls	r2, r2, #3
 8001d34:	4413      	add	r3, r2
 8001d36:	3304      	adds	r3, #4
 8001d38:	6018      	str	r0, [r3, #0]
				for (int k = 0; k < BUFFER_SIZE; k++){
 8001d3a:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001d3e:	f103 0318 	add.w	r3, r3, #24
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	3301      	adds	r3, #1
 8001d46:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001d4a:	f102 0218 	add.w	r2, r2, #24
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001d54:	f103 0318 	add.w	r3, r3, #24
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d5e:	dbca      	blt.n	8001cf6 <HAL_ADC_ConvCpltCallback+0x48e>
				}
				fft(vector, BUFFER_SIZE);
 8001d60:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001d64:	f103 0318 	add.w	r3, r3, #24
 8001d68:	3b2c      	subs	r3, #44	; 0x2c
 8001d6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 ff4b 	bl	8002c0a <fft>
				for (int k = 0; k < BUFFER_SIZE; k++){
 8001d74:	2300      	movs	r3, #0
 8001d76:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001d7a:	f102 0214 	add.w	r2, r2, #20
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	e035      	b.n	8001dee <HAL_ADC_ConvCpltCallback+0x586>
					spectrum_int[k] = (int) cabsf(vector[k]);
 8001d82:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001d86:	f103 0318 	add.w	r3, r3, #24
 8001d8a:	3b2c      	subs	r3, #44	; 0x2c
 8001d8c:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001d90:	f102 0214 	add.w	r2, r2, #20
 8001d94:	6812      	ldr	r2, [r2, #0]
 8001d96:	00d1      	lsls	r1, r2, #3
 8001d98:	4419      	add	r1, r3
 8001d9a:	6809      	ldr	r1, [r1, #0]
 8001d9c:	00d2      	lsls	r2, r2, #3
 8001d9e:	4413      	add	r3, r2
 8001da0:	3304      	adds	r3, #4
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	ee07 1a10 	vmov	s14, r1
 8001da8:	ee07 3a90 	vmov	s15, r3
 8001dac:	eeb0 0a47 	vmov.f32	s0, s14
 8001db0:	eef0 0a67 	vmov.f32	s1, s15
 8001db4:	f00c fcf1 	bl	800e79a <cabsf>
 8001db8:	eef0 7a40 	vmov.f32	s15, s0
 8001dbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dc0:	ee17 1a90 	vmov	r1, s15
 8001dc4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001dc8:	3b2c      	subs	r3, #44	; 0x2c
 8001dca:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001dce:	f102 0214 	add.w	r2, r2, #20
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				for (int k = 0; k < BUFFER_SIZE; k++){
 8001dd8:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001ddc:	f103 0314 	add.w	r3, r3, #20
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	3301      	adds	r3, #1
 8001de4:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001de8:	f102 0214 	add.w	r2, r2, #20
 8001dec:	6013      	str	r3, [r2, #0]
 8001dee:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001df2:	f103 0314 	add.w	r3, r3, #20
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dfc:	dbc1      	blt.n	8001d82 <HAL_ADC_ConvCpltCallback+0x51a>
				}
				ShowSignal(spectrum_int, "SPECTRUM");
 8001dfe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e02:	3b2c      	subs	r3, #44	; 0x2c
 8001e04:	492f      	ldr	r1, [pc, #188]	; (8001ec4 <HAL_ADC_ConvCpltCallback+0x65c>)
 8001e06:	4618      	mov	r0, r3
 8001e08:	f001 fdec 	bl	80039e4 <ShowSignal>
 8001e0c:	e0b1      	b.n	8001f72 <HAL_ADC_ConvCpltCallback+0x70a>
			} else {
				int spectrum_int[BUFFER_SIZE];
				float complex vector[BUFFER_SIZE];
				for (int k = 0; k < BUFFER_SIZE; k++){
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001e14:	f102 0210 	add.w	r2, r2, #16
 8001e18:	6013      	str	r3, [r2, #0]
 8001e1a:	e02b      	b.n	8001e74 <HAL_ADC_ConvCpltCallback+0x60c>
					vector[k] = (float) arrayInt[k];
 8001e1c:	4a2a      	ldr	r2, [pc, #168]	; (8001ec8 <HAL_ADC_ConvCpltCallback+0x660>)
 8001e1e:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001e22:	f103 0310 	add.w	r3, r3, #16
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e2c:	ee07 3a90 	vmov	s15, r3
 8001e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e34:	ee17 4a90 	vmov	r4, s15
 8001e38:	f04f 0000 	mov.w	r0, #0
 8001e3c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001e40:	f103 0318 	add.w	r3, r3, #24
 8001e44:	3b2c      	subs	r3, #44	; 0x2c
 8001e46:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001e4a:	f102 0210 	add.w	r2, r2, #16
 8001e4e:	6812      	ldr	r2, [r2, #0]
 8001e50:	00d1      	lsls	r1, r2, #3
 8001e52:	4419      	add	r1, r3
 8001e54:	600c      	str	r4, [r1, #0]
 8001e56:	00d2      	lsls	r2, r2, #3
 8001e58:	4413      	add	r3, r2
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	6018      	str	r0, [r3, #0]
				for (int k = 0; k < BUFFER_SIZE; k++){
 8001e5e:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001e62:	f103 0310 	add.w	r3, r3, #16
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001e6e:	f102 0210 	add.w	r2, r2, #16
 8001e72:	6013      	str	r3, [r2, #0]
 8001e74:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001e78:	f103 0310 	add.w	r3, r3, #16
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e82:	dbcb      	blt.n	8001e1c <HAL_ADC_ConvCpltCallback+0x5b4>
				}
				fft(vector, BUFFER_SIZE);
 8001e84:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001e88:	f103 0318 	add.w	r3, r3, #24
 8001e8c:	3b2c      	subs	r3, #44	; 0x2c
 8001e8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e92:	4618      	mov	r0, r3
 8001e94:	f000 feb9 	bl	8002c0a <fft>
				for (int k = 0; k < BUFFER_SIZE; k++){
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001e9e:	f102 020c 	add.w	r2, r2, #12
 8001ea2:	6013      	str	r3, [r2, #0]
 8001ea4:	e048      	b.n	8001f38 <HAL_ADC_ConvCpltCallback+0x6d0>
 8001ea6:	bf00      	nop
 8001ea8:	2000138c 	.word	0x2000138c
 8001eac:	20003438 	.word	0x20003438
 8001eb0:	20004c38 	.word	0x20004c38
 8001eb4:	20005438 	.word	0x20005438
 8001eb8:	20005c3c 	.word	0x20005c3c
 8001ebc:	20000002 	.word	0x20000002
 8001ec0:	20000220 	.word	0x20000220
 8001ec4:	0800ff50 	.word	0x0800ff50
 8001ec8:	20002438 	.word	0x20002438
					spectrum_int[k] = (int) cabsf(vector[k]);
 8001ecc:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001ed0:	f103 0318 	add.w	r3, r3, #24
 8001ed4:	3b2c      	subs	r3, #44	; 0x2c
 8001ed6:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001eda:	f102 020c 	add.w	r2, r2, #12
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	00d1      	lsls	r1, r2, #3
 8001ee2:	4419      	add	r1, r3
 8001ee4:	6809      	ldr	r1, [r1, #0]
 8001ee6:	00d2      	lsls	r2, r2, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	3304      	adds	r3, #4
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	ee07 1a10 	vmov	s14, r1
 8001ef2:	ee07 3a90 	vmov	s15, r3
 8001ef6:	eeb0 0a47 	vmov.f32	s0, s14
 8001efa:	eef0 0a67 	vmov.f32	s1, s15
 8001efe:	f00c fc4c 	bl	800e79a <cabsf>
 8001f02:	eef0 7a40 	vmov.f32	s15, s0
 8001f06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f0a:	ee17 1a90 	vmov	r1, s15
 8001f0e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f12:	3b2c      	subs	r3, #44	; 0x2c
 8001f14:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001f18:	f102 020c 	add.w	r2, r2, #12
 8001f1c:	6812      	ldr	r2, [r2, #0]
 8001f1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				for (int k = 0; k < BUFFER_SIZE; k++){
 8001f22:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001f26:	f103 030c 	add.w	r3, r3, #12
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001f32:	f102 020c 	add.w	r2, r2, #12
 8001f36:	6013      	str	r3, [r2, #0]
 8001f38:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001f3c:	f103 030c 	add.w	r3, r3, #12
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f46:	dbc1      	blt.n	8001ecc <HAL_ADC_ConvCpltCallback+0x664>
				}
				ShowSignal(spectrum_int, "SPECTRUM");
 8001f48:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f4c:	3b2c      	subs	r3, #44	; 0x2c
 8001f4e:	4910      	ldr	r1, [pc, #64]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x728>)
 8001f50:	4618      	mov	r0, r3
 8001f52:	f001 fd47 	bl	80039e4 <ShowSignal>
 8001f56:	e00c      	b.n	8001f72 <HAL_ADC_ConvCpltCallback+0x70a>
			}
		} else {
			if(filtered){
 8001f58:	4b0e      	ldr	r3, [pc, #56]	; (8001f94 <HAL_ADC_ConvCpltCallback+0x72c>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d004      	beq.n	8001f6a <HAL_ADC_ConvCpltCallback+0x702>
				ShowSignal(filteredArray_int, "SIGNAL");
 8001f60:	490d      	ldr	r1, [pc, #52]	; (8001f98 <HAL_ADC_ConvCpltCallback+0x730>)
 8001f62:	480e      	ldr	r0, [pc, #56]	; (8001f9c <HAL_ADC_ConvCpltCallback+0x734>)
 8001f64:	f001 fd3e 	bl	80039e4 <ShowSignal>
 8001f68:	e003      	b.n	8001f72 <HAL_ADC_ConvCpltCallback+0x70a>
			} else {
				ShowSignal(arrayInt, "SIGNAL");
 8001f6a:	490b      	ldr	r1, [pc, #44]	; (8001f98 <HAL_ADC_ConvCpltCallback+0x730>)
 8001f6c:	480c      	ldr	r0, [pc, #48]	; (8001fa0 <HAL_ADC_ConvCpltCallback+0x738>)
 8001f6e:	f001 fd39 	bl	80039e4 <ShowSignal>
			}
		}
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f78:	480a      	ldr	r0, [pc, #40]	; (8001fa4 <HAL_ADC_ConvCpltCallback+0x73c>)
 8001f7a:	f004 fa91 	bl	80064a0 <HAL_GPIO_WritePin>

		HAL_ADC_Start_IT(&hadc3);
 8001f7e:	480a      	ldr	r0, [pc, #40]	; (8001fa8 <HAL_ADC_ConvCpltCallback+0x740>)
 8001f80:	f002 fa1e 	bl	80043c0 <HAL_ADC_Start_IT>

}
 8001f84:	bf00      	nop
 8001f86:	f507 5740 	add.w	r7, r7, #12288	; 0x3000
 8001f8a:	373c      	adds	r7, #60	; 0x3c
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd90      	pop	{r4, r7, pc}
 8001f90:	0800ff50 	.word	0x0800ff50
 8001f94:	20000220 	.word	0x20000220
 8001f98:	0800ff5c 	.word	0x0800ff5c
 8001f9c:	20005438 	.word	0x20005438
 8001fa0:	20002438 	.word	0x20002438
 8001fa4:	40021800 	.word	0x40021800
 8001fa8:	200023f0 	.word	0x200023f0

08001fac <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001fb2:	1d3b      	adds	r3, r7, #4
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001fbe:	4b2b      	ldr	r3, [pc, #172]	; (800206c <MX_ADC3_Init+0xc0>)
 8001fc0:	4a2b      	ldr	r2, [pc, #172]	; (8002070 <MX_ADC3_Init+0xc4>)
 8001fc2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001fc4:	4b29      	ldr	r3, [pc, #164]	; (800206c <MX_ADC3_Init+0xc0>)
 8001fc6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001fca:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001fcc:	4b27      	ldr	r3, [pc, #156]	; (800206c <MX_ADC3_Init+0xc0>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001fd2:	4b26      	ldr	r3, [pc, #152]	; (800206c <MX_ADC3_Init+0xc0>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001fd8:	4b24      	ldr	r3, [pc, #144]	; (800206c <MX_ADC3_Init+0xc0>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001fde:	4b23      	ldr	r3, [pc, #140]	; (800206c <MX_ADC3_Init+0xc0>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fe6:	4b21      	ldr	r3, [pc, #132]	; (800206c <MX_ADC3_Init+0xc0>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fec:	4b1f      	ldr	r3, [pc, #124]	; (800206c <MX_ADC3_Init+0xc0>)
 8001fee:	4a21      	ldr	r2, [pc, #132]	; (8002074 <MX_ADC3_Init+0xc8>)
 8001ff0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ff2:	4b1e      	ldr	r3, [pc, #120]	; (800206c <MX_ADC3_Init+0xc0>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001ff8:	4b1c      	ldr	r3, [pc, #112]	; (800206c <MX_ADC3_Init+0xc0>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001ffe:	4b1b      	ldr	r3, [pc, #108]	; (800206c <MX_ADC3_Init+0xc0>)
 8002000:	2201      	movs	r2, #1
 8002002:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002006:	4b19      	ldr	r3, [pc, #100]	; (800206c <MX_ADC3_Init+0xc0>)
 8002008:	2201      	movs	r2, #1
 800200a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800200c:	4817      	ldr	r0, [pc, #92]	; (800206c <MX_ADC3_Init+0xc0>)
 800200e:	f002 f993 	bl	8004338 <HAL_ADC_Init>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8002018:	f001 fe82 	bl	8003d20 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800201c:	2304      	movs	r3, #4
 800201e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 8002020:	2301      	movs	r3, #1
 8002022:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002024:	2307      	movs	r3, #7
 8002026:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002028:	1d3b      	adds	r3, r7, #4
 800202a:	4619      	mov	r1, r3
 800202c:	480f      	ldr	r0, [pc, #60]	; (800206c <MX_ADC3_Init+0xc0>)
 800202e:	f002 fbdb 	bl	80047e8 <HAL_ADC_ConfigChannel>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8002038:	f001 fe72 	bl	8003d20 <Error_Handler>
  }

  /* USER CODE BEGIN ADC3_Init 1 */
  for(int i = 0; i < BUFFER_SIZE; ++i){
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]
 8002040:	e00c      	b.n	800205c <MX_ADC3_Init+0xb0>
	  arrayFormer[i] = array[i];
 8002042:	4a0d      	ldr	r2, [pc, #52]	; (8002078 <MX_ADC3_Init+0xcc>)
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	490b      	ldr	r1, [pc, #44]	; (800207c <MX_ADC3_Init+0xd0>)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	440b      	add	r3, r1
 8002054:	601a      	str	r2, [r3, #0]
  for(int i = 0; i < BUFFER_SIZE; ++i){
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002062:	dbee      	blt.n	8002042 <MX_ADC3_Init+0x96>
  }
   /* USER CODE END ADC3_Init 1 */

}
 8002064:	bf00      	nop
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	200023f0 	.word	0x200023f0
 8002070:	40012200 	.word	0x40012200
 8002074:	0f000001 	.word	0x0f000001
 8002078:	20005c3c 	.word	0x20005c3c
 800207c:	20003438 	.word	0x20003438

08002080 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08a      	sub	sp, #40	; 0x28
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a2f      	ldr	r2, [pc, #188]	; (800215c <HAL_ADC_MspInit+0xdc>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d158      	bne.n	8002154 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	4b2e      	ldr	r3, [pc, #184]	; (8002160 <HAL_ADC_MspInit+0xe0>)
 80020a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020aa:	4a2d      	ldr	r2, [pc, #180]	; (8002160 <HAL_ADC_MspInit+0xe0>)
 80020ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020b0:	6453      	str	r3, [r2, #68]	; 0x44
 80020b2:	4b2b      	ldr	r3, [pc, #172]	; (8002160 <HAL_ADC_MspInit+0xe0>)
 80020b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	4b27      	ldr	r3, [pc, #156]	; (8002160 <HAL_ADC_MspInit+0xe0>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	4a26      	ldr	r2, [pc, #152]	; (8002160 <HAL_ADC_MspInit+0xe0>)
 80020c8:	f043 0320 	orr.w	r3, r3, #32
 80020cc:	6313      	str	r3, [r2, #48]	; 0x30
 80020ce:	4b24      	ldr	r3, [pc, #144]	; (8002160 <HAL_ADC_MspInit+0xe0>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	f003 0320 	and.w	r3, r3, #32
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF6     ------> ADC3_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80020da:	2340      	movs	r3, #64	; 0x40
 80020dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020de:	2303      	movs	r3, #3
 80020e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020e6:	f107 0314 	add.w	r3, r7, #20
 80020ea:	4619      	mov	r1, r3
 80020ec:	481d      	ldr	r0, [pc, #116]	; (8002164 <HAL_ADC_MspInit+0xe4>)
 80020ee:	f004 f82d 	bl	800614c <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Stream0;
 80020f2:	4b1d      	ldr	r3, [pc, #116]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 80020f4:	4a1d      	ldr	r2, [pc, #116]	; (800216c <HAL_ADC_MspInit+0xec>)
 80020f6:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 80020f8:	4b1b      	ldr	r3, [pc, #108]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 80020fa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80020fe:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002100:	4b19      	ldr	r3, [pc, #100]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002106:	4b18      	ldr	r3, [pc, #96]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 8002108:	2200      	movs	r2, #0
 800210a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800210c:	4b16      	ldr	r3, [pc, #88]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 800210e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002112:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002114:	4b14      	ldr	r3, [pc, #80]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 8002116:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800211a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800211c:	4b12      	ldr	r3, [pc, #72]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 800211e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002122:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002124:	4b10      	ldr	r3, [pc, #64]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 8002126:	f44f 7280 	mov.w	r2, #256	; 0x100
 800212a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800212c:	4b0e      	ldr	r3, [pc, #56]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 800212e:	2200      	movs	r2, #0
 8002130:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002132:	4b0d      	ldr	r3, [pc, #52]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 8002134:	2200      	movs	r2, #0
 8002136:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002138:	480b      	ldr	r0, [pc, #44]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 800213a:	f003 f97b 	bl	8005434 <HAL_DMA_Init>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002144:	f001 fdec 	bl	8003d20 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a07      	ldr	r2, [pc, #28]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 800214c:	639a      	str	r2, [r3, #56]	; 0x38
 800214e:	4a06      	ldr	r2, [pc, #24]	; (8002168 <HAL_ADC_MspInit+0xe8>)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8002154:	bf00      	nop
 8002156:	3728      	adds	r7, #40	; 0x28
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40012200 	.word	0x40012200
 8002160:	40023800 	.word	0x40023800
 8002164:	40021400 	.word	0x40021400
 8002168:	20002390 	.word	0x20002390
 800216c:	40026410 	.word	0x40026410

08002170 <generate>:
float amplitude_check;
long int frequency_check;
_Bool gen_check;
_Bool sinewave_check;

void generate () {
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af02      	add	r7, sp, #8
   if (amplitude_check != amplitude || frequency_check != frequency || gen_check != gen || sinewave_check != sinewave) {
 8002176:	4b31      	ldr	r3, [pc, #196]	; (800223c <generate+0xcc>)
 8002178:	ed93 7a00 	vldr	s14, [r3]
 800217c:	4b30      	ldr	r3, [pc, #192]	; (8002240 <generate+0xd0>)
 800217e:	edd3 7a00 	vldr	s15, [r3]
 8002182:	eeb4 7a67 	vcmp.f32	s14, s15
 8002186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800218a:	d111      	bne.n	80021b0 <generate+0x40>
 800218c:	4b2d      	ldr	r3, [pc, #180]	; (8002244 <generate+0xd4>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b2d      	ldr	r3, [pc, #180]	; (8002248 <generate+0xd8>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d10b      	bne.n	80021b0 <generate+0x40>
 8002198:	4b2c      	ldr	r3, [pc, #176]	; (800224c <generate+0xdc>)
 800219a:	781a      	ldrb	r2, [r3, #0]
 800219c:	4b2c      	ldr	r3, [pc, #176]	; (8002250 <generate+0xe0>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d105      	bne.n	80021b0 <generate+0x40>
 80021a4:	4b2b      	ldr	r3, [pc, #172]	; (8002254 <generate+0xe4>)
 80021a6:	781a      	ldrb	r2, [r3, #0]
 80021a8:	4b2b      	ldr	r3, [pc, #172]	; (8002258 <generate+0xe8>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d041      	beq.n	8002234 <generate+0xc4>
	  if (gen) {
 80021b0:	4b27      	ldr	r3, [pc, #156]	; (8002250 <generate+0xe0>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d027      	beq.n	8002208 <generate+0x98>
		  if (sinewave) {
 80021b8:	4b27      	ldr	r3, [pc, #156]	; (8002258 <generate+0xe8>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d011      	beq.n	80021e4 <generate+0x74>
			  racunaj_sinus();
 80021c0:	f000 f94a 	bl	8002458 <racunaj_sinus>
			  MX_TIM6_Freq_Init();
 80021c4:	f000 f8f8 	bl	80023b8 <MX_TIM6_Freq_Init>
			  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, signal, SAMPLES,DAC_ALIGN_12B_R);
 80021c8:	2300      	movs	r3, #0
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	2364      	movs	r3, #100	; 0x64
 80021ce:	4a23      	ldr	r2, [pc, #140]	; (800225c <generate+0xec>)
 80021d0:	2110      	movs	r1, #16
 80021d2:	4823      	ldr	r0, [pc, #140]	; (8002260 <generate+0xf0>)
 80021d4:	f002 feec 	bl	8004fb0 <HAL_DAC_Start_DMA>
			  SetSineOutput(frequency);
 80021d8:	4b1b      	ldr	r3, [pc, #108]	; (8002248 <generate+0xd8>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f001 fad7 	bl	8003790 <SetSineOutput>
 80021e2:	e017      	b.n	8002214 <generate+0xa4>
		  } else {
			  racunaj_pravokutni();
 80021e4:	f000 f9b4 	bl	8002550 <racunaj_pravokutni>
			  MX_TIM6_Freq_Init();
 80021e8:	f000 f8e6 	bl	80023b8 <MX_TIM6_Freq_Init>
			  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, signal, SAMPLES,DAC_ALIGN_12B_R);
 80021ec:	2300      	movs	r3, #0
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	2364      	movs	r3, #100	; 0x64
 80021f2:	4a1a      	ldr	r2, [pc, #104]	; (800225c <generate+0xec>)
 80021f4:	2110      	movs	r1, #16
 80021f6:	481a      	ldr	r0, [pc, #104]	; (8002260 <generate+0xf0>)
 80021f8:	f002 feda 	bl	8004fb0 <HAL_DAC_Start_DMA>
			  SetSquareOutput(frequency);
 80021fc:	4b12      	ldr	r3, [pc, #72]	; (8002248 <generate+0xd8>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4618      	mov	r0, r3
 8002202:	f001 f999 	bl	8003538 <SetSquareOutput>
 8002206:	e005      	b.n	8002214 <generate+0xa4>
		  }
	  } else {
		  HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_2);
 8002208:	2110      	movs	r1, #16
 800220a:	4815      	ldr	r0, [pc, #84]	; (8002260 <generate+0xf0>)
 800220c:	f002 ff7e 	bl	800510c <HAL_DAC_Stop_DMA>
		  LCDFunctionGeneratorOFF();
 8002210:	f001 f8a2 	bl	8003358 <LCDFunctionGeneratorOFF>
	  }
	  amplitude_check = amplitude;
 8002214:	4b0a      	ldr	r3, [pc, #40]	; (8002240 <generate+0xd0>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a08      	ldr	r2, [pc, #32]	; (800223c <generate+0xcc>)
 800221a:	6013      	str	r3, [r2, #0]
	  frequency_check = frequency;
 800221c:	4b0a      	ldr	r3, [pc, #40]	; (8002248 <generate+0xd8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a08      	ldr	r2, [pc, #32]	; (8002244 <generate+0xd4>)
 8002222:	6013      	str	r3, [r2, #0]
	  gen_check = gen;
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <generate+0xe0>)
 8002226:	781a      	ldrb	r2, [r3, #0]
 8002228:	4b08      	ldr	r3, [pc, #32]	; (800224c <generate+0xdc>)
 800222a:	701a      	strb	r2, [r3, #0]
	  sinewave_check = sinewave;
 800222c:	4b0a      	ldr	r3, [pc, #40]	; (8002258 <generate+0xe8>)
 800222e:	781a      	ldrb	r2, [r3, #0]
 8002230:	4b08      	ldr	r3, [pc, #32]	; (8002254 <generate+0xe4>)
 8002232:	701a      	strb	r2, [r3, #0]
   }
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20006c44 	.word	0x20006c44
 8002240:	20000004 	.word	0x20000004
 8002244:	20006e4c 	.word	0x20006e4c
 8002248:	20000008 	.word	0x20000008
 800224c:	20006c40 	.word	0x20006c40
 8002250:	20000000 	.word	0x20000000
 8002254:	20006c41 	.word	0x20006c41
 8002258:	20000001 	.word	0x20000001
 800225c:	20006c48 	.word	0x20006c48
 8002260:	20006dd8 	.word	0x20006dd8

08002264 <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac2;

/* DAC init function */
void MX_DAC_Init(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800226a:	463b      	mov	r3, r7
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002272:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <MX_DAC_Init+0x4c>)
 8002274:	4a0f      	ldr	r2, [pc, #60]	; (80022b4 <MX_DAC_Init+0x50>)
 8002276:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002278:	480d      	ldr	r0, [pc, #52]	; (80022b0 <MX_DAC_Init+0x4c>)
 800227a:	f002 fe76 	bl	8004f6a <HAL_DAC_Init>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002284:	f001 fd4c 	bl	8003d20 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8002288:	2304      	movs	r3, #4
 800228a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800228c:	2300      	movs	r3, #0
 800228e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002290:	463b      	mov	r3, r7
 8002292:	2210      	movs	r2, #16
 8002294:	4619      	mov	r1, r3
 8002296:	4806      	ldr	r0, [pc, #24]	; (80022b0 <MX_DAC_Init+0x4c>)
 8002298:	f002 ffeb 	bl	8005272 <HAL_DAC_ConfigChannel>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80022a2:	f001 fd3d 	bl	8003d20 <Error_Handler>
  }

}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20006dd8 	.word	0x20006dd8
 80022b4:	40007400 	.word	0x40007400

080022b8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08a      	sub	sp, #40	; 0x28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a33      	ldr	r2, [pc, #204]	; (80023a4 <HAL_DAC_MspInit+0xec>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d160      	bne.n	800239c <HAL_DAC_MspInit+0xe4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	613b      	str	r3, [r7, #16]
 80022de:	4b32      	ldr	r3, [pc, #200]	; (80023a8 <HAL_DAC_MspInit+0xf0>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	4a31      	ldr	r2, [pc, #196]	; (80023a8 <HAL_DAC_MspInit+0xf0>)
 80022e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80022e8:	6413      	str	r3, [r2, #64]	; 0x40
 80022ea:	4b2f      	ldr	r3, [pc, #188]	; (80023a8 <HAL_DAC_MspInit+0xf0>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022f2:	613b      	str	r3, [r7, #16]
 80022f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	4b2b      	ldr	r3, [pc, #172]	; (80023a8 <HAL_DAC_MspInit+0xf0>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	4a2a      	ldr	r2, [pc, #168]	; (80023a8 <HAL_DAC_MspInit+0xf0>)
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	6313      	str	r3, [r2, #48]	; 0x30
 8002306:	4b28      	ldr	r3, [pc, #160]	; (80023a8 <HAL_DAC_MspInit+0xf0>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002312:	2320      	movs	r3, #32
 8002314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002316:	2303      	movs	r3, #3
 8002318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231e:	f107 0314 	add.w	r3, r7, #20
 8002322:	4619      	mov	r1, r3
 8002324:	4821      	ldr	r0, [pc, #132]	; (80023ac <HAL_DAC_MspInit+0xf4>)
 8002326:	f003 ff11 	bl	800614c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 800232a:	4b21      	ldr	r3, [pc, #132]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 800232c:	4a21      	ldr	r2, [pc, #132]	; (80023b4 <HAL_DAC_MspInit+0xfc>)
 800232e:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8002330:	4b1f      	ldr	r3, [pc, #124]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 8002332:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8002336:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002338:	4b1d      	ldr	r3, [pc, #116]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 800233a:	2240      	movs	r2, #64	; 0x40
 800233c:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 800233e:	4b1c      	ldr	r3, [pc, #112]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 8002340:	2200      	movs	r2, #0
 8002342:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8002344:	4b1a      	ldr	r3, [pc, #104]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 8002346:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800234a:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800234c:	4b18      	ldr	r3, [pc, #96]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 800234e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002352:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002354:	4b16      	ldr	r3, [pc, #88]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 8002356:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800235a:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 800235c:	4b14      	ldr	r3, [pc, #80]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 800235e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002362:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 8002364:	4b12      	ldr	r3, [pc, #72]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 8002366:	2200      	movs	r2, #0
 8002368:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800236a:	4b11      	ldr	r3, [pc, #68]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 800236c:	2200      	movs	r2, #0
 800236e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8002370:	480f      	ldr	r0, [pc, #60]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 8002372:	f003 f85f 	bl	8005434 <HAL_DMA_Init>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 800237c:	f001 fcd0 	bl	8003d20 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac2);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a0b      	ldr	r2, [pc, #44]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	4a0a      	ldr	r2, [pc, #40]	; (80023b0 <HAL_DAC_MspInit+0xf8>)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800238c:	2200      	movs	r2, #0
 800238e:	2100      	movs	r1, #0
 8002390:	2036      	movs	r0, #54	; 0x36
 8002392:	f002 fdb4 	bl	8004efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002396:	2036      	movs	r0, #54	; 0x36
 8002398:	f002 fdcd 	bl	8004f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800239c:	bf00      	nop
 800239e:	3728      	adds	r7, #40	; 0x28
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40007400 	.word	0x40007400
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40020000 	.word	0x40020000
 80023b0:	20006dec 	.word	0x20006dec
 80023b4:	400260a0 	.word	0x400260a0

080023b8 <MX_TIM6_Freq_Init>:
  }
}

/* USER CODE BEGIN 1 */
void MX_TIM6_Freq_Init()
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023be:	463b      	mov	r3, r7
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80023c6:	4b20      	ldr	r3, [pc, #128]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 80023c8:	4a20      	ldr	r2, [pc, #128]	; (800244c <MX_TIM6_Freq_Init+0x94>)
 80023ca:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 90-1;
 80023cc:	4b1e      	ldr	r3, [pc, #120]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 80023ce:	2259      	movs	r2, #89	; 0x59
 80023d0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d2:	4b1d      	ldr	r3, [pc, #116]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = (10000/frequency) - 1;
 80023d8:	4b1d      	ldr	r3, [pc, #116]	; (8002450 <MX_TIM6_Freq_Init+0x98>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f242 7210 	movw	r2, #10000	; 0x2710
 80023e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80023e4:	3b01      	subs	r3, #1
 80023e6:	461a      	mov	r2, r3
 80023e8:	4b17      	ldr	r3, [pc, #92]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 80023ea:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ec:	4b16      	ldr	r3, [pc, #88]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	619a      	str	r2, [r3, #24]

  if (frequency > 1000) {
 80023f2:	4b17      	ldr	r3, [pc, #92]	; (8002450 <MX_TIM6_Freq_Init+0x98>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023fa:	dd0b      	ble.n	8002414 <MX_TIM6_Freq_Init+0x5c>
	  htim6.Init.Prescaler = (90000/frequency) - 1;
 80023fc:	4b14      	ldr	r3, [pc, #80]	; (8002450 <MX_TIM6_Freq_Init+0x98>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a14      	ldr	r2, [pc, #80]	; (8002454 <MX_TIM6_Freq_Init+0x9c>)
 8002402:	fb92 f3f3 	sdiv	r3, r2, r3
 8002406:	3b01      	subs	r3, #1
 8002408:	461a      	mov	r2, r3
 800240a:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 800240c:	605a      	str	r2, [r3, #4]
	  htim6.Init.Period = 10-1;
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 8002410:	2209      	movs	r2, #9
 8002412:	60da      	str	r2, [r3, #12]
  }
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002414:	480c      	ldr	r0, [pc, #48]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 8002416:	f005 fb90 	bl	8007b3a <HAL_TIM_Base_Init>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <MX_TIM6_Freq_Init+0x6c>
  {
    Error_Handler();
 8002420:	f001 fc7e 	bl	8003d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002424:	2320      	movs	r3, #32
 8002426:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002428:	2300      	movs	r3, #0
 800242a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800242c:	463b      	mov	r3, r7
 800242e:	4619      	mov	r1, r3
 8002430:	4805      	ldr	r0, [pc, #20]	; (8002448 <MX_TIM6_Freq_Init+0x90>)
 8002432:	f005 fdab 	bl	8007f8c <HAL_TIMEx_MasterConfigSynchronization>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_TIM6_Freq_Init+0x88>
  {
    Error_Handler();
 800243c:	f001 fc70 	bl	8003d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20006f20 	.word	0x20006f20
 800244c:	40001000 	.word	0x40001000
 8002450:	20000008 	.word	0x20000008
 8002454:	00015f90 	.word	0x00015f90

08002458 <racunaj_sinus>:

void racunaj_sinus()
{
 8002458:	b5b0      	push	{r4, r5, r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
	for (int i = 0; i < SAMPLES; i++)
 800245e:	2300      	movs	r3, #0
 8002460:	607b      	str	r3, [r7, #4]
 8002462:	e058      	b.n	8002516 <racunaj_sinus+0xbe>
	{
		signal[i] = (amplitude/U_REF)*(sin(i*2*PI/SAMPLES) + 1) * (0xFFF)/2;
 8002464:	4b36      	ldr	r3, [pc, #216]	; (8002540 <racunaj_sinus+0xe8>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe f87d 	bl	8000568 <__aeabi_f2d>
 800246e:	a32e      	add	r3, pc, #184	; (adr r3, 8002528 <racunaj_sinus+0xd0>)
 8002470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002474:	f7fe f9fa 	bl	800086c <__aeabi_ddiv>
 8002478:	4603      	mov	r3, r0
 800247a:	460c      	mov	r4, r1
 800247c:	4625      	mov	r5, r4
 800247e:	461c      	mov	r4, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe f85d 	bl	8000544 <__aeabi_i2d>
 800248a:	a329      	add	r3, pc, #164	; (adr r3, 8002530 <racunaj_sinus+0xd8>)
 800248c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002490:	f7fe f8c2 	bl	8000618 <__aeabi_dmul>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4610      	mov	r0, r2
 800249a:	4619      	mov	r1, r3
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	4b28      	ldr	r3, [pc, #160]	; (8002544 <racunaj_sinus+0xec>)
 80024a2:	f7fe f9e3 	bl	800086c <__aeabi_ddiv>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	ec43 2b17 	vmov	d7, r2, r3
 80024ae:	eeb0 0a47 	vmov.f32	s0, s14
 80024b2:	eef0 0a67 	vmov.f32	s1, s15
 80024b6:	f00c fa33 	bl	800e920 <sin>
 80024ba:	ec51 0b10 	vmov	r0, r1, d0
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	4b21      	ldr	r3, [pc, #132]	; (8002548 <racunaj_sinus+0xf0>)
 80024c4:	f7fd fef2 	bl	80002ac <__adddf3>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	4620      	mov	r0, r4
 80024ce:	4629      	mov	r1, r5
 80024d0:	f7fe f8a2 	bl	8000618 <__aeabi_dmul>
 80024d4:	4603      	mov	r3, r0
 80024d6:	460c      	mov	r4, r1
 80024d8:	4618      	mov	r0, r3
 80024da:	4621      	mov	r1, r4
 80024dc:	a316      	add	r3, pc, #88	; (adr r3, 8002538 <racunaj_sinus+0xe0>)
 80024de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e2:	f7fe f899 	bl	8000618 <__aeabi_dmul>
 80024e6:	4603      	mov	r3, r0
 80024e8:	460c      	mov	r4, r1
 80024ea:	4618      	mov	r0, r3
 80024ec:	4621      	mov	r1, r4
 80024ee:	f04f 0200 	mov.w	r2, #0
 80024f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024f6:	f7fe f9b9 	bl	800086c <__aeabi_ddiv>
 80024fa:	4603      	mov	r3, r0
 80024fc:	460c      	mov	r4, r1
 80024fe:	4618      	mov	r0, r3
 8002500:	4621      	mov	r1, r4
 8002502:	f7fe fb61 	bl	8000bc8 <__aeabi_d2uiz>
 8002506:	4601      	mov	r1, r0
 8002508:	4a10      	ldr	r2, [pc, #64]	; (800254c <racunaj_sinus+0xf4>)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < SAMPLES; i++)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3301      	adds	r3, #1
 8002514:	607b      	str	r3, [r7, #4]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2b63      	cmp	r3, #99	; 0x63
 800251a:	dda3      	ble.n	8002464 <racunaj_sinus+0xc>
	}
}
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bdb0      	pop	{r4, r5, r7, pc}
 8002524:	f3af 8000 	nop.w
 8002528:	851eb852 	.word	0x851eb852
 800252c:	400851eb 	.word	0x400851eb
 8002530:	54442eea 	.word	0x54442eea
 8002534:	400921fb 	.word	0x400921fb
 8002538:	00000000 	.word	0x00000000
 800253c:	40affe00 	.word	0x40affe00
 8002540:	20000004 	.word	0x20000004
 8002544:	40590000 	.word	0x40590000
 8002548:	3ff00000 	.word	0x3ff00000
 800254c:	20006c48 	.word	0x20006c48

08002550 <racunaj_pravokutni>:

void racunaj_pravokutni()
{
 8002550:	b590      	push	{r4, r7, lr}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
	for (int i = 0; i < SAMPLES; i++)
 8002556:	2300      	movs	r3, #0
 8002558:	607b      	str	r3, [r7, #4]
 800255a:	e026      	b.n	80025aa <racunaj_pravokutni+0x5a>
	{
		if (i < SAMPLES/2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b31      	cmp	r3, #49	; 0x31
 8002560:	dc1b      	bgt.n	800259a <racunaj_pravokutni+0x4a>
		{
			signal[i] = amplitude*0xFFF/U_REF;
 8002562:	4b17      	ldr	r3, [pc, #92]	; (80025c0 <racunaj_pravokutni+0x70>)
 8002564:	edd3 7a00 	vldr	s15, [r3]
 8002568:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80025c4 <racunaj_pravokutni+0x74>
 800256c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002570:	ee17 0a90 	vmov	r0, s15
 8002574:	f7fd fff8 	bl	8000568 <__aeabi_f2d>
 8002578:	a30f      	add	r3, pc, #60	; (adr r3, 80025b8 <racunaj_pravokutni+0x68>)
 800257a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257e:	f7fe f975 	bl	800086c <__aeabi_ddiv>
 8002582:	4603      	mov	r3, r0
 8002584:	460c      	mov	r4, r1
 8002586:	4618      	mov	r0, r3
 8002588:	4621      	mov	r1, r4
 800258a:	f7fe fb1d 	bl	8000bc8 <__aeabi_d2uiz>
 800258e:	4601      	mov	r1, r0
 8002590:	4a0d      	ldr	r2, [pc, #52]	; (80025c8 <racunaj_pravokutni+0x78>)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8002598:	e004      	b.n	80025a4 <racunaj_pravokutni+0x54>
		} else
		{
			signal[i] = 0;
 800259a:	4a0b      	ldr	r2, [pc, #44]	; (80025c8 <racunaj_pravokutni+0x78>)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2100      	movs	r1, #0
 80025a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < SAMPLES; i++)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3301      	adds	r3, #1
 80025a8:	607b      	str	r3, [r7, #4]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2b63      	cmp	r3, #99	; 0x63
 80025ae:	ddd5      	ble.n	800255c <racunaj_pravokutni+0xc>
		}
	}
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd90      	pop	{r4, r7, pc}
 80025b8:	851eb852 	.word	0x851eb852
 80025bc:	400851eb 	.word	0x400851eb
 80025c0:	20000004 	.word	0x20000004
 80025c4:	457ff000 	.word	0x457ff000
 80025c8:	20006c48 	.word	0x20006c48

080025cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	607b      	str	r3, [r7, #4]
 80025d6:	4b17      	ldr	r3, [pc, #92]	; (8002634 <MX_DMA_Init+0x68>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	4a16      	ldr	r2, [pc, #88]	; (8002634 <MX_DMA_Init+0x68>)
 80025dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025e0:	6313      	str	r3, [r2, #48]	; 0x30
 80025e2:	4b14      	ldr	r3, [pc, #80]	; (8002634 <MX_DMA_Init+0x68>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ea:	607b      	str	r3, [r7, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	603b      	str	r3, [r7, #0]
 80025f2:	4b10      	ldr	r3, [pc, #64]	; (8002634 <MX_DMA_Init+0x68>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f6:	4a0f      	ldr	r2, [pc, #60]	; (8002634 <MX_DMA_Init+0x68>)
 80025f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025fc:	6313      	str	r3, [r2, #48]	; 0x30
 80025fe:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <MX_DMA_Init+0x68>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002602:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002606:	603b      	str	r3, [r7, #0]
 8002608:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2100      	movs	r1, #0
 800260e:	2011      	movs	r0, #17
 8002610:	f002 fc75 	bl	8004efe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002614:	2011      	movs	r0, #17
 8002616:	f002 fc8e 	bl	8004f36 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800261a:	2200      	movs	r2, #0
 800261c:	2100      	movs	r1, #0
 800261e:	2038      	movs	r0, #56	; 0x38
 8002620:	f002 fc6d 	bl	8004efe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002624:	2038      	movs	r0, #56	; 0x38
 8002626:	f002 fc86 	bl	8004f36 <HAL_NVIC_EnableIRQ>

}
 800262a:	bf00      	nop
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40023800 	.word	0x40023800

08002638 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 800263c:	4b15      	ldr	r3, [pc, #84]	; (8002694 <MX_DMA2D_Init+0x5c>)
 800263e:	4a16      	ldr	r2, [pc, #88]	; (8002698 <MX_DMA2D_Init+0x60>)
 8002640:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8002642:	4b14      	ldr	r3, [pc, #80]	; (8002694 <MX_DMA2D_Init+0x5c>)
 8002644:	2200      	movs	r2, #0
 8002646:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8002648:	4b12      	ldr	r3, [pc, #72]	; (8002694 <MX_DMA2D_Init+0x5c>)
 800264a:	2200      	movs	r2, #0
 800264c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800264e:	4b11      	ldr	r3, [pc, #68]	; (8002694 <MX_DMA2D_Init+0x5c>)
 8002650:	2200      	movs	r2, #0
 8002652:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8002654:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <MX_DMA2D_Init+0x5c>)
 8002656:	2200      	movs	r2, #0
 8002658:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800265a:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <MX_DMA2D_Init+0x5c>)
 800265c:	2200      	movs	r2, #0
 800265e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8002660:	4b0c      	ldr	r3, [pc, #48]	; (8002694 <MX_DMA2D_Init+0x5c>)
 8002662:	2200      	movs	r2, #0
 8002664:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8002666:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <MX_DMA2D_Init+0x5c>)
 8002668:	2200      	movs	r2, #0
 800266a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800266c:	4809      	ldr	r0, [pc, #36]	; (8002694 <MX_DMA2D_Init+0x5c>)
 800266e:	f003 fae1 	bl	8005c34 <HAL_DMA2D_Init>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8002678:	f001 fb52 	bl	8003d20 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800267c:	2101      	movs	r1, #1
 800267e:	4805      	ldr	r0, [pc, #20]	; (8002694 <MX_DMA2D_Init+0x5c>)
 8002680:	f003 fc36 	bl	8005ef0 <HAL_DMA2D_ConfigLayer>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800268a:	f001 fb49 	bl	8003d20 <Error_Handler>
  }

}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20006e50 	.word	0x20006e50
 8002698:	4002b000 	.word	0x4002b000

0800269c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a0b      	ldr	r2, [pc, #44]	; (80026d8 <HAL_DMA2D_MspInit+0x3c>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d10d      	bne.n	80026ca <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	4b0a      	ldr	r3, [pc, #40]	; (80026dc <HAL_DMA2D_MspInit+0x40>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	4a09      	ldr	r2, [pc, #36]	; (80026dc <HAL_DMA2D_MspInit+0x40>)
 80026b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80026bc:	6313      	str	r3, [r2, #48]	; 0x30
 80026be:	4b07      	ldr	r3, [pc, #28]	; (80026dc <HAL_DMA2D_MspInit+0x40>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80026ca:	bf00      	nop
 80026cc:	3714      	adds	r7, #20
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	4002b000 	.word	0x4002b000
 80026dc:	40023800 	.word	0x40023800

080026e0 <ctz>:
#include <math.h>
#include <stdlib.h>
#include <string.h>

static int ctz(size_t N)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
	int ctz1 = 0;
 80026e8:	2300      	movs	r3, #0
 80026ea:	60fb      	str	r3, [r7, #12]

	while( N ) {
 80026ec:	e005      	b.n	80026fa <ctz+0x1a>
		ctz1++;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	3301      	adds	r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
		N >>= 1;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	085b      	lsrs	r3, r3, #1
 80026f8:	607b      	str	r3, [r7, #4]
	while( N ) {
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1f6      	bne.n	80026ee <ctz+0xe>
	}

	return ctz1-1;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	3b01      	subs	r3, #1
}
 8002704:	4618      	mov	r0, r3
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <nop_split>:

static void nop_split(const float complex *x, float complex *X, size_t N)
{
 8002710:	b480      	push	{r7}
 8002712:	b087      	sub	sp, #28
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
	for(size_t n = 0; n < N/2; n++) {
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]
 8002720:	e01e      	b.n	8002760 <nop_split+0x50>
		X[0/2+n] = x[2*n+0];
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	441a      	add	r2, r3
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	00db      	lsls	r3, r3, #3
 800272e:	68b9      	ldr	r1, [r7, #8]
 8002730:	440b      	add	r3, r1
 8002732:	6811      	ldr	r1, [r2, #0]
 8002734:	6852      	ldr	r2, [r2, #4]
 8002736:	6019      	str	r1, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
		X[N/2+n] = x[2*n+1];
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	011b      	lsls	r3, r3, #4
 800273e:	3308      	adds	r3, #8
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	441a      	add	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	0859      	lsrs	r1, r3, #1
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	440b      	add	r3, r1
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	68b9      	ldr	r1, [r7, #8]
 8002750:	440b      	add	r3, r1
 8002752:	6811      	ldr	r1, [r2, #0]
 8002754:	6852      	ldr	r2, [r2, #4]
 8002756:	6019      	str	r1, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
	for(size_t n = 0; n < N/2; n++) {
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	3301      	adds	r3, #1
 800275e:	617b      	str	r3, [r7, #20]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	085b      	lsrs	r3, r3, #1
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	429a      	cmp	r2, r3
 8002768:	d3db      	bcc.n	8002722 <nop_split+0x12>
	}
}
 800276a:	bf00      	nop
 800276c:	371c      	adds	r7, #28
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
	...

08002778 <fft_split>:

static void fft_split(const float complex *x, float complex *X, size_t N, float complex phi)
{
 8002778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800277c:	ed2d 8b04 	vpush	{d8-d9}
 8002780:	b08b      	sub	sp, #44	; 0x2c
 8002782:	af00      	add	r7, sp, #0
 8002784:	6178      	str	r0, [r7, #20]
 8002786:	6139      	str	r1, [r7, #16]
 8002788:	60fa      	str	r2, [r7, #12]
 800278a:	eeb0 7a40 	vmov.f32	s14, s0
 800278e:	eef0 7a60 	vmov.f32	s15, s1
 8002792:	ee17 2a10 	vmov	r2, s14
 8002796:	ee17 3a90 	vmov	r3, s15
 800279a:	607a      	str	r2, [r7, #4]
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	623b      	str	r3, [r7, #32]
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	61fb      	str	r3, [r7, #28]
	for(size_t n = 0; n < N/2; n++) {
 80027a6:	2300      	movs	r3, #0
 80027a8:	627b      	str	r3, [r7, #36]	; 0x24
 80027aa:	e141      	b.n	8002a30 <fft_split+0x2b8>
		X[0/2+n] = x[2*n+0] + x[2*n+1] * cexp(-2*(float)M_PI*I*phi);
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	4413      	add	r3, r2
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fd fed6 	bl	8000568 <__aeabi_f2d>
 80027bc:	4680      	mov	r8, r0
 80027be:	4689      	mov	r9, r1
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	697a      	ldr	r2, [r7, #20]
 80027c6:	4413      	add	r3, r2
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fd fecc 	bl	8000568 <__aeabi_f2d>
 80027d0:	4604      	mov	r4, r0
 80027d2:	460d      	mov	r5, r1
 80027d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	3308      	adds	r3, #8
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	4413      	add	r3, r2
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fd fec1 	bl	8000568 <__aeabi_f2d>
 80027e6:	ec41 0b18 	vmov	d8, r0, r1
 80027ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	3308      	adds	r3, #8
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	4413      	add	r3, r2
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7fd feb6 	bl	8000568 <__aeabi_f2d>
 80027fc:	ec41 0b19 	vmov	d9, r0, r1
 8002800:	eddf 1a92 	vldr	s3, [pc, #584]	; 8002a4c <fft_split+0x2d4>
 8002804:	ed9f 1a92 	vldr	s2, [pc, #584]	; 8002a50 <fft_split+0x2d8>
 8002808:	edd7 0a07 	vldr	s1, [r7, #28]
 800280c:	ed97 0a08 	vldr	s0, [r7, #32]
 8002810:	f7fe fa62 	bl	8000cd8 <__mulsc3>
 8002814:	eeb0 7a40 	vmov.f32	s14, s0
 8002818:	eef0 7a60 	vmov.f32	s15, s1
 800281c:	ee17 3a10 	vmov	r3, s14
 8002820:	ee17 6a90 	vmov	r6, s15
 8002824:	4618      	mov	r0, r3
 8002826:	f7fd fe9f 	bl	8000568 <__aeabi_f2d>
 800282a:	4682      	mov	sl, r0
 800282c:	468b      	mov	fp, r1
 800282e:	4630      	mov	r0, r6
 8002830:	f7fd fe9a 	bl	8000568 <__aeabi_f2d>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	4650      	mov	r0, sl
 800283a:	4659      	mov	r1, fp
 800283c:	ec41 0b16 	vmov	d6, r0, r1
 8002840:	ec43 2b17 	vmov	d7, r2, r3
 8002844:	eeb0 0a46 	vmov.f32	s0, s12
 8002848:	eef0 0a66 	vmov.f32	s1, s13
 800284c:	eeb0 1a47 	vmov.f32	s2, s14
 8002850:	eef0 1a67 	vmov.f32	s3, s15
 8002854:	f00b ffbc 	bl	800e7d0 <cexp>
 8002858:	eeb0 7a40 	vmov.f32	s14, s0
 800285c:	eef0 7a60 	vmov.f32	s15, s1
 8002860:	eeb0 6a41 	vmov.f32	s12, s2
 8002864:	eef0 6a61 	vmov.f32	s13, s3
 8002868:	eeb0 3a46 	vmov.f32	s6, s12
 800286c:	eef0 3a66 	vmov.f32	s7, s13
 8002870:	eeb0 2a47 	vmov.f32	s4, s14
 8002874:	eef0 2a67 	vmov.f32	s5, s15
 8002878:	eeb0 1a49 	vmov.f32	s2, s18
 800287c:	eef0 1a69 	vmov.f32	s3, s19
 8002880:	eeb0 0a48 	vmov.f32	s0, s16
 8002884:	eef0 0a68 	vmov.f32	s1, s17
 8002888:	f7fe fbb0 	bl	8000fec <__muldc3>
 800288c:	eeb0 6a40 	vmov.f32	s12, s0
 8002890:	eef0 6a60 	vmov.f32	s13, s1
 8002894:	eeb0 7a41 	vmov.f32	s14, s2
 8002898:	eef0 7a61 	vmov.f32	s15, s3
 800289c:	ec53 2b16 	vmov	r2, r3, d6
 80028a0:	ec5b ab17 	vmov	sl, fp, d7
 80028a4:	4640      	mov	r0, r8
 80028a6:	4649      	mov	r1, r9
 80028a8:	f7fd fd00 	bl	80002ac <__adddf3>
 80028ac:	4602      	mov	r2, r0
 80028ae:	460b      	mov	r3, r1
 80028b0:	4690      	mov	r8, r2
 80028b2:	4699      	mov	r9, r3
 80028b4:	4652      	mov	r2, sl
 80028b6:	465b      	mov	r3, fp
 80028b8:	4620      	mov	r0, r4
 80028ba:	4629      	mov	r1, r5
 80028bc:	f7fd fcf6 	bl	80002ac <__adddf3>
 80028c0:	4603      	mov	r3, r0
 80028c2:	460c      	mov	r4, r1
 80028c4:	461d      	mov	r5, r3
 80028c6:	4626      	mov	r6, r4
 80028c8:	4640      	mov	r0, r8
 80028ca:	4649      	mov	r1, r9
 80028cc:	f7fe f99c 	bl	8000c08 <__aeabi_d2f>
 80028d0:	4604      	mov	r4, r0
 80028d2:	4628      	mov	r0, r5
 80028d4:	4631      	mov	r1, r6
 80028d6:	f7fe f997 	bl	8000c08 <__aeabi_d2f>
 80028da:	4601      	mov	r1, r0
 80028dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4413      	add	r3, r2
 80028e4:	601c      	str	r4, [r3, #0]
 80028e6:	6059      	str	r1, [r3, #4]
		X[N/2+n] = x[2*n+0] - x[2*n+1] * cexp(-2*(float)M_PI*I*phi);
 80028e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ea:	011b      	lsls	r3, r3, #4
 80028ec:	697a      	ldr	r2, [r7, #20]
 80028ee:	4413      	add	r3, r2
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fd fe38 	bl	8000568 <__aeabi_f2d>
 80028f8:	4680      	mov	r8, r0
 80028fa:	4689      	mov	r9, r1
 80028fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	4413      	add	r3, r2
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	4618      	mov	r0, r3
 8002908:	f7fd fe2e 	bl	8000568 <__aeabi_f2d>
 800290c:	4604      	mov	r4, r0
 800290e:	460d      	mov	r5, r1
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	011b      	lsls	r3, r3, #4
 8002914:	3308      	adds	r3, #8
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4413      	add	r3, r2
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f7fd fe23 	bl	8000568 <__aeabi_f2d>
 8002922:	ec41 0b18 	vmov	d8, r0, r1
 8002926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	3308      	adds	r3, #8
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	4413      	add	r3, r2
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	4618      	mov	r0, r3
 8002934:	f7fd fe18 	bl	8000568 <__aeabi_f2d>
 8002938:	ec41 0b19 	vmov	d9, r0, r1
 800293c:	eddf 1a43 	vldr	s3, [pc, #268]	; 8002a4c <fft_split+0x2d4>
 8002940:	ed9f 1a43 	vldr	s2, [pc, #268]	; 8002a50 <fft_split+0x2d8>
 8002944:	edd7 0a07 	vldr	s1, [r7, #28]
 8002948:	ed97 0a08 	vldr	s0, [r7, #32]
 800294c:	f7fe f9c4 	bl	8000cd8 <__mulsc3>
 8002950:	eeb0 7a40 	vmov.f32	s14, s0
 8002954:	eef0 7a60 	vmov.f32	s15, s1
 8002958:	ee17 3a10 	vmov	r3, s14
 800295c:	ee17 6a90 	vmov	r6, s15
 8002960:	4618      	mov	r0, r3
 8002962:	f7fd fe01 	bl	8000568 <__aeabi_f2d>
 8002966:	4682      	mov	sl, r0
 8002968:	468b      	mov	fp, r1
 800296a:	4630      	mov	r0, r6
 800296c:	f7fd fdfc 	bl	8000568 <__aeabi_f2d>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4650      	mov	r0, sl
 8002976:	4659      	mov	r1, fp
 8002978:	ec41 0b16 	vmov	d6, r0, r1
 800297c:	ec43 2b17 	vmov	d7, r2, r3
 8002980:	eeb0 0a46 	vmov.f32	s0, s12
 8002984:	eef0 0a66 	vmov.f32	s1, s13
 8002988:	eeb0 1a47 	vmov.f32	s2, s14
 800298c:	eef0 1a67 	vmov.f32	s3, s15
 8002990:	f00b ff1e 	bl	800e7d0 <cexp>
 8002994:	eeb0 7a40 	vmov.f32	s14, s0
 8002998:	eef0 7a60 	vmov.f32	s15, s1
 800299c:	eeb0 6a41 	vmov.f32	s12, s2
 80029a0:	eef0 6a61 	vmov.f32	s13, s3
 80029a4:	eeb0 3a46 	vmov.f32	s6, s12
 80029a8:	eef0 3a66 	vmov.f32	s7, s13
 80029ac:	eeb0 2a47 	vmov.f32	s4, s14
 80029b0:	eef0 2a67 	vmov.f32	s5, s15
 80029b4:	eeb0 1a49 	vmov.f32	s2, s18
 80029b8:	eef0 1a69 	vmov.f32	s3, s19
 80029bc:	eeb0 0a48 	vmov.f32	s0, s16
 80029c0:	eef0 0a68 	vmov.f32	s1, s17
 80029c4:	f7fe fb12 	bl	8000fec <__muldc3>
 80029c8:	eeb0 6a40 	vmov.f32	s12, s0
 80029cc:	eef0 6a60 	vmov.f32	s13, s1
 80029d0:	eeb0 7a41 	vmov.f32	s14, s2
 80029d4:	eef0 7a61 	vmov.f32	s15, s3
 80029d8:	ec53 2b16 	vmov	r2, r3, d6
 80029dc:	ec5b ab17 	vmov	sl, fp, d7
 80029e0:	4640      	mov	r0, r8
 80029e2:	4649      	mov	r1, r9
 80029e4:	f7fd fc60 	bl	80002a8 <__aeabi_dsub>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	4690      	mov	r8, r2
 80029ee:	4699      	mov	r9, r3
 80029f0:	4652      	mov	r2, sl
 80029f2:	465b      	mov	r3, fp
 80029f4:	4620      	mov	r0, r4
 80029f6:	4629      	mov	r1, r5
 80029f8:	f7fd fc56 	bl	80002a8 <__aeabi_dsub>
 80029fc:	4603      	mov	r3, r0
 80029fe:	460c      	mov	r4, r1
 8002a00:	461d      	mov	r5, r3
 8002a02:	4626      	mov	r6, r4
 8002a04:	4640      	mov	r0, r8
 8002a06:	4649      	mov	r1, r9
 8002a08:	f7fe f8fe 	bl	8000c08 <__aeabi_d2f>
 8002a0c:	4604      	mov	r4, r0
 8002a0e:	4628      	mov	r0, r5
 8002a10:	4631      	mov	r1, r6
 8002a12:	f7fe f8f9 	bl	8000c08 <__aeabi_d2f>
 8002a16:	4601      	mov	r1, r0
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	085a      	lsrs	r2, r3, #1
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	4413      	add	r3, r2
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	4413      	add	r3, r2
 8002a26:	601c      	str	r4, [r3, #0]
 8002a28:	6059      	str	r1, [r3, #4]
	for(size_t n = 0; n < N/2; n++) {
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	085b      	lsrs	r3, r3, #1
 8002a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a36:	429a      	cmp	r2, r3
 8002a38:	f4ff aeb8 	bcc.w	80027ac <fft_split+0x34>
	}
}
 8002a3c:	bf00      	nop
 8002a3e:	372c      	adds	r7, #44	; 0x2c
 8002a40:	46bd      	mov	sp, r7
 8002a42:	ecbd 8b04 	vpop	{d8-d9}
 8002a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a4a:	bf00      	nop
 8002a4c:	c0c90fdb 	.word	0xc0c90fdb
 8002a50:	80000000 	.word	0x80000000

08002a54 <revbits>:

static size_t revbits(size_t v, int J)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
	size_t r = 0;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]

	for(int j = 0; j < J; j++) {
 8002a62:	2300      	movs	r3, #0
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	e011      	b.n	8002a8c <revbits+0x38>
		r |= ( (v>>j)&1 ) << (J-1-j);
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a70:	f003 0201 	and.w	r2, r3, #1
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	1e59      	subs	r1, r3, #1
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	1acb      	subs	r3, r1, r3
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	68fa      	ldr	r2, [r7, #12]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	60fb      	str	r3, [r7, #12]
	for(int j = 0; j < J; j++) {
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	60bb      	str	r3, [r7, #8]
 8002a8c:	68ba      	ldr	r2, [r7, #8]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	dbe9      	blt.n	8002a68 <revbits+0x14>
	}

	return r;
 8002a94:	68fb      	ldr	r3, [r7, #12]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <nop_reverse>:

static int nop_reverse(int b, float complex *buffers[2], size_t N)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b088      	sub	sp, #32
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	60f8      	str	r0, [r7, #12]
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
	int J = ctz(N);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7ff fe16 	bl	80026e0 <ctz>
 8002ab4:	6178      	str	r0, [r7, #20]

	for(int j = 0; j < J-1; j++, b++) {
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	e031      	b.n	8002b20 <nop_reverse+0x7e>
		size_t delta = N>>j;
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ac4:	613b      	str	r3, [r7, #16]

		for(size_t n = 0; n < N; n += delta) {
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61bb      	str	r3, [r7, #24]
 8002aca:	e01f      	b.n	8002b0c <nop_reverse+0x6a>
			nop_split(buffers[b&1]+n, buffers[~b&1]+n, delta);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	68ba      	ldr	r2, [r7, #8]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	18d0      	adds	r0, r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <nop_reverse+0x4c>
 8002aea:	2304      	movs	r3, #4
 8002aec:	e000      	b.n	8002af0 <nop_reverse+0x4e>
 8002aee:	2300      	movs	r3, #0
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	4413      	add	r3, r2
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	4413      	add	r3, r2
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	4619      	mov	r1, r3
 8002b00:	f7ff fe06 	bl	8002710 <nop_split>
		for(size_t n = 0; n < N; n += delta) {
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	4413      	add	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d3db      	bcc.n	8002acc <nop_reverse+0x2a>
	for(int j = 0; j < J-1; j++, b++) {
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	3301      	adds	r3, #1
 8002b18:	61fb      	str	r3, [r7, #28]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	69fa      	ldr	r2, [r7, #28]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	dbc8      	blt.n	8002abc <nop_reverse+0x1a>
		}
	}

	return b;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3720      	adds	r7, #32
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <fft_reverse>:

static int fft_reverse(int b, float complex *buffers[2], size_t N)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08a      	sub	sp, #40	; 0x28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
	int J = ctz(N);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7ff fdcd 	bl	80026e0 <ctz>
 8002b46:	61f8      	str	r0, [r7, #28]

	for(int j = 0; j < J; j++, b++) {
 8002b48:	2300      	movs	r3, #0
 8002b4a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b4c:	e054      	b.n	8002bf8 <fft_reverse+0xc4>
		size_t delta = N>>j;
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b52:	fa22 f303 	lsr.w	r3, r2, r3
 8002b56:	61bb      	str	r3, [r7, #24]

		for(size_t n = 0; n < N; n += delta) {
 8002b58:	2300      	movs	r3, #0
 8002b5a:	623b      	str	r3, [r7, #32]
 8002b5c:	e042      	b.n	8002be4 <fft_reverse+0xb0>
			float complex phi = (float)revbits( n/delta, j) / (float)(2<<j);
 8002b5e:	6a3a      	ldr	r2, [r7, #32]
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff ff73 	bl	8002a54 <revbits>
 8002b6e:	ee07 0a90 	vmov	s15, r0
 8002b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b76:	2202      	movs	r2, #2
 8002b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	ee07 3a90 	vmov	s15, r3
 8002b82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b8a:	edc7 7a04 	vstr	s15, [r7, #16]
 8002b8e:	f04f 0300 	mov.w	r3, #0
 8002b92:	617b      	str	r3, [r7, #20]
			fft_split(buffers[b&1]+n, buffers[~b&1]+n, delta, phi);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	6a3b      	ldr	r3, [r7, #32]
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	18d0      	adds	r0, r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <fft_reverse+0x82>
 8002bb2:	2304      	movs	r3, #4
 8002bb4:	e000      	b.n	8002bb8 <fft_reverse+0x84>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	68ba      	ldr	r2, [r7, #8]
 8002bba:	4413      	add	r3, r2
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	6a3b      	ldr	r3, [r7, #32]
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	ed97 7a04 	vldr	s14, [r7, #16]
 8002bc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bcc:	eeb0 0a47 	vmov.f32	s0, s14
 8002bd0:	eef0 0a67 	vmov.f32	s1, s15
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	f7ff fdce 	bl	8002778 <fft_split>
		for(size_t n = 0; n < N; n += delta) {
 8002bdc:	6a3a      	ldr	r2, [r7, #32]
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	4413      	add	r3, r2
 8002be2:	623b      	str	r3, [r7, #32]
 8002be4:	6a3a      	ldr	r2, [r7, #32]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d3b8      	bcc.n	8002b5e <fft_reverse+0x2a>
	for(int j = 0; j < J; j++, b++) {
 8002bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bee:	3301      	adds	r3, #1
 8002bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	dba6      	blt.n	8002b4e <fft_reverse+0x1a>
		}
	}

	return b;
 8002c00:	68fb      	ldr	r3, [r7, #12]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3728      	adds	r7, #40	; 0x28
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <fft>:

int fft(float complex *vector, size_t N)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b086      	sub	sp, #24
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	6039      	str	r1, [r7, #0]
	if( !N ) return 0;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <fft+0x14>
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e044      	b.n	8002ca8 <fft+0x9e>

	if( N & (N-1) ) return 1;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	1e5a      	subs	r2, r3, #1
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	4013      	ands	r3, r2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <fft+0x24>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e03c      	b.n	8002ca8 <fft+0x9e>

	float complex *buffers[2] = { vector, malloc(N*sizeof(float complex)) };
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	60fb      	str	r3, [r7, #12]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f008 f866 	bl	800ad08 <malloc>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	613b      	str	r3, [r7, #16]

	if( !buffers[1] ) return -1;
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d102      	bne.n	8002c4c <fft+0x42>
 8002c46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c4a:	e02d      	b.n	8002ca8 <fft+0x9e>

	int b = 0;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	617b      	str	r3, [r7, #20]

	b = nop_reverse(b, buffers, N);
 8002c50:	f107 030c 	add.w	r3, r7, #12
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	4619      	mov	r1, r3
 8002c58:	6978      	ldr	r0, [r7, #20]
 8002c5a:	f7ff ff22 	bl	8002aa2 <nop_reverse>
 8002c5e:	6178      	str	r0, [r7, #20]
	b = fft_reverse(b, buffers, N);
 8002c60:	f107 030c 	add.w	r3, r7, #12
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	4619      	mov	r1, r3
 8002c68:	6978      	ldr	r0, [r7, #20]
 8002c6a:	f7ff ff63 	bl	8002b34 <fft_reverse>
 8002c6e:	6178      	str	r0, [r7, #20]
	b = nop_reverse(b, buffers, N);
 8002c70:	f107 030c 	add.w	r3, r7, #12
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	4619      	mov	r1, r3
 8002c78:	6978      	ldr	r0, [r7, #20]
 8002c7a:	f7ff ff12 	bl	8002aa2 <nop_reverse>
 8002c7e:	6178      	str	r0, [r7, #20]


	memmove(vector, buffers[b&1], N*sizeof(float complex));
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	f107 0218 	add.w	r2, r7, #24
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f853 1c0c 	ldr.w	r1, [r3, #-12]
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	461a      	mov	r2, r3
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f008 f850 	bl	800ad3e <memmove>

	free( buffers[1] );
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f008 f839 	bl	800ad18 <free>

	return 0;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	60da      	str	r2, [r3, #12]
 8002cc2:	611a      	str	r2, [r3, #16]
 8002cc4:	615a      	str	r2, [r3, #20]
 8002cc6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8002cc8:	4b1e      	ldr	r3, [pc, #120]	; (8002d44 <MX_FMC_Init+0x94>)
 8002cca:	4a1f      	ldr	r2, [pc, #124]	; (8002d48 <MX_FMC_Init+0x98>)
 8002ccc:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8002cce:	4b1d      	ldr	r3, [pc, #116]	; (8002d44 <MX_FMC_Init+0x94>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <MX_FMC_Init+0x94>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8002cda:	4b1a      	ldr	r3, [pc, #104]	; (8002d44 <MX_FMC_Init+0x94>)
 8002cdc:	2204      	movs	r2, #4
 8002cde:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8002ce0:	4b18      	ldr	r3, [pc, #96]	; (8002d44 <MX_FMC_Init+0x94>)
 8002ce2:	2210      	movs	r2, #16
 8002ce4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002ce6:	4b17      	ldr	r3, [pc, #92]	; (8002d44 <MX_FMC_Init+0x94>)
 8002ce8:	2240      	movs	r2, #64	; 0x40
 8002cea:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8002cec:	4b15      	ldr	r3, [pc, #84]	; (8002d44 <MX_FMC_Init+0x94>)
 8002cee:	2280      	movs	r2, #128	; 0x80
 8002cf0:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002cf2:	4b14      	ldr	r3, [pc, #80]	; (8002d44 <MX_FMC_Init+0x94>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8002cf8:	4b12      	ldr	r3, [pc, #72]	; (8002d44 <MX_FMC_Init+0x94>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8002cfe:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <MX_FMC_Init+0x94>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8002d04:	4b0f      	ldr	r3, [pc, #60]	; (8002d44 <MX_FMC_Init+0x94>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8002d0a:	2310      	movs	r3, #16
 8002d0c:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8002d0e:	2310      	movs	r3, #16
 8002d10:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8002d12:	2310      	movs	r3, #16
 8002d14:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8002d16:	2310      	movs	r3, #16
 8002d18:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8002d1a:	2310      	movs	r3, #16
 8002d1c:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8002d1e:	2310      	movs	r3, #16
 8002d20:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8002d22:	2310      	movs	r3, #16
 8002d24:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8002d26:	1d3b      	adds	r3, r7, #4
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4806      	ldr	r0, [pc, #24]	; (8002d44 <MX_FMC_Init+0x94>)
 8002d2c:	f004 fe22 	bl	8007974 <HAL_SDRAM_Init>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8002d36:	f000 fff3 	bl	8003d20 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8002d3a:	bf00      	nop
 8002d3c:	3720      	adds	r7, #32
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	20006e90 	.word	0x20006e90
 8002d48:	a0000140 	.word	0xa0000140

08002d4c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d52:	1d3b      	adds	r3, r7, #4
 8002d54:	2200      	movs	r2, #0
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	605a      	str	r2, [r3, #4]
 8002d5a:	609a      	str	r2, [r3, #8]
 8002d5c:	60da      	str	r2, [r3, #12]
 8002d5e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002d60:	4b34      	ldr	r3, [pc, #208]	; (8002e34 <HAL_FMC_MspInit+0xe8>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d160      	bne.n	8002e2a <HAL_FMC_MspInit+0xde>
    return;
  }
  FMC_Initialized = 1;
 8002d68:	4b32      	ldr	r3, [pc, #200]	; (8002e34 <HAL_FMC_MspInit+0xe8>)
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	603b      	str	r3, [r7, #0]
 8002d72:	4b31      	ldr	r3, [pc, #196]	; (8002e38 <HAL_FMC_MspInit+0xec>)
 8002d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d76:	4a30      	ldr	r2, [pc, #192]	; (8002e38 <HAL_FMC_MspInit+0xec>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6393      	str	r3, [r2, #56]	; 0x38
 8002d7e:	4b2e      	ldr	r3, [pc, #184]	; (8002e38 <HAL_FMC_MspInit+0xec>)
 8002d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	603b      	str	r3, [r7, #0]
 8002d88:	683b      	ldr	r3, [r7, #0]
  PD0   ------> FMC_D2
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002d8a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002d8e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d90:	2302      	movs	r3, #2
 8002d92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002d9c:	230c      	movs	r3, #12
 8002d9e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002da0:	1d3b      	adds	r3, r7, #4
 8002da2:	4619      	mov	r1, r3
 8002da4:	4825      	ldr	r0, [pc, #148]	; (8002e3c <HAL_FMC_MspInit+0xf0>)
 8002da6:	f003 f9d1 	bl	800614c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8002daa:	230d      	movs	r3, #13
 8002dac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dae:	2302      	movs	r3, #2
 8002db0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db6:	2303      	movs	r3, #3
 8002db8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002dba:	230c      	movs	r3, #12
 8002dbc:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dbe:	1d3b      	adds	r3, r7, #4
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	481f      	ldr	r0, [pc, #124]	; (8002e40 <HAL_FMC_MspInit+0xf4>)
 8002dc4:	f003 f9c2 	bl	800614c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8002dc8:	f248 1333 	movw	r3, #33075	; 0x8133
 8002dcc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dce:	2302      	movs	r3, #2
 8002dd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002dda:	230c      	movs	r3, #12
 8002ddc:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002dde:	1d3b      	adds	r3, r7, #4
 8002de0:	4619      	mov	r1, r3
 8002de2:	4818      	ldr	r0, [pc, #96]	; (8002e44 <HAL_FMC_MspInit+0xf8>)
 8002de4:	f003 f9b2 	bl	800614c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002de8:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002dec:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dee:	2302      	movs	r3, #2
 8002df0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df6:	2303      	movs	r3, #3
 8002df8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002dfa:	230c      	movs	r3, #12
 8002dfc:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dfe:	1d3b      	adds	r3, r7, #4
 8002e00:	4619      	mov	r1, r3
 8002e02:	4811      	ldr	r0, [pc, #68]	; (8002e48 <HAL_FMC_MspInit+0xfc>)
 8002e04:	f003 f9a2 	bl	800614c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8002e08:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002e0c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0e:	2302      	movs	r3, #2
 8002e10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e16:	2303      	movs	r3, #3
 8002e18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002e1a:	230c      	movs	r3, #12
 8002e1c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e1e:	1d3b      	adds	r3, r7, #4
 8002e20:	4619      	mov	r1, r3
 8002e22:	480a      	ldr	r0, [pc, #40]	; (8002e4c <HAL_FMC_MspInit+0x100>)
 8002e24:	f003 f992 	bl	800614c <HAL_GPIO_Init>
 8002e28:	e000      	b.n	8002e2c <HAL_FMC_MspInit+0xe0>
    return;
 8002e2a:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002e2c:	3718      	adds	r7, #24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	2000021c 	.word	0x2000021c
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	40021400 	.word	0x40021400
 8002e40:	40020800 	.word	0x40020800
 8002e44:	40021800 	.word	0x40021800
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	40020c00 	.word	0x40020c00

08002e50 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002e58:	f7ff ff78 	bl	8002d4c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b08e      	sub	sp, #56	; 0x38
 8002e68:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	605a      	str	r2, [r3, #4]
 8002e74:	609a      	str	r2, [r3, #8]
 8002e76:	60da      	str	r2, [r3, #12]
 8002e78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	623b      	str	r3, [r7, #32]
 8002e7e:	4b43      	ldr	r3, [pc, #268]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	4a42      	ldr	r2, [pc, #264]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002e84:	f043 0320 	orr.w	r3, r3, #32
 8002e88:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8a:	4b40      	ldr	r3, [pc, #256]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	f003 0320 	and.w	r3, r3, #32
 8002e92:	623b      	str	r3, [r7, #32]
 8002e94:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	61fb      	str	r3, [r7, #28]
 8002e9a:	4b3c      	ldr	r3, [pc, #240]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	4a3b      	ldr	r2, [pc, #236]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ea0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea6:	4b39      	ldr	r3, [pc, #228]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eae:	61fb      	str	r3, [r7, #28]
 8002eb0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61bb      	str	r3, [r7, #24]
 8002eb6:	4b35      	ldr	r3, [pc, #212]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	4a34      	ldr	r2, [pc, #208]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ebc:	f043 0304 	orr.w	r3, r3, #4
 8002ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec2:	4b32      	ldr	r3, [pc, #200]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec6:	f003 0304 	and.w	r3, r3, #4
 8002eca:	61bb      	str	r3, [r7, #24]
 8002ecc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ece:	2300      	movs	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]
 8002ed2:	4b2e      	ldr	r3, [pc, #184]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	4a2d      	ldr	r2, [pc, #180]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ed8:	f043 0301 	orr.w	r3, r3, #1
 8002edc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ede:	4b2b      	ldr	r3, [pc, #172]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	617b      	str	r3, [r7, #20]
 8002ee8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eea:	2300      	movs	r3, #0
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	4b27      	ldr	r3, [pc, #156]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef2:	4a26      	ldr	r2, [pc, #152]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002ef4:	f043 0302 	orr.w	r3, r3, #2
 8002ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8002efa:	4b24      	ldr	r3, [pc, #144]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	613b      	str	r3, [r7, #16]
 8002f04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	60fb      	str	r3, [r7, #12]
 8002f0a:	4b20      	ldr	r3, [pc, #128]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	4a1f      	ldr	r2, [pc, #124]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f14:	6313      	str	r3, [r2, #48]	; 0x30
 8002f16:	4b1d      	ldr	r3, [pc, #116]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	4b19      	ldr	r3, [pc, #100]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	4a18      	ldr	r2, [pc, #96]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f2c:	f043 0310 	orr.w	r3, r3, #16
 8002f30:	6313      	str	r3, [r2, #48]	; 0x30
 8002f32:	4b16      	ldr	r3, [pc, #88]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	f003 0310 	and.w	r3, r3, #16
 8002f3a:	60bb      	str	r3, [r7, #8]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	607b      	str	r3, [r7, #4]
 8002f42:	4b12      	ldr	r3, [pc, #72]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f46:	4a11      	ldr	r2, [pc, #68]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f48:	f043 0308 	orr.w	r3, r3, #8
 8002f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f4e:	4b0f      	ldr	r3, [pc, #60]	; (8002f8c <MX_GPIO_Init+0x128>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f52:	f003 0308 	and.w	r3, r3, #8
 8002f56:	607b      	str	r3, [r7, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f60:	480b      	ldr	r0, [pc, #44]	; (8002f90 <MX_GPIO_Init+0x12c>)
 8002f62:	f003 fa9d 	bl	80064a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002f66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f74:	2303      	movs	r3, #3
 8002f76:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4804      	ldr	r0, [pc, #16]	; (8002f90 <MX_GPIO_Init+0x12c>)
 8002f80:	f003 f8e4 	bl	800614c <HAL_GPIO_Init>

}
 8002f84:	bf00      	nop
 8002f86:	3738      	adds	r7, #56	; 0x38
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40021800 	.word	0x40021800

08002f94 <StartScreen>:
#include <stdio.h>

int width;


void StartScreen(void){
 8002f94:	b5b0      	push	{r4, r5, r7, lr}
 8002f96:	b08e      	sub	sp, #56	; 0x38
 8002f98:	af00      	add	r7, sp, #0
	TM_LCD_Init();
 8002f9a:	f006 fd27 	bl	80099ec <TM_LCD_Init>
	TM_LCD_SetOrientation(2);
 8002f9e:	2002      	movs	r0, #2
 8002fa0:	f006 fd9c 	bl	8009adc <TM_LCD_SetOrientation>
	TM_LCD_SetLayer1();
 8002fa4:	f006 fef4 	bl	8009d90 <TM_LCD_SetLayer1>
	TM_LCD_Fill(LCD_COLOR_WHITE);
 8002fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fac:	f006 fd8a 	bl	8009ac4 <TM_LCD_Fill>


	ScreenIntro();
 8002fb0:	f000 f8ca 	bl	8003148 <ScreenIntro>

	/*	prozor za osciloskop	*/

	Window();
 8002fb4:	f000 fd82 	bl	8003abc <Window>

	/*	generator; ime i ON/OFF */

	TM_LCD_SetXY(0, TM_LCD_GetHeight()-22);
 8002fb8:	f006 ff38 	bl	8009e2c <TM_LCD_GetHeight>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	3b16      	subs	r3, #22
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	2000      	movs	r0, #0
 8002fc6:	f006 fdc9 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_SetFont(&TM_Font_7x10);
 8002fca:	485a      	ldr	r0, [pc, #360]	; (8003134 <StartScreen+0x1a0>)
 8002fcc:	f006 fdec 	bl	8009ba8 <TM_LCD_SetFont>
	char s[] = "Function generator";
 8002fd0:	4b59      	ldr	r3, [pc, #356]	; (8003138 <StartScreen+0x1a4>)
 8002fd2:	f107 0414 	add.w	r4, r7, #20
 8002fd6:	461d      	mov	r5, r3
 8002fd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fdc:	682b      	ldr	r3, [r5, #0]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	8022      	strh	r2, [r4, #0]
 8002fe2:	3402      	adds	r4, #2
 8002fe4:	0c1b      	lsrs	r3, r3, #16
 8002fe6:	7023      	strb	r3, [r4, #0]
	TM_LCD_Puts(&s[0]);
 8002fe8:	f107 0314 	add.w	r3, r7, #20
 8002fec:	4618      	mov	r0, r3
 8002fee:	f006 feb3 	bl	8009d58 <TM_LCD_Puts>
	char on[] = "ON";
 8002ff2:	4a52      	ldr	r2, [pc, #328]	; (800313c <StartScreen+0x1a8>)
 8002ff4:	f107 0310 	add.w	r3, r7, #16
 8002ff8:	6812      	ldr	r2, [r2, #0]
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	8019      	strh	r1, [r3, #0]
 8002ffe:	3302      	adds	r3, #2
 8003000:	0c12      	lsrs	r2, r2, #16
 8003002:	701a      	strb	r2, [r3, #0]
	TM_LCD_SetXY(8, TM_LCD_GetHeight()-11);
 8003004:	f006 ff12 	bl	8009e2c <TM_LCD_GetHeight>
 8003008:	4603      	mov	r3, r0
 800300a:	3b0b      	subs	r3, #11
 800300c:	b29b      	uxth	r3, r3
 800300e:	4619      	mov	r1, r3
 8003010:	2008      	movs	r0, #8
 8003012:	f006 fda3 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&on[0]);
 8003016:	f107 0310 	add.w	r3, r7, #16
 800301a:	4618      	mov	r0, r3
 800301c:	f006 fe9c 	bl	8009d58 <TM_LCD_Puts>
	char off[] = "OFF";
 8003020:	4b47      	ldr	r3, [pc, #284]	; (8003140 <StartScreen+0x1ac>)
 8003022:	60fb      	str	r3, [r7, #12]
	TM_LCD_SetXY(28, TM_LCD_GetHeight()-11);
 8003024:	f006 ff02 	bl	8009e2c <TM_LCD_GetHeight>
 8003028:	4603      	mov	r3, r0
 800302a:	3b0b      	subs	r3, #11
 800302c:	b29b      	uxth	r3, r3
 800302e:	4619      	mov	r1, r3
 8003030:	201c      	movs	r0, #28
 8003032:	f006 fd93 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&off[0]);
 8003036:	f107 030c 	add.w	r3, r7, #12
 800303a:	4618      	mov	r0, r3
 800303c:	f006 fe8c 	bl	8009d58 <TM_LCD_Puts>

	/*	prozor za generator	*/

	for(int i=135; i<160;i++){
 8003040:	2387      	movs	r3, #135	; 0x87
 8003042:	637b      	str	r3, [r7, #52]	; 0x34
 8003044:	e00e      	b.n	8003064 <StartScreen+0xd0>
		TM_LCD_DrawPixel(i, TM_LCD_GetHeight()-22, LCD_COLOR_BLACK);
 8003046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003048:	b29c      	uxth	r4, r3
 800304a:	f006 feef 	bl	8009e2c <TM_LCD_GetHeight>
 800304e:	4603      	mov	r3, r0
 8003050:	3b16      	subs	r3, #22
 8003052:	b29b      	uxth	r3, r3
 8003054:	2200      	movs	r2, #0
 8003056:	4619      	mov	r1, r3
 8003058:	4620      	mov	r0, r4
 800305a:	f006 fe57 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=135; i<160;i++){
 800305e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003060:	3301      	adds	r3, #1
 8003062:	637b      	str	r3, [r7, #52]	; 0x34
 8003064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003066:	2b9f      	cmp	r3, #159	; 0x9f
 8003068:	dded      	ble.n	8003046 <StartScreen+0xb2>
	}
	for(int i=135; i<161;i++){
 800306a:	2387      	movs	r3, #135	; 0x87
 800306c:	633b      	str	r3, [r7, #48]	; 0x30
 800306e:	e00e      	b.n	800308e <StartScreen+0xfa>
			TM_LCD_DrawPixel(i, TM_LCD_GetHeight()-5, LCD_COLOR_BLACK);
 8003070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003072:	b29c      	uxth	r4, r3
 8003074:	f006 feda 	bl	8009e2c <TM_LCD_GetHeight>
 8003078:	4603      	mov	r3, r0
 800307a:	3b05      	subs	r3, #5
 800307c:	b29b      	uxth	r3, r3
 800307e:	2200      	movs	r2, #0
 8003080:	4619      	mov	r1, r3
 8003082:	4620      	mov	r0, r4
 8003084:	f006 fe42 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=135; i<161;i++){
 8003088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800308a:	3301      	adds	r3, #1
 800308c:	633b      	str	r3, [r7, #48]	; 0x30
 800308e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003090:	2ba0      	cmp	r3, #160	; 0xa0
 8003092:	dded      	ble.n	8003070 <StartScreen+0xdc>
		}
	for(int i=TM_LCD_GetHeight()-22; i<TM_LCD_GetHeight()-5;i++){
 8003094:	f006 feca 	bl	8009e2c <TM_LCD_GetHeight>
 8003098:	4603      	mov	r3, r0
 800309a:	3b16      	subs	r3, #22
 800309c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800309e:	e009      	b.n	80030b4 <StartScreen+0x120>
			TM_LCD_DrawPixel(135, i, LCD_COLOR_BLACK);
 80030a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	2200      	movs	r2, #0
 80030a6:	4619      	mov	r1, r3
 80030a8:	2087      	movs	r0, #135	; 0x87
 80030aa:	f006 fe2f 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=TM_LCD_GetHeight()-22; i<TM_LCD_GetHeight()-5;i++){
 80030ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b0:	3301      	adds	r3, #1
 80030b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030b4:	f006 feba 	bl	8009e2c <TM_LCD_GetHeight>
 80030b8:	4603      	mov	r3, r0
 80030ba:	3b05      	subs	r3, #5
 80030bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030be:	429a      	cmp	r2, r3
 80030c0:	dbee      	blt.n	80030a0 <StartScreen+0x10c>
		}
	for(int i=TM_LCD_GetHeight()-22; i<TM_LCD_GetHeight()-5;i++){
 80030c2:	f006 feb3 	bl	8009e2c <TM_LCD_GetHeight>
 80030c6:	4603      	mov	r3, r0
 80030c8:	3b16      	subs	r3, #22
 80030ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80030cc:	e009      	b.n	80030e2 <StartScreen+0x14e>
			TM_LCD_DrawPixel(160, i, LCD_COLOR_BLACK);
 80030ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	2200      	movs	r2, #0
 80030d4:	4619      	mov	r1, r3
 80030d6:	20a0      	movs	r0, #160	; 0xa0
 80030d8:	f006 fe18 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=TM_LCD_GetHeight()-22; i<TM_LCD_GetHeight()-5;i++){
 80030dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030de:	3301      	adds	r3, #1
 80030e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80030e2:	f006 fea3 	bl	8009e2c <TM_LCD_GetHeight>
 80030e6:	4603      	mov	r3, r0
 80030e8:	3b05      	subs	r3, #5
 80030ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030ec:	429a      	cmp	r2, r3
 80030ee:	dbee      	blt.n	80030ce <StartScreen+0x13a>
		}
	char yaxis[] = "0.15 V/div";
 80030f0:	4a14      	ldr	r2, [pc, #80]	; (8003144 <StartScreen+0x1b0>)
 80030f2:	463b      	mov	r3, r7
 80030f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80030f6:	c303      	stmia	r3!, {r0, r1}
 80030f8:	801a      	strh	r2, [r3, #0]
 80030fa:	3302      	adds	r3, #2
 80030fc:	0c12      	lsrs	r2, r2, #16
 80030fe:	701a      	strb	r2, [r3, #0]
	TM_LCD_SetXY(210,TM_LCD_GetHeight()*3/4+5);
 8003100:	f006 fe94 	bl	8009e2c <TM_LCD_GetHeight>
 8003104:	4603      	mov	r3, r0
 8003106:	461a      	mov	r2, r3
 8003108:	4613      	mov	r3, r2
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	4413      	add	r3, r2
 800310e:	2b00      	cmp	r3, #0
 8003110:	da00      	bge.n	8003114 <StartScreen+0x180>
 8003112:	3303      	adds	r3, #3
 8003114:	109b      	asrs	r3, r3, #2
 8003116:	b29b      	uxth	r3, r3
 8003118:	3305      	adds	r3, #5
 800311a:	b29b      	uxth	r3, r3
 800311c:	4619      	mov	r1, r3
 800311e:	20d2      	movs	r0, #210	; 0xd2
 8003120:	f006 fd1c 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&yaxis[0]);
 8003124:	463b      	mov	r3, r7
 8003126:	4618      	mov	r0, r3
 8003128:	f006 fe16 	bl	8009d58 <TM_LCD_Puts>
}
 800312c:	bf00      	nop
 800312e:	3738      	adds	r7, #56	; 0x38
 8003130:	46bd      	mov	sp, r7
 8003132:	bdb0      	pop	{r4, r5, r7, pc}
 8003134:	2000001c 	.word	0x2000001c
 8003138:	0800ff64 	.word	0x0800ff64
 800313c:	0800ff78 	.word	0x0800ff78
 8003140:	0046464f 	.word	0x0046464f
 8003144:	0800ff7c 	.word	0x0800ff7c

08003148 <ScreenIntro>:

void ScreenIntro(void){
 8003148:	b5b0      	push	{r4, r5, r7, lr}
 800314a:	b09c      	sub	sp, #112	; 0x70
 800314c:	af00      	add	r7, sp, #0
	char begin[] = "Sustav za generiranje,";
 800314e:	4b48      	ldr	r3, [pc, #288]	; (8003270 <ScreenIntro+0x128>)
 8003150:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8003154:	461d      	mov	r5, r3
 8003156:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003158:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800315a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800315e:	6020      	str	r0, [r4, #0]
 8003160:	3404      	adds	r4, #4
 8003162:	8021      	strh	r1, [r4, #0]
 8003164:	3402      	adds	r4, #2
 8003166:	0c0b      	lsrs	r3, r1, #16
 8003168:	7023      	strb	r3, [r4, #0]
	char end[] = "akviziciju i prikaz signala";
 800316a:	4b42      	ldr	r3, [pc, #264]	; (8003274 <ScreenIntro+0x12c>)
 800316c:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003170:	461d      	mov	r5, r3
 8003172:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003174:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003176:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800317a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TM_LCD_SetXY(35, TM_LCD_GetHeight()/2-22);
 800317e:	f006 fe55 	bl	8009e2c <TM_LCD_GetHeight>
 8003182:	4603      	mov	r3, r0
 8003184:	085b      	lsrs	r3, r3, #1
 8003186:	b29b      	uxth	r3, r3
 8003188:	3b16      	subs	r3, #22
 800318a:	b29b      	uxth	r3, r3
 800318c:	4619      	mov	r1, r3
 800318e:	2023      	movs	r0, #35	; 0x23
 8003190:	f006 fce4 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&begin[0]);
 8003194:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003198:	4618      	mov	r0, r3
 800319a:	f006 fddd 	bl	8009d58 <TM_LCD_Puts>
	TM_LCD_SetXY(10, TM_LCD_GetHeight()/2);
 800319e:	f006 fe45 	bl	8009e2c <TM_LCD_GetHeight>
 80031a2:	4603      	mov	r3, r0
 80031a4:	085b      	lsrs	r3, r3, #1
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	4619      	mov	r1, r3
 80031aa:	200a      	movs	r0, #10
 80031ac:	f006 fcd6 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&end[0]);
 80031b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80031b4:	4618      	mov	r0, r3
 80031b6:	f006 fdcf 	bl	8009d58 <TM_LCD_Puts>
	char fer[] = "FER, 2020./2021.";
 80031ba:	4b2f      	ldr	r3, [pc, #188]	; (8003278 <ScreenIntro+0x130>)
 80031bc:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80031c0:	461d      	mov	r5, r3
 80031c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031c6:	682b      	ldr	r3, [r5, #0]
 80031c8:	7023      	strb	r3, [r4, #0]
	TM_LCD_SetFont(&TM_Font_7x10);
 80031ca:	482c      	ldr	r0, [pc, #176]	; (800327c <ScreenIntro+0x134>)
 80031cc:	f006 fcec 	bl	8009ba8 <TM_LCD_SetFont>
	TM_LCD_SetXY(8, TM_LCD_GetHeight()-15);
 80031d0:	f006 fe2c 	bl	8009e2c <TM_LCD_GetHeight>
 80031d4:	4603      	mov	r3, r0
 80031d6:	3b0f      	subs	r3, #15
 80031d8:	b29b      	uxth	r3, r3
 80031da:	4619      	mov	r1, r3
 80031dc:	2008      	movs	r0, #8
 80031de:	f006 fcbd 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&fer[0]);
 80031e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031e6:	4618      	mov	r0, r3
 80031e8:	f006 fdb6 	bl	8009d58 <TM_LCD_Puts>
	for(int i=0; i<20000000;i++){}
 80031ec:	2300      	movs	r3, #0
 80031ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80031f0:	e002      	b.n	80031f8 <ScreenIntro+0xb0>
 80031f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031f4:	3301      	adds	r3, #1
 80031f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80031f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031fa:	4a21      	ldr	r2, [pc, #132]	; (8003280 <ScreenIntro+0x138>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	ddf8      	ble.n	80031f2 <ScreenIntro+0xaa>
	char next1[] = "Press user button";
 8003200:	4b20      	ldr	r3, [pc, #128]	; (8003284 <ScreenIntro+0x13c>)
 8003202:	f107 0410 	add.w	r4, r7, #16
 8003206:	461d      	mov	r5, r3
 8003208:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800320a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800320c:	682b      	ldr	r3, [r5, #0]
 800320e:	8023      	strh	r3, [r4, #0]
	char next2[] = "to continue";
 8003210:	4a1d      	ldr	r2, [pc, #116]	; (8003288 <ScreenIntro+0x140>)
 8003212:	1d3b      	adds	r3, r7, #4
 8003214:	ca07      	ldmia	r2, {r0, r1, r2}
 8003216:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	TM_LCD_SetXY(200, TM_LCD_GetHeight()-20);
 800321a:	f006 fe07 	bl	8009e2c <TM_LCD_GetHeight>
 800321e:	4603      	mov	r3, r0
 8003220:	3b14      	subs	r3, #20
 8003222:	b29b      	uxth	r3, r3
 8003224:	4619      	mov	r1, r3
 8003226:	20c8      	movs	r0, #200	; 0xc8
 8003228:	f006 fc98 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&next1[0]);
 800322c:	f107 0310 	add.w	r3, r7, #16
 8003230:	4618      	mov	r0, r3
 8003232:	f006 fd91 	bl	8009d58 <TM_LCD_Puts>
	TM_LCD_SetXY(200, TM_LCD_GetHeight()-10);
 8003236:	f006 fdf9 	bl	8009e2c <TM_LCD_GetHeight>
 800323a:	4603      	mov	r3, r0
 800323c:	3b0a      	subs	r3, #10
 800323e:	b29b      	uxth	r3, r3
 8003240:	4619      	mov	r1, r3
 8003242:	20c8      	movs	r0, #200	; 0xc8
 8003244:	f006 fc8a 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&next2[0]);
 8003248:	1d3b      	adds	r3, r7, #4
 800324a:	4618      	mov	r0, r3
 800324c:	f006 fd84 	bl	8009d58 <TM_LCD_Puts>
	while(1){
		if(TM_DISCO_ButtonPressed() > 0) {
 8003250:	4b0e      	ldr	r3, [pc, #56]	; (800328c <ScreenIntro+0x144>)
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0f9      	beq.n	8003250 <ScreenIntro+0x108>
			TM_LCD_Fill(LCD_COLOR_WHITE);
 800325c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003260:	f006 fc30 	bl	8009ac4 <TM_LCD_Fill>
			break;
 8003264:	bf00      	nop
		}
	}

}
 8003266:	bf00      	nop
 8003268:	3770      	adds	r7, #112	; 0x70
 800326a:	46bd      	mov	sp, r7
 800326c:	bdb0      	pop	{r4, r5, r7, pc}
 800326e:	bf00      	nop
 8003270:	0800ff88 	.word	0x0800ff88
 8003274:	0800ffa0 	.word	0x0800ffa0
 8003278:	0800ffbc 	.word	0x0800ffbc
 800327c:	2000001c 	.word	0x2000001c
 8003280:	01312cff 	.word	0x01312cff
 8003284:	0800ffd0 	.word	0x0800ffd0
 8003288:	0800ffe4 	.word	0x0800ffe4
 800328c:	40020000 	.word	0x40020000

08003290 <LCDFunctionGeneratorON>:

void LCDFunctionGeneratorON(void){
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
	for(int i=7;i<23;i++){
 8003296:	2307      	movs	r3, #7
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	e027      	b.n	80032ec <LCDFunctionGeneratorON+0x5c>
		for(int j=TM_LCD_GetHeight()-13;j<TM_LCD_GetHeight()-2;j++){
 800329c:	f006 fdc6 	bl	8009e2c <TM_LCD_GetHeight>
 80032a0:	4603      	mov	r3, r0
 80032a2:	3b0d      	subs	r3, #13
 80032a4:	60bb      	str	r3, [r7, #8]
 80032a6:	e017      	b.n	80032d8 <LCDFunctionGeneratorON+0x48>
			if(TM_LCD_GetPixel(i, j) == LCD_COLOR_WHITE){
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	68ba      	ldr	r2, [r7, #8]
 80032ae:	b292      	uxth	r2, r2
 80032b0:	4611      	mov	r1, r2
 80032b2:	4618      	mov	r0, r3
 80032b4:	f006 fd3d 	bl	8009d32 <TM_LCD_GetPixel>
 80032b8:	4603      	mov	r3, r0
 80032ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032be:	d108      	bne.n	80032d2 <LCDFunctionGeneratorON+0x42>
				TM_LCD_DrawPixel(i, j, LCD_COLOR_GREEN2);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	68ba      	ldr	r2, [r7, #8]
 80032c6:	b291      	uxth	r1, r2
 80032c8:	f244 3221 	movw	r2, #17185	; 0x4321
 80032cc:	4618      	mov	r0, r3
 80032ce:	f006 fd1d 	bl	8009d0c <TM_LCD_DrawPixel>
		for(int j=TM_LCD_GetHeight()-13;j<TM_LCD_GetHeight()-2;j++){
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	3301      	adds	r3, #1
 80032d6:	60bb      	str	r3, [r7, #8]
 80032d8:	f006 fda8 	bl	8009e2c <TM_LCD_GetHeight>
 80032dc:	4603      	mov	r3, r0
 80032de:	3b02      	subs	r3, #2
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	dbe0      	blt.n	80032a8 <LCDFunctionGeneratorON+0x18>
	for(int i=7;i<23;i++){
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	3301      	adds	r3, #1
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2b16      	cmp	r3, #22
 80032f0:	ddd4      	ble.n	800329c <LCDFunctionGeneratorON+0xc>
			}
		}
	}
	for(int i=27;i<49;i++){
 80032f2:	231b      	movs	r3, #27
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	e027      	b.n	8003348 <LCDFunctionGeneratorON+0xb8>
		for(int j=TM_LCD_GetHeight()-13;j<TM_LCD_GetHeight()-2;j++){
 80032f8:	f006 fd98 	bl	8009e2c <TM_LCD_GetHeight>
 80032fc:	4603      	mov	r3, r0
 80032fe:	3b0d      	subs	r3, #13
 8003300:	603b      	str	r3, [r7, #0]
 8003302:	e017      	b.n	8003334 <LCDFunctionGeneratorON+0xa4>
			if(TM_LCD_GetPixel(i, j) == LCD_COLOR_RED2){
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	b29b      	uxth	r3, r3
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	b292      	uxth	r2, r2
 800330c:	4611      	mov	r1, r2
 800330e:	4618      	mov	r0, r3
 8003310:	f006 fd0f 	bl	8009d32 <TM_LCD_GetPixel>
 8003314:	4603      	mov	r3, r0
 8003316:	f5b3 4f78 	cmp.w	r3, #63488	; 0xf800
 800331a:	d108      	bne.n	800332e <LCDFunctionGeneratorON+0x9e>
				TM_LCD_DrawPixel(i, j, LCD_COLOR_WHITE);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	b29b      	uxth	r3, r3
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	b291      	uxth	r1, r2
 8003324:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003328:	4618      	mov	r0, r3
 800332a:	f006 fcef 	bl	8009d0c <TM_LCD_DrawPixel>
		for(int j=TM_LCD_GetHeight()-13;j<TM_LCD_GetHeight()-2;j++){
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	3301      	adds	r3, #1
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	f006 fd7a 	bl	8009e2c <TM_LCD_GetHeight>
 8003338:	4603      	mov	r3, r0
 800333a:	3b02      	subs	r3, #2
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	429a      	cmp	r2, r3
 8003340:	dbe0      	blt.n	8003304 <LCDFunctionGeneratorON+0x74>
	for(int i=27;i<49;i++){
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3301      	adds	r3, #1
 8003346:	607b      	str	r3, [r7, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b30      	cmp	r3, #48	; 0x30
 800334c:	ddd4      	ble.n	80032f8 <LCDFunctionGeneratorON+0x68>
			}
		}
	}
}
 800334e:	bf00      	nop
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <LCDFunctionGeneratorOFF>:

void LCDFunctionGeneratorOFF(void){
 8003358:	b590      	push	{r4, r7, lr}
 800335a:	b08b      	sub	sp, #44	; 0x2c
 800335c:	af00      	add	r7, sp, #0
	for(int i=27;i<49;i++){
 800335e:	231b      	movs	r3, #27
 8003360:	627b      	str	r3, [r7, #36]	; 0x24
 8003362:	e027      	b.n	80033b4 <LCDFunctionGeneratorOFF+0x5c>
		for(int j=TM_LCD_GetHeight()-13;j<TM_LCD_GetHeight()-2;j++){
 8003364:	f006 fd62 	bl	8009e2c <TM_LCD_GetHeight>
 8003368:	4603      	mov	r3, r0
 800336a:	3b0d      	subs	r3, #13
 800336c:	623b      	str	r3, [r7, #32]
 800336e:	e017      	b.n	80033a0 <LCDFunctionGeneratorOFF+0x48>
			if(TM_LCD_GetPixel(i, j) == LCD_COLOR_WHITE){
 8003370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003372:	b29b      	uxth	r3, r3
 8003374:	6a3a      	ldr	r2, [r7, #32]
 8003376:	b292      	uxth	r2, r2
 8003378:	4611      	mov	r1, r2
 800337a:	4618      	mov	r0, r3
 800337c:	f006 fcd9 	bl	8009d32 <TM_LCD_GetPixel>
 8003380:	4603      	mov	r3, r0
 8003382:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003386:	d108      	bne.n	800339a <LCDFunctionGeneratorOFF+0x42>
				TM_LCD_DrawPixel(i, j, LCD_COLOR_RED2);
 8003388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338a:	b29b      	uxth	r3, r3
 800338c:	6a3a      	ldr	r2, [r7, #32]
 800338e:	b291      	uxth	r1, r2
 8003390:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003394:	4618      	mov	r0, r3
 8003396:	f006 fcb9 	bl	8009d0c <TM_LCD_DrawPixel>
		for(int j=TM_LCD_GetHeight()-13;j<TM_LCD_GetHeight()-2;j++){
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	3301      	adds	r3, #1
 800339e:	623b      	str	r3, [r7, #32]
 80033a0:	f006 fd44 	bl	8009e2c <TM_LCD_GetHeight>
 80033a4:	4603      	mov	r3, r0
 80033a6:	3b02      	subs	r3, #2
 80033a8:	6a3a      	ldr	r2, [r7, #32]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	dbe0      	blt.n	8003370 <LCDFunctionGeneratorOFF+0x18>
	for(int i=27;i<49;i++){
 80033ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b0:	3301      	adds	r3, #1
 80033b2:	627b      	str	r3, [r7, #36]	; 0x24
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	2b30      	cmp	r3, #48	; 0x30
 80033b8:	ddd4      	ble.n	8003364 <LCDFunctionGeneratorOFF+0xc>
			}
		}
	}
	for(int i=7;i<23;i++){
 80033ba:	2307      	movs	r3, #7
 80033bc:	61fb      	str	r3, [r7, #28]
 80033be:	e028      	b.n	8003412 <LCDFunctionGeneratorOFF+0xba>
		for(int j=TM_LCD_GetHeight()-13;j<TM_LCD_GetHeight()-2;j++){
 80033c0:	f006 fd34 	bl	8009e2c <TM_LCD_GetHeight>
 80033c4:	4603      	mov	r3, r0
 80033c6:	3b0d      	subs	r3, #13
 80033c8:	61bb      	str	r3, [r7, #24]
 80033ca:	e018      	b.n	80033fe <LCDFunctionGeneratorOFF+0xa6>
			if(TM_LCD_GetPixel(i, j) == LCD_COLOR_GREEN2){
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	b292      	uxth	r2, r2
 80033d4:	4611      	mov	r1, r2
 80033d6:	4618      	mov	r0, r3
 80033d8:	f006 fcab 	bl	8009d32 <TM_LCD_GetPixel>
 80033dc:	4602      	mov	r2, r0
 80033de:	f244 3321 	movw	r3, #17185	; 0x4321
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d108      	bne.n	80033f8 <LCDFunctionGeneratorOFF+0xa0>
				TM_LCD_DrawPixel(i, j, LCD_COLOR_WHITE);
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	69ba      	ldr	r2, [r7, #24]
 80033ec:	b291      	uxth	r1, r2
 80033ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033f2:	4618      	mov	r0, r3
 80033f4:	f006 fc8a 	bl	8009d0c <TM_LCD_DrawPixel>
		for(int j=TM_LCD_GetHeight()-13;j<TM_LCD_GetHeight()-2;j++){
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	3301      	adds	r3, #1
 80033fc:	61bb      	str	r3, [r7, #24]
 80033fe:	f006 fd15 	bl	8009e2c <TM_LCD_GetHeight>
 8003402:	4603      	mov	r3, r0
 8003404:	3b02      	subs	r3, #2
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	429a      	cmp	r2, r3
 800340a:	dbdf      	blt.n	80033cc <LCDFunctionGeneratorOFF+0x74>
	for(int i=7;i<23;i++){
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	3301      	adds	r3, #1
 8003410:	61fb      	str	r3, [r7, #28]
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	2b16      	cmp	r3, #22
 8003416:	ddd3      	ble.n	80033c0 <LCDFunctionGeneratorOFF+0x68>
			}
		}
	}
	for(int i=137;i<159;i++){
 8003418:	2389      	movs	r3, #137	; 0x89
 800341a:	617b      	str	r3, [r7, #20]
 800341c:	e01b      	b.n	8003456 <LCDFunctionGeneratorOFF+0xfe>
		for(int j=TM_LCD_GetHeight()-18;j<TM_LCD_GetHeight()-7;j++){
 800341e:	f006 fd05 	bl	8009e2c <TM_LCD_GetHeight>
 8003422:	4603      	mov	r3, r0
 8003424:	3b12      	subs	r3, #18
 8003426:	613b      	str	r3, [r7, #16]
 8003428:	e00b      	b.n	8003442 <LCDFunctionGeneratorOFF+0xea>
			TM_LCD_DrawPixel(i, j, LCD_COLOR_WHITE);
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	b29b      	uxth	r3, r3
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	b291      	uxth	r1, r2
 8003432:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003436:	4618      	mov	r0, r3
 8003438:	f006 fc68 	bl	8009d0c <TM_LCD_DrawPixel>
		for(int j=TM_LCD_GetHeight()-18;j<TM_LCD_GetHeight()-7;j++){
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	3301      	adds	r3, #1
 8003440:	613b      	str	r3, [r7, #16]
 8003442:	f006 fcf3 	bl	8009e2c <TM_LCD_GetHeight>
 8003446:	4603      	mov	r3, r0
 8003448:	3b07      	subs	r3, #7
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	429a      	cmp	r2, r3
 800344e:	dbec      	blt.n	800342a <LCDFunctionGeneratorOFF+0xd2>
	for(int i=137;i<159;i++){
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	3301      	adds	r3, #1
 8003454:	617b      	str	r3, [r7, #20]
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2b9e      	cmp	r3, #158	; 0x9e
 800345a:	dde0      	ble.n	800341e <LCDFunctionGeneratorOFF+0xc6>
		}
	}
	char gasi[] = "               ";
 800345c:	4b0a      	ldr	r3, [pc, #40]	; (8003488 <LCDFunctionGeneratorOFF+0x130>)
 800345e:	463c      	mov	r4, r7
 8003460:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003462:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	TM_LCD_SetXY(165, TM_LCD_GetHeight()-18);
 8003466:	f006 fce1 	bl	8009e2c <TM_LCD_GetHeight>
 800346a:	4603      	mov	r3, r0
 800346c:	3b12      	subs	r3, #18
 800346e:	b29b      	uxth	r3, r3
 8003470:	4619      	mov	r1, r3
 8003472:	20a5      	movs	r0, #165	; 0xa5
 8003474:	f006 fb72 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&gasi[0]);
 8003478:	463b      	mov	r3, r7
 800347a:	4618      	mov	r0, r3
 800347c:	f006 fc6c 	bl	8009d58 <TM_LCD_Puts>
}
 8003480:	bf00      	nop
 8003482:	372c      	adds	r7, #44	; 0x2c
 8003484:	46bd      	mov	sp, r7
 8003486:	bd90      	pop	{r4, r7, pc}
 8003488:	0800fff0 	.word	0x0800fff0
 800348c:	00000000 	.word	0x00000000

08003490 <SendToScreen>:

void SendToScreen(int* signal){
 8003490:	b590      	push	{r4, r7, lr}
 8003492:	b085      	sub	sp, #20
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
	for(int i=0;i<BUFFER_SIZE;i++){
 8003498:	2300      	movs	r3, #0
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	e039      	b.n	8003512 <SendToScreen+0x82>
		int amplitude = -0.04297924298 * signal[i] + 180;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	4413      	add	r3, r2
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fd f84b 	bl	8000544 <__aeabi_i2d>
 80034ae:	a320      	add	r3, pc, #128	; (adr r3, 8003530 <SendToScreen+0xa0>)
 80034b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b4:	f7fd f8b0 	bl	8000618 <__aeabi_dmul>
 80034b8:	4603      	mov	r3, r0
 80034ba:	460c      	mov	r4, r1
 80034bc:	4618      	mov	r0, r3
 80034be:	4621      	mov	r1, r4
 80034c0:	f04f 0200 	mov.w	r2, #0
 80034c4:	4b18      	ldr	r3, [pc, #96]	; (8003528 <SendToScreen+0x98>)
 80034c6:	f7fc fef1 	bl	80002ac <__adddf3>
 80034ca:	4603      	mov	r3, r0
 80034cc:	460c      	mov	r4, r1
 80034ce:	4618      	mov	r0, r3
 80034d0:	4621      	mov	r1, r4
 80034d2:	f7fd fb51 	bl	8000b78 <__aeabi_d2iz>
 80034d6:	4603      	mov	r3, r0
 80034d8:	60bb      	str	r3, [r7, #8]
		TM_LCD_DrawPixel(width, amplitude, LCD_COLOR_YELLOW);
 80034da:	4b14      	ldr	r3, [pc, #80]	; (800352c <SendToScreen+0x9c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	b29b      	uxth	r3, r3
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	b291      	uxth	r1, r2
 80034e4:	f64f 72c0 	movw	r2, #65472	; 0xffc0
 80034e8:	4618      	mov	r0, r3
 80034ea:	f006 fc0f 	bl	8009d0c <TM_LCD_DrawPixel>
		if(width == 318){
 80034ee:	4b0f      	ldr	r3, [pc, #60]	; (800352c <SendToScreen+0x9c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80034f6:	d104      	bne.n	8003502 <SendToScreen+0x72>
			width = 1;
 80034f8:	4b0c      	ldr	r3, [pc, #48]	; (800352c <SendToScreen+0x9c>)
 80034fa:	2201      	movs	r2, #1
 80034fc:	601a      	str	r2, [r3, #0]
			Window();
 80034fe:	f000 fadd 	bl	8003abc <Window>
		}
		width++;
 8003502:	4b0a      	ldr	r3, [pc, #40]	; (800352c <SendToScreen+0x9c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	3301      	adds	r3, #1
 8003508:	4a08      	ldr	r2, [pc, #32]	; (800352c <SendToScreen+0x9c>)
 800350a:	6013      	str	r3, [r2, #0]
	for(int i=0;i<BUFFER_SIZE;i++){
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	3301      	adds	r3, #1
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003518:	dbc1      	blt.n	800349e <SendToScreen+0xe>
	}
}
 800351a:	bf00      	nop
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	bd90      	pop	{r4, r7, pc}
 8003522:	bf00      	nop
 8003524:	f3af 8000 	nop.w
 8003528:	40668000 	.word	0x40668000
 800352c:	20006ec4 	.word	0x20006ec4
 8003530:	16030a40 	.word	0x16030a40
 8003534:	bfa60160 	.word	0xbfa60160

08003538 <SetSquareOutput>:

void SetSquareOutput(long int freq){
 8003538:	b590      	push	{r4, r7, lr}
 800353a:	b0b9      	sub	sp, #228	; 0xe4
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
	LCDFunctionGeneratorON();
 8003540:	f7ff fea6 	bl	8003290 <LCDFunctionGeneratorON>
	double sinus[20];
	for(int i=0; i<20; i++){
 8003544:	2300      	movs	r3, #0
 8003546:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800354a:	e02a      	b.n	80035a2 <SetSquareOutput+0x6a>
		double a = (double) i;
 800354c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8003550:	f7fc fff8 	bl	8000544 <__aeabi_i2d>
 8003554:	4603      	mov	r3, r0
 8003556:	460c      	mov	r4, r1
 8003558:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
		sinus[i] = sin(0.33*a);
 800355c:	a389      	add	r3, pc, #548	; (adr r3, 8003784 <SetSquareOutput+0x24c>)
 800355e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003562:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003566:	f7fd f857 	bl	8000618 <__aeabi_dmul>
 800356a:	4603      	mov	r3, r0
 800356c:	460c      	mov	r4, r1
 800356e:	ec44 3b17 	vmov	d7, r3, r4
 8003572:	eeb0 0a47 	vmov.f32	s0, s14
 8003576:	eef0 0a67 	vmov.f32	s1, s15
 800357a:	f00b f9d1 	bl	800e920 <sin>
 800357e:	eeb0 7a40 	vmov.f32	s14, s0
 8003582:	eef0 7a60 	vmov.f32	s15, s1
 8003586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8003590:	4413      	add	r3, r2
 8003592:	3bc8      	subs	r3, #200	; 0xc8
 8003594:	ed83 7b00 	vstr	d7, [r3]
	for(int i=0; i<20; i++){
 8003598:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800359c:	3301      	adds	r3, #1
 800359e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80035a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035a6:	2b13      	cmp	r3, #19
 80035a8:	ddd0      	ble.n	800354c <SetSquareOutput+0x14>
	}

	for(int i=0;i<20;i++){
 80035aa:	2300      	movs	r3, #0
 80035ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80035b0:	e031      	b.n	8003616 <SetSquareOutput+0xde>
		int amplitude = (int)(-6* sinus[i] + 227);
 80035b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80035bc:	4413      	add	r3, r2
 80035be:	3bc8      	subs	r3, #200	; 0xc8
 80035c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035c4:	f04f 0200 	mov.w	r2, #0
 80035c8:	4b6b      	ldr	r3, [pc, #428]	; (8003778 <SetSquareOutput+0x240>)
 80035ca:	f7fd f825 	bl	8000618 <__aeabi_dmul>
 80035ce:	4603      	mov	r3, r0
 80035d0:	460c      	mov	r4, r1
 80035d2:	4618      	mov	r0, r3
 80035d4:	4621      	mov	r1, r4
 80035d6:	a366      	add	r3, pc, #408	; (adr r3, 8003770 <SetSquareOutput+0x238>)
 80035d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035dc:	f7fc fe66 	bl	80002ac <__adddf3>
 80035e0:	4603      	mov	r3, r0
 80035e2:	460c      	mov	r4, r1
 80035e4:	4618      	mov	r0, r3
 80035e6:	4621      	mov	r1, r4
 80035e8:	f7fd fac6 	bl	8000b78 <__aeabi_d2iz>
 80035ec:	4603      	mov	r3, r0
 80035ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		TM_LCD_DrawPixel(i+138, amplitude, LCD_COLOR_WHITE );
 80035f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	338a      	adds	r3, #138	; 0x8a
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003600:	b291      	uxth	r1, r2
 8003602:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003606:	4618      	mov	r0, r3
 8003608:	f006 fb80 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=0;i<20;i++){
 800360c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003610:	3301      	adds	r3, #1
 8003612:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003616:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800361a:	2b13      	cmp	r3, #19
 800361c:	ddc9      	ble.n	80035b2 <SetSquareOutput+0x7a>
	}
	for(int i=147; i<159;i++){
 800361e:	2393      	movs	r3, #147	; 0x93
 8003620:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003624:	e012      	b.n	800364c <SetSquareOutput+0x114>
		TM_LCD_DrawPixel(i, TM_LCD_GetHeight()-18, LCD_COLOR_RED2);
 8003626:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800362a:	b29c      	uxth	r4, r3
 800362c:	f006 fbfe 	bl	8009e2c <TM_LCD_GetHeight>
 8003630:	4603      	mov	r3, r0
 8003632:	3b12      	subs	r3, #18
 8003634:	b29b      	uxth	r3, r3
 8003636:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800363a:	4619      	mov	r1, r3
 800363c:	4620      	mov	r0, r4
 800363e:	f006 fb65 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=147; i<159;i++){
 8003642:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003646:	3301      	adds	r3, #1
 8003648:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800364c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003650:	2b9e      	cmp	r3, #158	; 0x9e
 8003652:	dde8      	ble.n	8003626 <SetSquareOutput+0xee>
	}
	for(int i=137; i<147;i++){
 8003654:	2389      	movs	r3, #137	; 0x89
 8003656:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800365a:	e012      	b.n	8003682 <SetSquareOutput+0x14a>
		TM_LCD_DrawPixel(i, TM_LCD_GetHeight()-8, LCD_COLOR_RED2);
 800365c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003660:	b29c      	uxth	r4, r3
 8003662:	f006 fbe3 	bl	8009e2c <TM_LCD_GetHeight>
 8003666:	4603      	mov	r3, r0
 8003668:	3b08      	subs	r3, #8
 800366a:	b29b      	uxth	r3, r3
 800366c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003670:	4619      	mov	r1, r3
 8003672:	4620      	mov	r0, r4
 8003674:	f006 fb4a 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=137; i<147;i++){
 8003678:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800367c:	3301      	adds	r3, #1
 800367e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003682:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003686:	2b92      	cmp	r3, #146	; 0x92
 8003688:	dde8      	ble.n	800365c <SetSquareOutput+0x124>
	}
	for(int i=TM_LCD_GetHeight()-18; i<TM_LCD_GetHeight()-8;i++){
 800368a:	f006 fbcf 	bl	8009e2c <TM_LCD_GetHeight>
 800368e:	4603      	mov	r3, r0
 8003690:	3b12      	subs	r3, #18
 8003692:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003696:	e00d      	b.n	80036b4 <SetSquareOutput+0x17c>
		TM_LCD_DrawPixel(147, i, LCD_COLOR_RED2);
 8003698:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800369c:	b29b      	uxth	r3, r3
 800369e:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80036a2:	4619      	mov	r1, r3
 80036a4:	2093      	movs	r0, #147	; 0x93
 80036a6:	f006 fb31 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=TM_LCD_GetHeight()-18; i<TM_LCD_GetHeight()-8;i++){
 80036aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80036ae:	3301      	adds	r3, #1
 80036b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80036b4:	f006 fbba 	bl	8009e2c <TM_LCD_GetHeight>
 80036b8:	4603      	mov	r3, r0
 80036ba:	3b08      	subs	r3, #8
 80036bc:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80036c0:	429a      	cmp	r2, r3
 80036c2:	dbe9      	blt.n	8003698 <SetSquareOutput+0x160>
	}
	char f[10] = {0};
 80036c4:	f107 030c 	add.w	r3, r7, #12
 80036c8:	2200      	movs	r2, #0
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	605a      	str	r2, [r3, #4]
 80036ce:	811a      	strh	r2, [r3, #8]
	sprintf(f,"%.ld",freq);
 80036d0:	f107 030c 	add.w	r3, r7, #12
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	4929      	ldr	r1, [pc, #164]	; (800377c <SetSquareOutput+0x244>)
 80036d8:	4618      	mov	r0, r3
 80036da:	f008 fa4d 	bl	800bb78 <siprintf>
	for(int i=165;i<320;i++){
 80036de:	23a5      	movs	r3, #165	; 0xa5
 80036e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80036e4:	e023      	b.n	800372e <SetSquareOutput+0x1f6>
		for(int j=TM_LCD_GetHeight()-18;j<TM_LCD_GetHeight();j++){
 80036e6:	f006 fba1 	bl	8009e2c <TM_LCD_GetHeight>
 80036ea:	4603      	mov	r3, r0
 80036ec:	3b12      	subs	r3, #18
 80036ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80036f2:	e00f      	b.n	8003714 <SetSquareOutput+0x1dc>
			TM_LCD_DrawPixel(i, j, LCD_COLOR_WHITE);
 80036f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80036fe:	b291      	uxth	r1, r2
 8003700:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003704:	4618      	mov	r0, r3
 8003706:	f006 fb01 	bl	8009d0c <TM_LCD_DrawPixel>
		for(int j=TM_LCD_GetHeight()-18;j<TM_LCD_GetHeight();j++){
 800370a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800370e:	3301      	adds	r3, #1
 8003710:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003714:	f006 fb8a 	bl	8009e2c <TM_LCD_GetHeight>
 8003718:	4603      	mov	r3, r0
 800371a:	461a      	mov	r2, r3
 800371c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003720:	4293      	cmp	r3, r2
 8003722:	dbe7      	blt.n	80036f4 <SetSquareOutput+0x1bc>
	for(int i=165;i<320;i++){
 8003724:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003728:	3301      	adds	r3, #1
 800372a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800372e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003732:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003736:	dbd6      	blt.n	80036e6 <SetSquareOutput+0x1ae>
		}
	}
	TM_LCD_SetXY(165, TM_LCD_GetHeight()-18);
 8003738:	f006 fb78 	bl	8009e2c <TM_LCD_GetHeight>
 800373c:	4603      	mov	r3, r0
 800373e:	3b12      	subs	r3, #18
 8003740:	b29b      	uxth	r3, r3
 8003742:	4619      	mov	r1, r3
 8003744:	20a5      	movs	r0, #165	; 0xa5
 8003746:	f006 fa09 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&f[0]);
 800374a:	f107 030c 	add.w	r3, r7, #12
 800374e:	4618      	mov	r0, r3
 8003750:	f006 fb02 	bl	8009d58 <TM_LCD_Puts>
	char f1[] = " Hz";
 8003754:	4b0a      	ldr	r3, [pc, #40]	; (8003780 <SetSquareOutput+0x248>)
 8003756:	60bb      	str	r3, [r7, #8]
	TM_LCD_Puts(&f1[0]);
 8003758:	f107 0308 	add.w	r3, r7, #8
 800375c:	4618      	mov	r0, r3
 800375e:	f006 fafb 	bl	8009d58 <TM_LCD_Puts>

}
 8003762:	bf00      	nop
 8003764:	37e4      	adds	r7, #228	; 0xe4
 8003766:	46bd      	mov	sp, r7
 8003768:	bd90      	pop	{r4, r7, pc}
 800376a:	bf00      	nop
 800376c:	f3af 8000 	nop.w
 8003770:	00000000 	.word	0x00000000
 8003774:	406c6000 	.word	0x406c6000
 8003778:	c0180000 	.word	0xc0180000
 800377c:	08010000 	.word	0x08010000
 8003780:	007a4820 	.word	0x007a4820
 8003784:	51eb851f 	.word	0x51eb851f
 8003788:	3fd51eb8 	.word	0x3fd51eb8
 800378c:	00000000 	.word	0x00000000

08003790 <SetSineOutput>:

void SetSineOutput(long int freq){
 8003790:	b590      	push	{r4, r7, lr}
 8003792:	b0b9      	sub	sp, #228	; 0xe4
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]

	LCDFunctionGeneratorON();
 8003798:	f7ff fd7a 	bl	8003290 <LCDFunctionGeneratorON>
	double sinus[20];
	for(int i=147; i<159;i++){
 800379c:	2393      	movs	r3, #147	; 0x93
 800379e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80037a2:	e012      	b.n	80037ca <SetSineOutput+0x3a>
		TM_LCD_DrawPixel(i, TM_LCD_GetHeight()-18, LCD_COLOR_WHITE);
 80037a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80037a8:	b29c      	uxth	r4, r3
 80037aa:	f006 fb3f 	bl	8009e2c <TM_LCD_GetHeight>
 80037ae:	4603      	mov	r3, r0
 80037b0:	3b12      	subs	r3, #18
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037b8:	4619      	mov	r1, r3
 80037ba:	4620      	mov	r0, r4
 80037bc:	f006 faa6 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=147; i<159;i++){
 80037c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80037c4:	3301      	adds	r3, #1
 80037c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80037ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80037ce:	2b9e      	cmp	r3, #158	; 0x9e
 80037d0:	dde8      	ble.n	80037a4 <SetSineOutput+0x14>
	}
	for(int i=137; i<147;i++){
 80037d2:	2389      	movs	r3, #137	; 0x89
 80037d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80037d8:	e012      	b.n	8003800 <SetSineOutput+0x70>
		TM_LCD_DrawPixel(i, TM_LCD_GetHeight()-8, LCD_COLOR_WHITE);
 80037da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80037de:	b29c      	uxth	r4, r3
 80037e0:	f006 fb24 	bl	8009e2c <TM_LCD_GetHeight>
 80037e4:	4603      	mov	r3, r0
 80037e6:	3b08      	subs	r3, #8
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037ee:	4619      	mov	r1, r3
 80037f0:	4620      	mov	r0, r4
 80037f2:	f006 fa8b 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=137; i<147;i++){
 80037f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80037fa:	3301      	adds	r3, #1
 80037fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003800:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003804:	2b92      	cmp	r3, #146	; 0x92
 8003806:	dde8      	ble.n	80037da <SetSineOutput+0x4a>
	}
	for(int i=TM_LCD_GetHeight()-18; i<TM_LCD_GetHeight()-8;i++){
 8003808:	f006 fb10 	bl	8009e2c <TM_LCD_GetHeight>
 800380c:	4603      	mov	r3, r0
 800380e:	3b12      	subs	r3, #18
 8003810:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003814:	e00d      	b.n	8003832 <SetSineOutput+0xa2>
		TM_LCD_DrawPixel(147, i, LCD_COLOR_WHITE);
 8003816:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800381a:	b29b      	uxth	r3, r3
 800381c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003820:	4619      	mov	r1, r3
 8003822:	2093      	movs	r0, #147	; 0x93
 8003824:	f006 fa72 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=TM_LCD_GetHeight()-18; i<TM_LCD_GetHeight()-8;i++){
 8003828:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800382c:	3301      	adds	r3, #1
 800382e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003832:	f006 fafb 	bl	8009e2c <TM_LCD_GetHeight>
 8003836:	4603      	mov	r3, r0
 8003838:	3b08      	subs	r3, #8
 800383a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800383e:	429a      	cmp	r2, r3
 8003840:	dbe9      	blt.n	8003816 <SetSineOutput+0x86>
	}

	for(int i=0; i<20; i++){
 8003842:	2300      	movs	r3, #0
 8003844:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003848:	e02a      	b.n	80038a0 <SetSineOutput+0x110>
		double a = (double) i;
 800384a:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800384e:	f7fc fe79 	bl	8000544 <__aeabi_i2d>
 8003852:	4603      	mov	r3, r0
 8003854:	460c      	mov	r4, r1
 8003856:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
		sinus[i] = sin(0.33*a);
 800385a:	a360      	add	r3, pc, #384	; (adr r3, 80039dc <SetSineOutput+0x24c>)
 800385c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003860:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003864:	f7fc fed8 	bl	8000618 <__aeabi_dmul>
 8003868:	4603      	mov	r3, r0
 800386a:	460c      	mov	r4, r1
 800386c:	ec44 3b17 	vmov	d7, r3, r4
 8003870:	eeb0 0a47 	vmov.f32	s0, s14
 8003874:	eef0 0a67 	vmov.f32	s1, s15
 8003878:	f00b f852 	bl	800e920 <sin>
 800387c:	eeb0 7a40 	vmov.f32	s14, s0
 8003880:	eef0 7a60 	vmov.f32	s15, s1
 8003884:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800388e:	4413      	add	r3, r2
 8003890:	3bc8      	subs	r3, #200	; 0xc8
 8003892:	ed83 7b00 	vstr	d7, [r3]
	for(int i=0; i<20; i++){
 8003896:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800389a:	3301      	adds	r3, #1
 800389c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80038a0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80038a4:	2b13      	cmp	r3, #19
 80038a6:	ddd0      	ble.n	800384a <SetSineOutput+0xba>
	}

	for(int i=0;i<20;i++){
 80038a8:	2300      	movs	r3, #0
 80038aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80038ae:	e031      	b.n	8003914 <SetSineOutput+0x184>
		int amplitude = (int)(-6* sinus[i] + 227);
 80038b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80038ba:	4413      	add	r3, r2
 80038bc:	3bc8      	subs	r3, #200	; 0xc8
 80038be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038c2:	f04f 0200 	mov.w	r2, #0
 80038c6:	4b42      	ldr	r3, [pc, #264]	; (80039d0 <SetSineOutput+0x240>)
 80038c8:	f7fc fea6 	bl	8000618 <__aeabi_dmul>
 80038cc:	4603      	mov	r3, r0
 80038ce:	460c      	mov	r4, r1
 80038d0:	4618      	mov	r0, r3
 80038d2:	4621      	mov	r1, r4
 80038d4:	a33c      	add	r3, pc, #240	; (adr r3, 80039c8 <SetSineOutput+0x238>)
 80038d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038da:	f7fc fce7 	bl	80002ac <__adddf3>
 80038de:	4603      	mov	r3, r0
 80038e0:	460c      	mov	r4, r1
 80038e2:	4618      	mov	r0, r3
 80038e4:	4621      	mov	r1, r4
 80038e6:	f7fd f947 	bl	8000b78 <__aeabi_d2iz>
 80038ea:	4603      	mov	r3, r0
 80038ec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		TM_LCD_DrawPixel(i+138, amplitude, LCD_COLOR_RED2);
 80038f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	338a      	adds	r3, #138	; 0x8a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80038fe:	b291      	uxth	r1, r2
 8003900:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003904:	4618      	mov	r0, r3
 8003906:	f006 fa01 	bl	8009d0c <TM_LCD_DrawPixel>
	for(int i=0;i<20;i++){
 800390a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800390e:	3301      	adds	r3, #1
 8003910:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003914:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003918:	2b13      	cmp	r3, #19
 800391a:	ddc9      	ble.n	80038b0 <SetSineOutput+0x120>
	}
	char f[10] = {0};
 800391c:	f107 030c 	add.w	r3, r7, #12
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]
 8003924:	605a      	str	r2, [r3, #4]
 8003926:	811a      	strh	r2, [r3, #8]
	sprintf(f,"%.ld",freq);
 8003928:	f107 030c 	add.w	r3, r7, #12
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	4929      	ldr	r1, [pc, #164]	; (80039d4 <SetSineOutput+0x244>)
 8003930:	4618      	mov	r0, r3
 8003932:	f008 f921 	bl	800bb78 <siprintf>
	for(int i=165;i<320;i++){
 8003936:	23a5      	movs	r3, #165	; 0xa5
 8003938:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800393c:	e023      	b.n	8003986 <SetSineOutput+0x1f6>
			for(int j=TM_LCD_GetHeight()-18;j<TM_LCD_GetHeight();j++){
 800393e:	f006 fa75 	bl	8009e2c <TM_LCD_GetHeight>
 8003942:	4603      	mov	r3, r0
 8003944:	3b12      	subs	r3, #18
 8003946:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800394a:	e00f      	b.n	800396c <SetSineOutput+0x1dc>
				TM_LCD_DrawPixel(i, j, LCD_COLOR_WHITE);
 800394c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003950:	b29b      	uxth	r3, r3
 8003952:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003956:	b291      	uxth	r1, r2
 8003958:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800395c:	4618      	mov	r0, r3
 800395e:	f006 f9d5 	bl	8009d0c <TM_LCD_DrawPixel>
			for(int j=TM_LCD_GetHeight()-18;j<TM_LCD_GetHeight();j++){
 8003962:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003966:	3301      	adds	r3, #1
 8003968:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800396c:	f006 fa5e 	bl	8009e2c <TM_LCD_GetHeight>
 8003970:	4603      	mov	r3, r0
 8003972:	461a      	mov	r2, r3
 8003974:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003978:	4293      	cmp	r3, r2
 800397a:	dbe7      	blt.n	800394c <SetSineOutput+0x1bc>
	for(int i=165;i<320;i++){
 800397c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003980:	3301      	adds	r3, #1
 8003982:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003986:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800398a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800398e:	dbd6      	blt.n	800393e <SetSineOutput+0x1ae>
			}
		}
	TM_LCD_SetXY(165, TM_LCD_GetHeight()-18);
 8003990:	f006 fa4c 	bl	8009e2c <TM_LCD_GetHeight>
 8003994:	4603      	mov	r3, r0
 8003996:	3b12      	subs	r3, #18
 8003998:	b29b      	uxth	r3, r3
 800399a:	4619      	mov	r1, r3
 800399c:	20a5      	movs	r0, #165	; 0xa5
 800399e:	f006 f8dd 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&f[0]);
 80039a2:	f107 030c 	add.w	r3, r7, #12
 80039a6:	4618      	mov	r0, r3
 80039a8:	f006 f9d6 	bl	8009d58 <TM_LCD_Puts>
	char f1[] = " Hz";
 80039ac:	4b0a      	ldr	r3, [pc, #40]	; (80039d8 <SetSineOutput+0x248>)
 80039ae:	60bb      	str	r3, [r7, #8]
	TM_LCD_Puts(&f1[0]);
 80039b0:	f107 0308 	add.w	r3, r7, #8
 80039b4:	4618      	mov	r0, r3
 80039b6:	f006 f9cf 	bl	8009d58 <TM_LCD_Puts>
}
 80039ba:	bf00      	nop
 80039bc:	37e4      	adds	r7, #228	; 0xe4
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd90      	pop	{r4, r7, pc}
 80039c2:	bf00      	nop
 80039c4:	f3af 8000 	nop.w
 80039c8:	00000000 	.word	0x00000000
 80039cc:	406c6000 	.word	0x406c6000
 80039d0:	c0180000 	.word	0xc0180000
 80039d4:	08010000 	.word	0x08010000
 80039d8:	007a4820 	.word	0x007a4820
 80039dc:	51eb851f 	.word	0x51eb851f
 80039e0:	3fd51eb8 	.word	0x3fd51eb8

080039e4 <ShowSignal>:

void ShowSignal(int* signal, char title[]){
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
	for(int i=1; i<319;i++){
 80039ee:	2301      	movs	r3, #1
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	e02c      	b.n	8003a4e <ShowSignal+0x6a>
		for(int j=1;j<TM_LCD_GetHeight()*3/4;j++){
 80039f4:	2301      	movs	r3, #1
 80039f6:	613b      	str	r3, [r7, #16]
 80039f8:	e017      	b.n	8003a2a <ShowSignal+0x46>
			if(TM_LCD_GetPixel(i, j) == LCD_COLOR_YELLOW){
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	b292      	uxth	r2, r2
 8003a02:	4611      	mov	r1, r2
 8003a04:	4618      	mov	r0, r3
 8003a06:	f006 f994 	bl	8009d32 <TM_LCD_GetPixel>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d107      	bne.n	8003a24 <ShowSignal+0x40>
				TM_LCD_DrawPixel(i, j, LCD_COLOR_BLACK);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	b291      	uxth	r1, r2
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f006 f974 	bl	8009d0c <TM_LCD_DrawPixel>
		for(int j=1;j<TM_LCD_GetHeight()*3/4;j++){
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	3301      	adds	r3, #1
 8003a28:	613b      	str	r3, [r7, #16]
 8003a2a:	f006 f9ff 	bl	8009e2c <TM_LCD_GetHeight>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	461a      	mov	r2, r3
 8003a32:	4613      	mov	r3, r2
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	4413      	add	r3, r2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	da00      	bge.n	8003a3e <ShowSignal+0x5a>
 8003a3c:	3303      	adds	r3, #3
 8003a3e:	109b      	asrs	r3, r3, #2
 8003a40:	461a      	mov	r2, r3
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	4293      	cmp	r3, r2
 8003a46:	dbd8      	blt.n	80039fa <ShowSignal+0x16>
	for(int i=1; i<319;i++){
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8003a54:	ddce      	ble.n	80039f4 <ShowSignal+0x10>
			}
		}
	}
	for(int i=1; i<110;i++){
 8003a56:	2301      	movs	r3, #1
 8003a58:	60fb      	str	r3, [r7, #12]
 8003a5a:	e014      	b.n	8003a86 <ShowSignal+0xa2>
			for(int j=185;j<205;j++){
 8003a5c:	23b9      	movs	r3, #185	; 0xb9
 8003a5e:	60bb      	str	r3, [r7, #8]
 8003a60:	e00b      	b.n	8003a7a <ShowSignal+0x96>

					TM_LCD_DrawPixel(i, j, LCD_COLOR_WHITE);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	68ba      	ldr	r2, [r7, #8]
 8003a68:	b291      	uxth	r1, r2
 8003a6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f006 f94c 	bl	8009d0c <TM_LCD_DrawPixel>
			for(int j=185;j<205;j++){
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	3301      	adds	r3, #1
 8003a78:	60bb      	str	r3, [r7, #8]
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2bcc      	cmp	r3, #204	; 0xcc
 8003a7e:	ddf0      	ble.n	8003a62 <ShowSignal+0x7e>
	for(int i=1; i<110;i++){
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	3301      	adds	r3, #1
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2b6d      	cmp	r3, #109	; 0x6d
 8003a8a:	dde7      	ble.n	8003a5c <ShowSignal+0x78>

			}
		}


	TM_LCD_SetFont(&TM_Font_11x18);
 8003a8c:	4809      	ldr	r0, [pc, #36]	; (8003ab4 <ShowSignal+0xd0>)
 8003a8e:	f006 f88b 	bl	8009ba8 <TM_LCD_SetFont>
	TM_LCD_SetXY(1,240*3/4+5);
 8003a92:	21b9      	movs	r1, #185	; 0xb9
 8003a94:	2001      	movs	r0, #1
 8003a96:	f006 f861 	bl	8009b5c <TM_LCD_SetXY>
	TM_LCD_Puts(&title[0]);
 8003a9a:	6838      	ldr	r0, [r7, #0]
 8003a9c:	f006 f95c 	bl	8009d58 <TM_LCD_Puts>
	TM_LCD_SetFont(&TM_Font_7x10);
 8003aa0:	4805      	ldr	r0, [pc, #20]	; (8003ab8 <ShowSignal+0xd4>)
 8003aa2:	f006 f881 	bl	8009ba8 <TM_LCD_SetFont>
	SendToScreen(signal);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7ff fcf2 	bl	8003490 <SendToScreen>
}
 8003aac:	bf00      	nop
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	20000024 	.word	0x20000024
 8003ab8:	2000001c 	.word	0x2000001c

08003abc <Window>:

void Window(void){
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0

	for(int i=1; i<319;i++){
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	e013      	b.n	8003af0 <Window+0x34>
			for(int j=1;j<182;j++){
 8003ac8:	2301      	movs	r3, #1
 8003aca:	60bb      	str	r3, [r7, #8]
 8003acc:	e00a      	b.n	8003ae4 <Window+0x28>

					TM_LCD_DrawPixel(i, j, LCD_COLOR_BLACK);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	68ba      	ldr	r2, [r7, #8]
 8003ad4:	b291      	uxth	r1, r2
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f006 f917 	bl	8009d0c <TM_LCD_DrawPixel>
			for(int j=1;j<182;j++){
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	60bb      	str	r3, [r7, #8]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	2bb5      	cmp	r3, #181	; 0xb5
 8003ae8:	ddf1      	ble.n	8003ace <Window+0x12>
	for(int i=1; i<319;i++){
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	3301      	adds	r3, #1
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8003af6:	dde7      	ble.n	8003ac8 <Window+0xc>

			}
		}

		for(int i=1; i<319;i++){
 8003af8:	2301      	movs	r3, #1
 8003afa:	607b      	str	r3, [r7, #4]
 8003afc:	e04a      	b.n	8003b94 <Window+0xd8>
			for(int j=1;j<TM_LCD_GetHeight()*3/4;j++){
 8003afe:	2301      	movs	r3, #1
 8003b00:	603b      	str	r3, [r7, #0]
 8003b02:	e035      	b.n	8003b70 <Window+0xb4>
				if(j==91){
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	2b5b      	cmp	r3, #91	; 0x5b
 8003b08:	d114      	bne.n	8003b34 <Window+0x78>
					if(i%3==0){
 8003b0a:	6879      	ldr	r1, [r7, #4]
 8003b0c:	4b25      	ldr	r3, [pc, #148]	; (8003ba4 <Window+0xe8>)
 8003b0e:	fb83 3201 	smull	r3, r2, r3, r1
 8003b12:	17cb      	asrs	r3, r1, #31
 8003b14:	1ad2      	subs	r2, r2, r3
 8003b16:	4613      	mov	r3, r2
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	4413      	add	r3, r2
 8003b1c:	1aca      	subs	r2, r1, r3
 8003b1e:	2a00      	cmp	r2, #0
 8003b20:	d108      	bne.n	8003b34 <Window+0x78>
						TM_LCD_DrawPixel(i, j, LCD_COLOR_WHITE);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	b291      	uxth	r1, r2
 8003b2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f006 f8ec 	bl	8009d0c <TM_LCD_DrawPixel>
					}
				}
				if((i%16==0)&&(j%9==0))	TM_LCD_DrawPixel(i, j, LCD_COLOR_WHITE);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d115      	bne.n	8003b6a <Window+0xae>
 8003b3e:	6839      	ldr	r1, [r7, #0]
 8003b40:	4b19      	ldr	r3, [pc, #100]	; (8003ba8 <Window+0xec>)
 8003b42:	fb83 2301 	smull	r2, r3, r3, r1
 8003b46:	105a      	asrs	r2, r3, #1
 8003b48:	17cb      	asrs	r3, r1, #31
 8003b4a:	1ad2      	subs	r2, r2, r3
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	4413      	add	r3, r2
 8003b52:	1aca      	subs	r2, r1, r3
 8003b54:	2a00      	cmp	r2, #0
 8003b56:	d108      	bne.n	8003b6a <Window+0xae>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	b291      	uxth	r1, r2
 8003b60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b64:	4618      	mov	r0, r3
 8003b66:	f006 f8d1 	bl	8009d0c <TM_LCD_DrawPixel>
			for(int j=1;j<TM_LCD_GetHeight()*3/4;j++){
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	f006 f95c 	bl	8009e2c <TM_LCD_GetHeight>
 8003b74:	4603      	mov	r3, r0
 8003b76:	461a      	mov	r2, r3
 8003b78:	4613      	mov	r3, r2
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	4413      	add	r3, r2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	da00      	bge.n	8003b84 <Window+0xc8>
 8003b82:	3303      	adds	r3, #3
 8003b84:	109b      	asrs	r3, r3, #2
 8003b86:	461a      	mov	r2, r3
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	dbba      	blt.n	8003b04 <Window+0x48>
		for(int i=1; i<319;i++){
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	3301      	adds	r3, #1
 8003b92:	607b      	str	r3, [r7, #4]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8003b9a:	ddb0      	ble.n	8003afe <Window+0x42>
			}
		}
}
 8003b9c:	bf00      	nop
 8003b9e:	3710      	adds	r7, #16
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	55555556 	.word	0x55555556
 8003ba8:	38e38e39 	.word	0x38e38e39

08003bac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003bb0:	f000 fb70 	bl	8004294 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003bb4:	f000 f828 	bl	8003c08 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  //MX_SPI1_Init();
  StartScreen();
 8003bb8:	f7ff f9ec 	bl	8002f94 <StartScreen>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003bbc:	f7ff f952 	bl	8002e64 <MX_GPIO_Init>
  MX_DMA_Init();
 8003bc0:	f7fe fd04 	bl	80025cc <MX_DMA_Init>
  MX_DMA2D_Init();
 8003bc4:	f7fe fd38 	bl	8002638 <MX_DMA2D_Init>
  MX_FMC_Init();
 8003bc8:	f7ff f872 	bl	8002cb0 <MX_FMC_Init>
  MX_SPI1_Init();
 8003bcc:	f000 f8ac 	bl	8003d28 <MX_SPI1_Init>
  MX_ADC3_Init();
 8003bd0:	f7fe f9ec 	bl	8001fac <MX_ADC3_Init>
  MX_DAC_Init();
 8003bd4:	f7fe fb46 	bl	8002264 <MX_DAC_Init>
  MX_USART1_UART_Init();
 8003bd8:	f000 fa76 	bl	80040c8 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8003bdc:	f000 fa0e 	bl	8003ffc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  start_timer();
 8003be0:	f000 fa68 	bl	80040b4 <start_timer>
  if(HAL_ADC_Start_DMA(&hadc3, (uint32_t*)&buffer, BUFFER_SIZE) != HAL_OK)
 8003be4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003be8:	4905      	ldr	r1, [pc, #20]	; (8003c00 <main+0x54>)
 8003bea:	4806      	ldr	r0, [pc, #24]	; (8003c04 <main+0x58>)
 8003bec:	f000 fcf6 	bl	80045dc <HAL_ADC_Start_DMA>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <main+0x4e>
    {
      /* Start Conversation Error */
      Error_Handler();
 8003bf6:	f000 f893 	bl	8003d20 <Error_Handler>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  generate();
 8003bfa:	f7fe fab9 	bl	8002170 <generate>
 8003bfe:	e7fc      	b.n	8003bfa <main+0x4e>
 8003c00:	20004438 	.word	0x20004438
 8003c04:	200023f0 	.word	0x200023f0

08003c08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b0a0      	sub	sp, #128	; 0x80
 8003c0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c0e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003c12:	2230      	movs	r2, #48	; 0x30
 8003c14:	2100      	movs	r1, #0
 8003c16:	4618      	mov	r0, r3
 8003c18:	f007 f8aa 	bl	800ad70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c1c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	605a      	str	r2, [r3, #4]
 8003c26:	609a      	str	r2, [r3, #8]
 8003c28:	60da      	str	r2, [r3, #12]
 8003c2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c2c:	f107 030c 	add.w	r3, r7, #12
 8003c30:	2230      	movs	r2, #48	; 0x30
 8003c32:	2100      	movs	r1, #0
 8003c34:	4618      	mov	r0, r3
 8003c36:	f007 f89b 	bl	800ad70 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	4b36      	ldr	r3, [pc, #216]	; (8003d18 <SystemClock_Config+0x110>)
 8003c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c42:	4a35      	ldr	r2, [pc, #212]	; (8003d18 <SystemClock_Config+0x110>)
 8003c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c48:	6413      	str	r3, [r2, #64]	; 0x40
 8003c4a:	4b33      	ldr	r3, [pc, #204]	; (8003d18 <SystemClock_Config+0x110>)
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c52:	60bb      	str	r3, [r7, #8]
 8003c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c56:	2300      	movs	r3, #0
 8003c58:	607b      	str	r3, [r7, #4]
 8003c5a:	4b30      	ldr	r3, [pc, #192]	; (8003d1c <SystemClock_Config+0x114>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a2f      	ldr	r2, [pc, #188]	; (8003d1c <SystemClock_Config+0x114>)
 8003c60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	4b2d      	ldr	r3, [pc, #180]	; (8003d1c <SystemClock_Config+0x114>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003c6e:	607b      	str	r3, [r7, #4]
 8003c70:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003c72:	2301      	movs	r3, #1
 8003c74:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003c76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c7a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c7c:	2302      	movs	r3, #2
 8003c7e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003c80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003c84:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003c86:	2308      	movs	r3, #8
 8003c88:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 360;
 8003c8a:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8003c8e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003c90:	2302      	movs	r3, #2
 8003c92:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003c94:	2304      	movs	r3, #4
 8003c96:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c98:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f003 f849 	bl	8006d34 <HAL_RCC_OscConfig>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d001      	beq.n	8003cac <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8003ca8:	f000 f83a 	bl	8003d20 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003cac:	f002 fff2 	bl	8006c94 <HAL_PWREx_EnableOverDrive>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d001      	beq.n	8003cba <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8003cb6:	f000 f833 	bl	8003d20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cba:	230f      	movs	r3, #15
 8003cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003cc6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003cca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8003ccc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003cd0:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003cd2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003cd6:	2105      	movs	r1, #5
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f003 fa9b 	bl	8007214 <HAL_RCC_ClockConfig>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8003ce4:	f000 f81c 	bl	8003d20 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003ce8:	2308      	movs	r3, #8
 8003cea:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8003cec:	23c0      	movs	r3, #192	; 0xc0
 8003cee:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8003cf0:	2304      	movs	r3, #4
 8003cf2:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003cf4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cf8:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cfa:	f107 030c 	add.w	r3, r7, #12
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f003 fc7a 	bl	80075f8 <HAL_RCCEx_PeriphCLKConfig>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <SystemClock_Config+0x106>
  {
    Error_Handler();
 8003d0a:	f000 f809 	bl	8003d20 <Error_Handler>
  }
}
 8003d0e:	bf00      	nop
 8003d10:	3780      	adds	r7, #128	; 0x80
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40023800 	.word	0x40023800
 8003d1c:	40007000 	.word	0x40007000

08003d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d24:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d26:	e7fe      	b.n	8003d26 <Error_Handler+0x6>

08003d28 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8003d2c:	4b17      	ldr	r3, [pc, #92]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d2e:	4a18      	ldr	r2, [pc, #96]	; (8003d90 <MX_SPI1_Init+0x68>)
 8003d30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003d32:	4b16      	ldr	r3, [pc, #88]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003d38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003d3a:	4b14      	ldr	r3, [pc, #80]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d40:	4b12      	ldr	r3, [pc, #72]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d46:	4b11      	ldr	r3, [pc, #68]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d4c:	4b0f      	ldr	r3, [pc, #60]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003d52:	4b0e      	ldr	r3, [pc, #56]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d58:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d5a:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d60:	4b0a      	ldr	r3, [pc, #40]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d66:	4b09      	ldr	r3, [pc, #36]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d6c:	4b07      	ldr	r3, [pc, #28]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003d72:	4b06      	ldr	r3, [pc, #24]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d74:	220a      	movs	r2, #10
 8003d76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003d78:	4804      	ldr	r0, [pc, #16]	; (8003d8c <MX_SPI1_Init+0x64>)
 8003d7a:	f003 fe7a 	bl	8007a72 <HAL_SPI_Init>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003d84:	f7ff ffcc 	bl	8003d20 <Error_Handler>
  }

}
 8003d88:	bf00      	nop
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	20006ec8 	.word	0x20006ec8
 8003d90:	40013000 	.word	0x40013000

08003d94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b08a      	sub	sp, #40	; 0x28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d9c:	f107 0314 	add.w	r3, r7, #20
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	609a      	str	r2, [r3, #8]
 8003da8:	60da      	str	r2, [r3, #12]
 8003daa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a28      	ldr	r2, [pc, #160]	; (8003e54 <HAL_SPI_MspInit+0xc0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d149      	bne.n	8003e4a <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003db6:	2300      	movs	r3, #0
 8003db8:	613b      	str	r3, [r7, #16]
 8003dba:	4b27      	ldr	r3, [pc, #156]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dbe:	4a26      	ldr	r2, [pc, #152]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003dc0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003dc4:	6453      	str	r3, [r2, #68]	; 0x44
 8003dc6:	4b24      	ldr	r3, [pc, #144]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dce:	613b      	str	r3, [r7, #16]
 8003dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60fb      	str	r3, [r7, #12]
 8003dd6:	4b20      	ldr	r3, [pc, #128]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dda:	4a1f      	ldr	r2, [pc, #124]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
 8003de0:	6313      	str	r3, [r2, #48]	; 0x30
 8003de2:	4b1d      	ldr	r3, [pc, #116]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dee:	2300      	movs	r3, #0
 8003df0:	60bb      	str	r3, [r7, #8]
 8003df2:	4b19      	ldr	r3, [pc, #100]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df6:	4a18      	ldr	r2, [pc, #96]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003df8:	f043 0302 	orr.w	r3, r3, #2
 8003dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dfe:	4b16      	ldr	r3, [pc, #88]	; (8003e58 <HAL_SPI_MspInit+0xc4>)
 8003e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	60bb      	str	r3, [r7, #8]
 8003e08:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003e0a:	2380      	movs	r3, #128	; 0x80
 8003e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e0e:	2302      	movs	r3, #2
 8003e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e12:	2300      	movs	r3, #0
 8003e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e16:	2303      	movs	r3, #3
 8003e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003e1a:	2305      	movs	r3, #5
 8003e1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e1e:	f107 0314 	add.w	r3, r7, #20
 8003e22:	4619      	mov	r1, r3
 8003e24:	480d      	ldr	r0, [pc, #52]	; (8003e5c <HAL_SPI_MspInit+0xc8>)
 8003e26:	f002 f991 	bl	800614c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003e2a:	2318      	movs	r3, #24
 8003e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e2e:	2302      	movs	r3, #2
 8003e30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e32:	2300      	movs	r3, #0
 8003e34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e36:	2303      	movs	r3, #3
 8003e38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003e3a:	2305      	movs	r3, #5
 8003e3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e3e:	f107 0314 	add.w	r3, r7, #20
 8003e42:	4619      	mov	r1, r3
 8003e44:	4806      	ldr	r0, [pc, #24]	; (8003e60 <HAL_SPI_MspInit+0xcc>)
 8003e46:	f002 f981 	bl	800614c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003e4a:	bf00      	nop
 8003e4c:	3728      	adds	r7, #40	; 0x28
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	40013000 	.word	0x40013000
 8003e58:	40023800 	.word	0x40023800
 8003e5c:	40020000 	.word	0x40020000
 8003e60:	40020400 	.word	0x40020400

08003e64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	607b      	str	r3, [r7, #4]
 8003e6e:	4b10      	ldr	r3, [pc, #64]	; (8003eb0 <HAL_MspInit+0x4c>)
 8003e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e72:	4a0f      	ldr	r2, [pc, #60]	; (8003eb0 <HAL_MspInit+0x4c>)
 8003e74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e78:	6453      	str	r3, [r2, #68]	; 0x44
 8003e7a:	4b0d      	ldr	r3, [pc, #52]	; (8003eb0 <HAL_MspInit+0x4c>)
 8003e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e82:	607b      	str	r3, [r7, #4]
 8003e84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	603b      	str	r3, [r7, #0]
 8003e8a:	4b09      	ldr	r3, [pc, #36]	; (8003eb0 <HAL_MspInit+0x4c>)
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	4a08      	ldr	r2, [pc, #32]	; (8003eb0 <HAL_MspInit+0x4c>)
 8003e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e94:	6413      	str	r3, [r2, #64]	; 0x40
 8003e96:	4b06      	ldr	r3, [pc, #24]	; (8003eb0 <HAL_MspInit+0x4c>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e9e:	603b      	str	r3, [r7, #0]
 8003ea0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ea2:	bf00      	nop
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	40023800 	.word	0x40023800

08003eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003eb8:	e7fe      	b.n	8003eb8 <NMI_Handler+0x4>

08003eba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ebe:	e7fe      	b.n	8003ebe <HardFault_Handler+0x4>

08003ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ec4:	e7fe      	b.n	8003ec4 <MemManage_Handler+0x4>

08003ec6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003eca:	e7fe      	b.n	8003eca <BusFault_Handler+0x4>

08003ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ed0:	e7fe      	b.n	8003ed0 <UsageFault_Handler+0x4>

08003ed2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ed6:	bf00      	nop
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ee4:	bf00      	nop
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ef2:	bf00      	nop
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f00:	f005 f826 	bl	8008f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f04:	bf00      	nop
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8003f0c:	4802      	ldr	r0, [pc, #8]	; (8003f18 <DMA1_Stream6_IRQHandler+0x10>)
 8003f0e:	f001 fc29 	bl	8005764 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003f12:	bf00      	nop
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20006dec 	.word	0x20006dec

08003f1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f20:	4803      	ldr	r0, [pc, #12]	; (8003f30 <USART1_IRQHandler+0x14>)
 8003f22:	f004 f911 	bl	8008148 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  USER_UART_IRQHandler(&huart1);
 8003f26:	4802      	ldr	r0, [pc, #8]	; (8003f30 <USART1_IRQHandler+0x14>)
 8003f28:	f000 f948 	bl	80041bc <USER_UART_IRQHandler>
  /* USER CODE END USART1_IRQn 1 */
}
 8003f2c:	bf00      	nop
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	20006f70 	.word	0x20006f70

08003f34 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8003f38:	4803      	ldr	r0, [pc, #12]	; (8003f48 <TIM6_DAC_IRQHandler+0x14>)
 8003f3a:	f001 f928 	bl	800518e <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8003f3e:	4803      	ldr	r0, [pc, #12]	; (8003f4c <TIM6_DAC_IRQHandler+0x18>)
 8003f40:	f003 fe4a 	bl	8007bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f44:	bf00      	nop
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	20006dd8 	.word	0x20006dd8
 8003f4c:	20006f20 	.word	0x20006f20

08003f50 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003f54:	4802      	ldr	r0, [pc, #8]	; (8003f60 <DMA2_Stream0_IRQHandler+0x10>)
 8003f56:	f001 fc05 	bl	8005764 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003f5a:	bf00      	nop
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	20002390 	.word	0x20002390

08003f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b086      	sub	sp, #24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f6c:	4a14      	ldr	r2, [pc, #80]	; (8003fc0 <_sbrk+0x5c>)
 8003f6e:	4b15      	ldr	r3, [pc, #84]	; (8003fc4 <_sbrk+0x60>)
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f78:	4b13      	ldr	r3, [pc, #76]	; (8003fc8 <_sbrk+0x64>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d102      	bne.n	8003f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f80:	4b11      	ldr	r3, [pc, #68]	; (8003fc8 <_sbrk+0x64>)
 8003f82:	4a12      	ldr	r2, [pc, #72]	; (8003fcc <_sbrk+0x68>)
 8003f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f86:	4b10      	ldr	r3, [pc, #64]	; (8003fc8 <_sbrk+0x64>)
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d207      	bcs.n	8003fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f94:	f006 fe8e 	bl	800acb4 <__errno>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	230c      	movs	r3, #12
 8003f9c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003f9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003fa2:	e009      	b.n	8003fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003fa4:	4b08      	ldr	r3, [pc, #32]	; (8003fc8 <_sbrk+0x64>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003faa:	4b07      	ldr	r3, [pc, #28]	; (8003fc8 <_sbrk+0x64>)
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	4a05      	ldr	r2, [pc, #20]	; (8003fc8 <_sbrk+0x64>)
 8003fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	20030000 	.word	0x20030000
 8003fc4:	00000400 	.word	0x00000400
 8003fc8:	20000224 	.word	0x20000224
 8003fcc:	20006fe8 	.word	0x20006fe8

08003fd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fd4:	4b08      	ldr	r3, [pc, #32]	; (8003ff8 <SystemInit+0x28>)
 8003fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fda:	4a07      	ldr	r2, [pc, #28]	; (8003ff8 <SystemInit+0x28>)
 8003fdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003fe0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003fe4:	4b04      	ldr	r3, [pc, #16]	; (8003ff8 <SystemInit+0x28>)
 8003fe6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003fea:	609a      	str	r2, [r3, #8]
#endif
}
 8003fec:	bf00      	nop
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	e000ed00 	.word	0xe000ed00

08003ffc <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004002:	463b      	mov	r3, r7
 8004004:	2200      	movs	r2, #0
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 800400a:	4b14      	ldr	r3, [pc, #80]	; (800405c <MX_TIM6_Init+0x60>)
 800400c:	4a14      	ldr	r2, [pc, #80]	; (8004060 <MX_TIM6_Init+0x64>)
 800400e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 90-1;
 8004010:	4b12      	ldr	r3, [pc, #72]	; (800405c <MX_TIM6_Init+0x60>)
 8004012:	2259      	movs	r2, #89	; 0x59
 8004014:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004016:	4b11      	ldr	r3, [pc, #68]	; (800405c <MX_TIM6_Init+0x60>)
 8004018:	2200      	movs	r2, #0
 800401a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 800401c:	4b0f      	ldr	r3, [pc, #60]	; (800405c <MX_TIM6_Init+0x60>)
 800401e:	2263      	movs	r2, #99	; 0x63
 8004020:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004022:	4b0e      	ldr	r3, [pc, #56]	; (800405c <MX_TIM6_Init+0x60>)
 8004024:	2200      	movs	r2, #0
 8004026:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004028:	480c      	ldr	r0, [pc, #48]	; (800405c <MX_TIM6_Init+0x60>)
 800402a:	f003 fd86 	bl	8007b3a <HAL_TIM_Base_Init>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8004034:	f7ff fe74 	bl	8003d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004038:	2320      	movs	r3, #32
 800403a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800403c:	2300      	movs	r3, #0
 800403e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004040:	463b      	mov	r3, r7
 8004042:	4619      	mov	r1, r3
 8004044:	4805      	ldr	r0, [pc, #20]	; (800405c <MX_TIM6_Init+0x60>)
 8004046:	f003 ffa1 	bl	8007f8c <HAL_TIMEx_MasterConfigSynchronization>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8004050:	f7ff fe66 	bl	8003d20 <Error_Handler>
  }

}
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	20006f20 	.word	0x20006f20
 8004060:	40001000 	.word	0x40001000

08004064 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a0e      	ldr	r2, [pc, #56]	; (80040ac <HAL_TIM_Base_MspInit+0x48>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d115      	bne.n	80040a2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004076:	2300      	movs	r3, #0
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	4b0d      	ldr	r3, [pc, #52]	; (80040b0 <HAL_TIM_Base_MspInit+0x4c>)
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407e:	4a0c      	ldr	r2, [pc, #48]	; (80040b0 <HAL_TIM_Base_MspInit+0x4c>)
 8004080:	f043 0310 	orr.w	r3, r3, #16
 8004084:	6413      	str	r3, [r2, #64]	; 0x40
 8004086:	4b0a      	ldr	r3, [pc, #40]	; (80040b0 <HAL_TIM_Base_MspInit+0x4c>)
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	f003 0310 	and.w	r3, r3, #16
 800408e:	60fb      	str	r3, [r7, #12]
 8004090:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004092:	2200      	movs	r2, #0
 8004094:	2100      	movs	r1, #0
 8004096:	2036      	movs	r0, #54	; 0x36
 8004098:	f000 ff31 	bl	8004efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800409c:	2036      	movs	r0, #54	; 0x36
 800409e:	f000 ff4a 	bl	8004f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80040a2:	bf00      	nop
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40001000 	.word	0x40001000
 80040b0:	40023800 	.word	0x40023800

080040b4 <start_timer>:
  /* USER CODE END TIM6_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void start_timer() {
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 80040b8:	4802      	ldr	r0, [pc, #8]	; (80040c4 <start_timer+0x10>)
 80040ba:	f003 fd69 	bl	8007b90 <HAL_TIM_Base_Start_IT>
}
 80040be:	bf00      	nop
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	20006f20 	.word	0x20006f20

080040c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80040cc:	4b11      	ldr	r3, [pc, #68]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 80040ce:	4a12      	ldr	r2, [pc, #72]	; (8004118 <MX_USART1_UART_Init+0x50>)
 80040d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80040d2:	4b10      	ldr	r3, [pc, #64]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 80040d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80040d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040da:	4b0e      	ldr	r3, [pc, #56]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 80040dc:	2200      	movs	r2, #0
 80040de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80040e0:	4b0c      	ldr	r3, [pc, #48]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80040e6:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040ec:	4b09      	ldr	r3, [pc, #36]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 80040ee:	220c      	movs	r2, #12
 80040f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040f2:	4b08      	ldr	r3, [pc, #32]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80040f8:	4b06      	ldr	r3, [pc, #24]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80040fe:	4805      	ldr	r0, [pc, #20]	; (8004114 <MX_USART1_UART_Init+0x4c>)
 8004100:	f003 ffd4 	bl	80080ac <HAL_UART_Init>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d001      	beq.n	800410e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800410a:	f7ff fe09 	bl	8003d20 <Error_Handler>
  }

}
 800410e:	bf00      	nop
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	20006f70 	.word	0x20006f70
 8004118:	40011000 	.word	0x40011000

0800411c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b08a      	sub	sp, #40	; 0x28
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004124:	f107 0314 	add.w	r3, r7, #20
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]
 800412c:	605a      	str	r2, [r3, #4]
 800412e:	609a      	str	r2, [r3, #8]
 8004130:	60da      	str	r2, [r3, #12]
 8004132:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a1d      	ldr	r2, [pc, #116]	; (80041b0 <HAL_UART_MspInit+0x94>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d134      	bne.n	80041a8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800413e:	2300      	movs	r3, #0
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	4b1c      	ldr	r3, [pc, #112]	; (80041b4 <HAL_UART_MspInit+0x98>)
 8004144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004146:	4a1b      	ldr	r2, [pc, #108]	; (80041b4 <HAL_UART_MspInit+0x98>)
 8004148:	f043 0310 	orr.w	r3, r3, #16
 800414c:	6453      	str	r3, [r2, #68]	; 0x44
 800414e:	4b19      	ldr	r3, [pc, #100]	; (80041b4 <HAL_UART_MspInit+0x98>)
 8004150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004152:	f003 0310 	and.w	r3, r3, #16
 8004156:	613b      	str	r3, [r7, #16]
 8004158:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800415a:	2300      	movs	r3, #0
 800415c:	60fb      	str	r3, [r7, #12]
 800415e:	4b15      	ldr	r3, [pc, #84]	; (80041b4 <HAL_UART_MspInit+0x98>)
 8004160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004162:	4a14      	ldr	r2, [pc, #80]	; (80041b4 <HAL_UART_MspInit+0x98>)
 8004164:	f043 0301 	orr.w	r3, r3, #1
 8004168:	6313      	str	r3, [r2, #48]	; 0x30
 800416a:	4b12      	ldr	r3, [pc, #72]	; (80041b4 <HAL_UART_MspInit+0x98>)
 800416c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004176:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800417a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800417c:	2302      	movs	r3, #2
 800417e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004180:	2300      	movs	r3, #0
 8004182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004184:	2303      	movs	r3, #3
 8004186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004188:	2307      	movs	r3, #7
 800418a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800418c:	f107 0314 	add.w	r3, r7, #20
 8004190:	4619      	mov	r1, r3
 8004192:	4809      	ldr	r0, [pc, #36]	; (80041b8 <HAL_UART_MspInit+0x9c>)
 8004194:	f001 ffda 	bl	800614c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004198:	2200      	movs	r2, #0
 800419a:	2100      	movs	r1, #0
 800419c:	2025      	movs	r0, #37	; 0x25
 800419e:	f000 feae 	bl	8004efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80041a2:	2025      	movs	r0, #37	; 0x25
 80041a4:	f000 fec7 	bl	8004f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80041a8:	bf00      	nop
 80041aa:	3728      	adds	r7, #40	; 0x28
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	40011000 	.word	0x40011000
 80041b4:	40023800 	.word	0x40023800
 80041b8:	40020000 	.word	0x40020000

080041bc <USER_UART_IRQHandler>:

/* USER CODE BEGIN 1 */
char RX_BUFFER[BUFSIZE];
int RX_BUFFER_HEAD, RX_BUFFER_TAIL;

void  USER_UART_IRQHandler(UART_HandleTypeDef *huart) {
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
	if( huart ->Instance  ==  USART1 ) {
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a17      	ldr	r2, [pc, #92]	; (8004228 <USER_UART_IRQHandler+0x6c>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d125      	bne.n	800421a <USER_UART_IRQHandler+0x5e>
		rx_data = __HAL_UART_FLUSH_DRREGISTER( huart );
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	b2da      	uxtb	r2, r3
 80041d6:	4b15      	ldr	r3, [pc, #84]	; (800422c <USER_UART_IRQHandler+0x70>)
 80041d8:	701a      	strb	r2, [r3, #0]

		static  char  rx_head;
		rx_head = RX_BUFFER_HEAD + 1;
 80041da:	4b15      	ldr	r3, [pc, #84]	; (8004230 <USER_UART_IRQHandler+0x74>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	3301      	adds	r3, #1
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	4b13      	ldr	r3, [pc, #76]	; (8004234 <USER_UART_IRQHandler+0x78>)
 80041e6:	701a      	strb	r2, [r3, #0]
		if( rx_head  ==  BUFSIZE ) {
 80041e8:	4b12      	ldr	r3, [pc, #72]	; (8004234 <USER_UART_IRQHandler+0x78>)
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	2b10      	cmp	r3, #16
 80041ee:	d102      	bne.n	80041f6 <USER_UART_IRQHandler+0x3a>
			rx_head = 0;
 80041f0:	4b10      	ldr	r3, [pc, #64]	; (8004234 <USER_UART_IRQHandler+0x78>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	701a      	strb	r2, [r3, #0]
		}
		if( rx_head  !=  RX_BUFFER_TAIL ) {
 80041f6:	4b0f      	ldr	r3, [pc, #60]	; (8004234 <USER_UART_IRQHandler+0x78>)
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	461a      	mov	r2, r3
 80041fc:	4b0e      	ldr	r3, [pc, #56]	; (8004238 <USER_UART_IRQHandler+0x7c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	429a      	cmp	r2, r3
 8004202:	d00a      	beq.n	800421a <USER_UART_IRQHandler+0x5e>
			RX_BUFFER[RX_BUFFER_HEAD] = rx_data;
 8004204:	4b0a      	ldr	r3, [pc, #40]	; (8004230 <USER_UART_IRQHandler+0x74>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a08      	ldr	r2, [pc, #32]	; (800422c <USER_UART_IRQHandler+0x70>)
 800420a:	7811      	ldrb	r1, [r2, #0]
 800420c:	4a0b      	ldr	r2, [pc, #44]	; (800423c <USER_UART_IRQHandler+0x80>)
 800420e:	54d1      	strb	r1, [r2, r3]
			RX_BUFFER_HEAD = rx_head;
 8004210:	4b08      	ldr	r3, [pc, #32]	; (8004234 <USER_UART_IRQHandler+0x78>)
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	461a      	mov	r2, r3
 8004216:	4b06      	ldr	r3, [pc, #24]	; (8004230 <USER_UART_IRQHandler+0x74>)
 8004218:	601a      	str	r2, [r3, #0]
		}
	}
}
 800421a:	bf00      	nop
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	40011000 	.word	0x40011000
 800422c:	20005c38 	.word	0x20005c38
 8004230:	20006fb0 	.word	0x20006fb0
 8004234:	20000228 	.word	0x20000228
 8004238:	20006fb4 	.word	0x20006fb4
 800423c:	20006f60 	.word	0x20006f60

08004240 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004240:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004278 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004244:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004246:	e003      	b.n	8004250 <LoopCopyDataInit>

08004248 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004248:	4b0c      	ldr	r3, [pc, #48]	; (800427c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800424a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800424c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800424e:	3104      	adds	r1, #4

08004250 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004250:	480b      	ldr	r0, [pc, #44]	; (8004280 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004252:	4b0c      	ldr	r3, [pc, #48]	; (8004284 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004254:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004256:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004258:	d3f6      	bcc.n	8004248 <CopyDataInit>
  ldr  r2, =_sbss
 800425a:	4a0b      	ldr	r2, [pc, #44]	; (8004288 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800425c:	e002      	b.n	8004264 <LoopFillZerobss>

0800425e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800425e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004260:	f842 3b04 	str.w	r3, [r2], #4

08004264 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004264:	4b09      	ldr	r3, [pc, #36]	; (800428c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004266:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004268:	d3f9      	bcc.n	800425e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800426a:	f7ff feb1 	bl	8003fd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800426e:	f006 fd27 	bl	800acc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004272:	f7ff fc9b 	bl	8003bac <main>
  bx  lr    
 8004276:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004278:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800427c:	080119d0 	.word	0x080119d0
  ldr  r0, =_sdata
 8004280:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004284:	20000200 	.word	0x20000200
  ldr  r2, =_sbss
 8004288:	20000200 	.word	0x20000200
  ldr  r3, = _ebss
 800428c:	20006fe8 	.word	0x20006fe8

08004290 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004290:	e7fe      	b.n	8004290 <ADC_IRQHandler>
	...

08004294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004298:	4b0e      	ldr	r3, [pc, #56]	; (80042d4 <HAL_Init+0x40>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a0d      	ldr	r2, [pc, #52]	; (80042d4 <HAL_Init+0x40>)
 800429e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80042a4:	4b0b      	ldr	r3, [pc, #44]	; (80042d4 <HAL_Init+0x40>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a0a      	ldr	r2, [pc, #40]	; (80042d4 <HAL_Init+0x40>)
 80042aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042b0:	4b08      	ldr	r3, [pc, #32]	; (80042d4 <HAL_Init+0x40>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a07      	ldr	r2, [pc, #28]	; (80042d4 <HAL_Init+0x40>)
 80042b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042bc:	2003      	movs	r0, #3
 80042be:	f000 fe13 	bl	8004ee8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80042c2:	2000      	movs	r0, #0
 80042c4:	f000 f808 	bl	80042d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042c8:	f7ff fdcc 	bl	8003e64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	40023c00 	.word	0x40023c00

080042d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80042e0:	4b12      	ldr	r3, [pc, #72]	; (800432c <HAL_InitTick+0x54>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b12      	ldr	r3, [pc, #72]	; (8004330 <HAL_InitTick+0x58>)
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	4619      	mov	r1, r3
 80042ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80042f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fe2b 	bl	8004f52 <HAL_SYSTICK_Config>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e00e      	b.n	8004324 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b0f      	cmp	r3, #15
 800430a:	d80a      	bhi.n	8004322 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800430c:	2200      	movs	r2, #0
 800430e:	6879      	ldr	r1, [r7, #4]
 8004310:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004314:	f000 fdf3 	bl	8004efe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004318:	4a06      	ldr	r2, [pc, #24]	; (8004334 <HAL_InitTick+0x5c>)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800431e:	2300      	movs	r3, #0
 8004320:	e000      	b.n	8004324 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
}
 8004324:	4618      	mov	r0, r3
 8004326:	3708      	adds	r7, #8
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	2000000c 	.word	0x2000000c
 8004330:	20000014 	.word	0x20000014
 8004334:	20000010 	.word	0x20000010

08004338 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004340:	2300      	movs	r3, #0
 8004342:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e033      	b.n	80043b6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	2b00      	cmp	r3, #0
 8004354:	d109      	bne.n	800436a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7fd fe92 	bl	8002080 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	f003 0310 	and.w	r3, r3, #16
 8004372:	2b00      	cmp	r3, #0
 8004374:	d118      	bne.n	80043a8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800437e:	f023 0302 	bic.w	r3, r3, #2
 8004382:	f043 0202 	orr.w	r2, r3, #2
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 fb5e 	bl	8004a4c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	f023 0303 	bic.w	r3, r3, #3
 800439e:	f043 0201 	orr.w	r2, r3, #1
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	641a      	str	r2, [r3, #64]	; 0x40
 80043a6:	e001      	b.n	80043ac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
	...

080043c0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d101      	bne.n	80043da <HAL_ADC_Start_IT+0x1a>
 80043d6:	2302      	movs	r3, #2
 80043d8:	e0b0      	b.n	800453c <HAL_ADC_Start_IT+0x17c>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f003 0301 	and.w	r3, r3, #1
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d018      	beq.n	8004422 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	689a      	ldr	r2, [r3, #8]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f042 0201 	orr.w	r2, r2, #1
 80043fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004400:	4b51      	ldr	r3, [pc, #324]	; (8004548 <HAL_ADC_Start_IT+0x188>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a51      	ldr	r2, [pc, #324]	; (800454c <HAL_ADC_Start_IT+0x18c>)
 8004406:	fba2 2303 	umull	r2, r3, r2, r3
 800440a:	0c9a      	lsrs	r2, r3, #18
 800440c:	4613      	mov	r3, r2
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	4413      	add	r3, r2
 8004412:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004414:	e002      	b.n	800441c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	3b01      	subs	r3, #1
 800441a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1f9      	bne.n	8004416 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f003 0301 	and.w	r3, r3, #1
 800442c:	2b01      	cmp	r3, #1
 800442e:	f040 8084 	bne.w	800453a <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004436:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800443a:	f023 0301 	bic.w	r3, r3, #1
 800443e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004450:	2b00      	cmp	r3, #0
 8004452:	d007      	beq.n	8004464 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800445c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800446c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004470:	d106      	bne.n	8004480 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004476:	f023 0206 	bic.w	r2, r3, #6
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	645a      	str	r2, [r3, #68]	; 0x44
 800447e:	e002      	b.n	8004486 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800448e:	4b30      	ldr	r3, [pc, #192]	; (8004550 <HAL_ADC_Start_IT+0x190>)
 8004490:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800449a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	6812      	ldr	r2, [r2, #0]
 80044a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80044aa:	f043 0320 	orr.w	r3, r3, #32
 80044ae:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f003 031f 	and.w	r3, r3, #31
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d12a      	bne.n	8004512 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a24      	ldr	r2, [pc, #144]	; (8004554 <HAL_ADC_Start_IT+0x194>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d015      	beq.n	80044f2 <HAL_ADC_Start_IT+0x132>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a23      	ldr	r2, [pc, #140]	; (8004558 <HAL_ADC_Start_IT+0x198>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d105      	bne.n	80044dc <HAL_ADC_Start_IT+0x11c>
 80044d0:	4b1f      	ldr	r3, [pc, #124]	; (8004550 <HAL_ADC_Start_IT+0x190>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f003 031f 	and.w	r3, r3, #31
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00a      	beq.n	80044f2 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a1e      	ldr	r2, [pc, #120]	; (800455c <HAL_ADC_Start_IT+0x19c>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d129      	bne.n	800453a <HAL_ADC_Start_IT+0x17a>
 80044e6:	4b1a      	ldr	r3, [pc, #104]	; (8004550 <HAL_ADC_Start_IT+0x190>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f003 031f 	and.w	r3, r3, #31
 80044ee:	2b0f      	cmp	r3, #15
 80044f0:	d823      	bhi.n	800453a <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d11c      	bne.n	800453a <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	689a      	ldr	r2, [r3, #8]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800450e:	609a      	str	r2, [r3, #8]
 8004510:	e013      	b.n	800453a <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a0f      	ldr	r2, [pc, #60]	; (8004554 <HAL_ADC_Start_IT+0x194>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d10e      	bne.n	800453a <HAL_ADC_Start_IT+0x17a>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d107      	bne.n	800453a <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689a      	ldr	r2, [r3, #8]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004538:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	2000000c 	.word	0x2000000c
 800454c:	431bde83 	.word	0x431bde83
 8004550:	40012300 	.word	0x40012300
 8004554:	40012000 	.word	0x40012000
 8004558:	40012100 	.word	0x40012100
 800455c:	40012200 	.word	0x40012200

08004560 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800456e:	2b01      	cmp	r3, #1
 8004570:	d101      	bne.n	8004576 <HAL_ADC_Stop_IT+0x16>
 8004572:	2302      	movs	r3, #2
 8004574:	e02b      	b.n	80045ce <HAL_ADC_Stop_IT+0x6e>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	689a      	ldr	r2, [r3, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0201 	bic.w	r2, r2, #1
 800458c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	2b00      	cmp	r3, #0
 800459a:	d113      	bne.n	80045c4 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	6812      	ldr	r2, [r2, #0]
 80045a6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80045aa:	f023 0320 	bic.w	r3, r3, #32
 80045ae:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	f043 0201 	orr.w	r2, r3, #1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	370c      	adds	r7, #12
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
	...

080045dc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b086      	sub	sp, #24
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80045e8:	2300      	movs	r3, #0
 80045ea:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d101      	bne.n	80045fa <HAL_ADC_Start_DMA+0x1e>
 80045f6:	2302      	movs	r3, #2
 80045f8:	e0cc      	b.n	8004794 <HAL_ADC_Start_DMA+0x1b8>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b01      	cmp	r3, #1
 800460e:	d018      	beq.n	8004642 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f042 0201 	orr.w	r2, r2, #1
 800461e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004620:	4b5e      	ldr	r3, [pc, #376]	; (800479c <HAL_ADC_Start_DMA+0x1c0>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a5e      	ldr	r2, [pc, #376]	; (80047a0 <HAL_ADC_Start_DMA+0x1c4>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	0c9a      	lsrs	r2, r3, #18
 800462c:	4613      	mov	r3, r2
 800462e:	005b      	lsls	r3, r3, #1
 8004630:	4413      	add	r3, r2
 8004632:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004634:	e002      	b.n	800463c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	3b01      	subs	r3, #1
 800463a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1f9      	bne.n	8004636 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 0301 	and.w	r3, r3, #1
 800464c:	2b01      	cmp	r3, #1
 800464e:	f040 80a0 	bne.w	8004792 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004656:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800465a:	f023 0301 	bic.w	r3, r3, #1
 800465e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004670:	2b00      	cmp	r3, #0
 8004672:	d007      	beq.n	8004684 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004678:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800467c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004690:	d106      	bne.n	80046a0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004696:	f023 0206 	bic.w	r2, r3, #6
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	645a      	str	r2, [r3, #68]	; 0x44
 800469e:	e002      	b.n	80046a6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046ae:	4b3d      	ldr	r3, [pc, #244]	; (80047a4 <HAL_ADC_Start_DMA+0x1c8>)
 80046b0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b6:	4a3c      	ldr	r2, [pc, #240]	; (80047a8 <HAL_ADC_Start_DMA+0x1cc>)
 80046b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046be:	4a3b      	ldr	r2, [pc, #236]	; (80047ac <HAL_ADC_Start_DMA+0x1d0>)
 80046c0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c6:	4a3a      	ldr	r2, [pc, #232]	; (80047b0 <HAL_ADC_Start_DMA+0x1d4>)
 80046c8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80046d2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80046e2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046f2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	334c      	adds	r3, #76	; 0x4c
 80046fe:	4619      	mov	r1, r3
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f000 ff44 	bl	8005590 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	f003 031f 	and.w	r3, r3, #31
 8004710:	2b00      	cmp	r3, #0
 8004712:	d12a      	bne.n	800476a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a26      	ldr	r2, [pc, #152]	; (80047b4 <HAL_ADC_Start_DMA+0x1d8>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d015      	beq.n	800474a <HAL_ADC_Start_DMA+0x16e>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a25      	ldr	r2, [pc, #148]	; (80047b8 <HAL_ADC_Start_DMA+0x1dc>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d105      	bne.n	8004734 <HAL_ADC_Start_DMA+0x158>
 8004728:	4b1e      	ldr	r3, [pc, #120]	; (80047a4 <HAL_ADC_Start_DMA+0x1c8>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f003 031f 	and.w	r3, r3, #31
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00a      	beq.n	800474a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a20      	ldr	r2, [pc, #128]	; (80047bc <HAL_ADC_Start_DMA+0x1e0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d129      	bne.n	8004792 <HAL_ADC_Start_DMA+0x1b6>
 800473e:	4b19      	ldr	r3, [pc, #100]	; (80047a4 <HAL_ADC_Start_DMA+0x1c8>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f003 031f 	and.w	r3, r3, #31
 8004746:	2b0f      	cmp	r3, #15
 8004748:	d823      	bhi.n	8004792 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d11c      	bne.n	8004792 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689a      	ldr	r2, [r3, #8]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004766:	609a      	str	r2, [r3, #8]
 8004768:	e013      	b.n	8004792 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a11      	ldr	r2, [pc, #68]	; (80047b4 <HAL_ADC_Start_DMA+0x1d8>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d10e      	bne.n	8004792 <HAL_ADC_Start_DMA+0x1b6>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d107      	bne.n	8004792 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004790:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	2000000c 	.word	0x2000000c
 80047a0:	431bde83 	.word	0x431bde83
 80047a4:	40012300 	.word	0x40012300
 80047a8:	08004c45 	.word	0x08004c45
 80047ac:	08004cff 	.word	0x08004cff
 80047b0:	08004d1b 	.word	0x08004d1b
 80047b4:	40012000 	.word	0x40012000
 80047b8:	40012100 	.word	0x40012100
 80047bc:	40012200 	.word	0x40012200

080047c0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d101      	bne.n	8004804 <HAL_ADC_ConfigChannel+0x1c>
 8004800:	2302      	movs	r3, #2
 8004802:	e113      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x244>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b09      	cmp	r3, #9
 8004812:	d925      	bls.n	8004860 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68d9      	ldr	r1, [r3, #12]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	b29b      	uxth	r3, r3
 8004820:	461a      	mov	r2, r3
 8004822:	4613      	mov	r3, r2
 8004824:	005b      	lsls	r3, r3, #1
 8004826:	4413      	add	r3, r2
 8004828:	3b1e      	subs	r3, #30
 800482a:	2207      	movs	r2, #7
 800482c:	fa02 f303 	lsl.w	r3, r2, r3
 8004830:	43da      	mvns	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	400a      	ands	r2, r1
 8004838:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68d9      	ldr	r1, [r3, #12]
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	b29b      	uxth	r3, r3
 800484a:	4618      	mov	r0, r3
 800484c:	4603      	mov	r3, r0
 800484e:	005b      	lsls	r3, r3, #1
 8004850:	4403      	add	r3, r0
 8004852:	3b1e      	subs	r3, #30
 8004854:	409a      	lsls	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	60da      	str	r2, [r3, #12]
 800485e:	e022      	b.n	80048a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6919      	ldr	r1, [r3, #16]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	b29b      	uxth	r3, r3
 800486c:	461a      	mov	r2, r3
 800486e:	4613      	mov	r3, r2
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	4413      	add	r3, r2
 8004874:	2207      	movs	r2, #7
 8004876:	fa02 f303 	lsl.w	r3, r2, r3
 800487a:	43da      	mvns	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	400a      	ands	r2, r1
 8004882:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6919      	ldr	r1, [r3, #16]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	689a      	ldr	r2, [r3, #8]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	b29b      	uxth	r3, r3
 8004894:	4618      	mov	r0, r3
 8004896:	4603      	mov	r3, r0
 8004898:	005b      	lsls	r3, r3, #1
 800489a:	4403      	add	r3, r0
 800489c:	409a      	lsls	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b06      	cmp	r3, #6
 80048ac:	d824      	bhi.n	80048f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	4613      	mov	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	3b05      	subs	r3, #5
 80048c0:	221f      	movs	r2, #31
 80048c2:	fa02 f303 	lsl.w	r3, r2, r3
 80048c6:	43da      	mvns	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	400a      	ands	r2, r1
 80048ce:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	b29b      	uxth	r3, r3
 80048dc:	4618      	mov	r0, r3
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	4613      	mov	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4413      	add	r3, r2
 80048e8:	3b05      	subs	r3, #5
 80048ea:	fa00 f203 	lsl.w	r2, r0, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	635a      	str	r2, [r3, #52]	; 0x34
 80048f6:	e04c      	b.n	8004992 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	2b0c      	cmp	r3, #12
 80048fe:	d824      	bhi.n	800494a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685a      	ldr	r2, [r3, #4]
 800490a:	4613      	mov	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	3b23      	subs	r3, #35	; 0x23
 8004912:	221f      	movs	r2, #31
 8004914:	fa02 f303 	lsl.w	r3, r2, r3
 8004918:	43da      	mvns	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	400a      	ands	r2, r1
 8004920:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	b29b      	uxth	r3, r3
 800492e:	4618      	mov	r0, r3
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	4613      	mov	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	3b23      	subs	r3, #35	; 0x23
 800493c:	fa00 f203 	lsl.w	r2, r0, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	631a      	str	r2, [r3, #48]	; 0x30
 8004948:	e023      	b.n	8004992 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	4613      	mov	r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	4413      	add	r3, r2
 800495a:	3b41      	subs	r3, #65	; 0x41
 800495c:	221f      	movs	r2, #31
 800495e:	fa02 f303 	lsl.w	r3, r2, r3
 8004962:	43da      	mvns	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	400a      	ands	r2, r1
 800496a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	b29b      	uxth	r3, r3
 8004978:	4618      	mov	r0, r3
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	685a      	ldr	r2, [r3, #4]
 800497e:	4613      	mov	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	3b41      	subs	r3, #65	; 0x41
 8004986:	fa00 f203 	lsl.w	r2, r0, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004992:	4b29      	ldr	r3, [pc, #164]	; (8004a38 <HAL_ADC_ConfigChannel+0x250>)
 8004994:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a28      	ldr	r2, [pc, #160]	; (8004a3c <HAL_ADC_ConfigChannel+0x254>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d10f      	bne.n	80049c0 <HAL_ADC_ConfigChannel+0x1d8>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b12      	cmp	r3, #18
 80049a6:	d10b      	bne.n	80049c0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a1d      	ldr	r2, [pc, #116]	; (8004a3c <HAL_ADC_ConfigChannel+0x254>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d12b      	bne.n	8004a22 <HAL_ADC_ConfigChannel+0x23a>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a1c      	ldr	r2, [pc, #112]	; (8004a40 <HAL_ADC_ConfigChannel+0x258>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d003      	beq.n	80049dc <HAL_ADC_ConfigChannel+0x1f4>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b11      	cmp	r3, #17
 80049da:	d122      	bne.n	8004a22 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a11      	ldr	r2, [pc, #68]	; (8004a40 <HAL_ADC_ConfigChannel+0x258>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d111      	bne.n	8004a22 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80049fe:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <HAL_ADC_ConfigChannel+0x25c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a11      	ldr	r2, [pc, #68]	; (8004a48 <HAL_ADC_ConfigChannel+0x260>)
 8004a04:	fba2 2303 	umull	r2, r3, r2, r3
 8004a08:	0c9a      	lsrs	r2, r3, #18
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a14:	e002      	b.n	8004a1c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1f9      	bne.n	8004a16 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	40012300 	.word	0x40012300
 8004a3c:	40012000 	.word	0x40012000
 8004a40:	10000012 	.word	0x10000012
 8004a44:	2000000c 	.word	0x2000000c
 8004a48:	431bde83 	.word	0x431bde83

08004a4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a54:	4b79      	ldr	r3, [pc, #484]	; (8004c3c <ADC_Init+0x1f0>)
 8004a56:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685a      	ldr	r2, [r3, #4]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6859      	ldr	r1, [r3, #4]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	021a      	lsls	r2, r3, #8
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004aa4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	6859      	ldr	r1, [r3, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689a      	ldr	r2, [r3, #8]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689a      	ldr	r2, [r3, #8]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ac6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6899      	ldr	r1, [r3, #8]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68da      	ldr	r2, [r3, #12]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ade:	4a58      	ldr	r2, [pc, #352]	; (8004c40 <ADC_Init+0x1f4>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d022      	beq.n	8004b2a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689a      	ldr	r2, [r3, #8]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004af2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6899      	ldr	r1, [r3, #8]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	6899      	ldr	r1, [r3, #8]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	609a      	str	r2, [r3, #8]
 8004b28:	e00f      	b.n	8004b4a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b48:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	689a      	ldr	r2, [r3, #8]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 0202 	bic.w	r2, r2, #2
 8004b58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	6899      	ldr	r1, [r3, #8]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	7e1b      	ldrb	r3, [r3, #24]
 8004b64:	005a      	lsls	r2, r3, #1
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d01b      	beq.n	8004bb0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b86:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004b96:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6859      	ldr	r1, [r3, #4]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	035a      	lsls	r2, r3, #13
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	605a      	str	r2, [r3, #4]
 8004bae:	e007      	b.n	8004bc0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685a      	ldr	r2, [r3, #4]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bbe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004bce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	051a      	lsls	r2, r3, #20
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689a      	ldr	r2, [r3, #8]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004bf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6899      	ldr	r1, [r3, #8]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c02:	025a      	lsls	r2, r3, #9
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6899      	ldr	r1, [r3, #8]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	029a      	lsls	r2, r3, #10
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	609a      	str	r2, [r3, #8]
}
 8004c30:	bf00      	nop
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	40012300 	.word	0x40012300
 8004c40:	0f000001 	.word	0x0f000001

08004c44 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c50:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c56:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d13c      	bne.n	8004cd8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d12b      	bne.n	8004cd0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d127      	bne.n	8004cd0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c86:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d006      	beq.n	8004c9c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d119      	bne.n	8004cd0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 0220 	bic.w	r2, r2, #32
 8004caa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d105      	bne.n	8004cd0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc8:	f043 0201 	orr.w	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f7fc fdc9 	bl	8001868 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004cd6:	e00e      	b.n	8004cf6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cdc:	f003 0310 	and.w	r3, r3, #16
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f7ff fd75 	bl	80047d4 <HAL_ADC_ErrorCallback>
}
 8004cea:	e004      	b.n	8004cf6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	4798      	blx	r3
}
 8004cf6:	bf00      	nop
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b084      	sub	sp, #16
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f7ff fd57 	bl	80047c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d12:	bf00      	nop
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b084      	sub	sp, #16
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d26:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2240      	movs	r2, #64	; 0x40
 8004d2c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d32:	f043 0204 	orr.w	r2, r3, #4
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f7ff fd4a 	bl	80047d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d40:	bf00      	nop
 8004d42:	3710      	adds	r7, #16
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f003 0307 	and.w	r3, r3, #7
 8004d56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d58:	4b0c      	ldr	r3, [pc, #48]	; (8004d8c <__NVIC_SetPriorityGrouping+0x44>)
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d64:	4013      	ands	r3, r2
 8004d66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d7a:	4a04      	ldr	r2, [pc, #16]	; (8004d8c <__NVIC_SetPriorityGrouping+0x44>)
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	60d3      	str	r3, [r2, #12]
}
 8004d80:	bf00      	nop
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	e000ed00 	.word	0xe000ed00

08004d90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d90:	b480      	push	{r7}
 8004d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d94:	4b04      	ldr	r3, [pc, #16]	; (8004da8 <__NVIC_GetPriorityGrouping+0x18>)
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	0a1b      	lsrs	r3, r3, #8
 8004d9a:	f003 0307 	and.w	r3, r3, #7
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr
 8004da8:	e000ed00 	.word	0xe000ed00

08004dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	4603      	mov	r3, r0
 8004db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	db0b      	blt.n	8004dd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004dbe:	79fb      	ldrb	r3, [r7, #7]
 8004dc0:	f003 021f 	and.w	r2, r3, #31
 8004dc4:	4907      	ldr	r1, [pc, #28]	; (8004de4 <__NVIC_EnableIRQ+0x38>)
 8004dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dca:	095b      	lsrs	r3, r3, #5
 8004dcc:	2001      	movs	r0, #1
 8004dce:	fa00 f202 	lsl.w	r2, r0, r2
 8004dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004dd6:	bf00      	nop
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	e000e100 	.word	0xe000e100

08004de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	4603      	mov	r3, r0
 8004df0:	6039      	str	r1, [r7, #0]
 8004df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	db0a      	blt.n	8004e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	490c      	ldr	r1, [pc, #48]	; (8004e34 <__NVIC_SetPriority+0x4c>)
 8004e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e06:	0112      	lsls	r2, r2, #4
 8004e08:	b2d2      	uxtb	r2, r2
 8004e0a:	440b      	add	r3, r1
 8004e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e10:	e00a      	b.n	8004e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	b2da      	uxtb	r2, r3
 8004e16:	4908      	ldr	r1, [pc, #32]	; (8004e38 <__NVIC_SetPriority+0x50>)
 8004e18:	79fb      	ldrb	r3, [r7, #7]
 8004e1a:	f003 030f 	and.w	r3, r3, #15
 8004e1e:	3b04      	subs	r3, #4
 8004e20:	0112      	lsls	r2, r2, #4
 8004e22:	b2d2      	uxtb	r2, r2
 8004e24:	440b      	add	r3, r1
 8004e26:	761a      	strb	r2, [r3, #24]
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	e000e100 	.word	0xe000e100
 8004e38:	e000ed00 	.word	0xe000ed00

08004e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b089      	sub	sp, #36	; 0x24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f003 0307 	and.w	r3, r3, #7
 8004e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	f1c3 0307 	rsb	r3, r3, #7
 8004e56:	2b04      	cmp	r3, #4
 8004e58:	bf28      	it	cs
 8004e5a:	2304      	movcs	r3, #4
 8004e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	3304      	adds	r3, #4
 8004e62:	2b06      	cmp	r3, #6
 8004e64:	d902      	bls.n	8004e6c <NVIC_EncodePriority+0x30>
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	3b03      	subs	r3, #3
 8004e6a:	e000      	b.n	8004e6e <NVIC_EncodePriority+0x32>
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	43da      	mvns	r2, r3
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	401a      	ands	r2, r3
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e8e:	43d9      	mvns	r1, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e94:	4313      	orrs	r3, r2
         );
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3724      	adds	r7, #36	; 0x24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
	...

08004ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004eb4:	d301      	bcc.n	8004eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e00f      	b.n	8004eda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004eba:	4a0a      	ldr	r2, [pc, #40]	; (8004ee4 <SysTick_Config+0x40>)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ec2:	210f      	movs	r1, #15
 8004ec4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ec8:	f7ff ff8e 	bl	8004de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ecc:	4b05      	ldr	r3, [pc, #20]	; (8004ee4 <SysTick_Config+0x40>)
 8004ece:	2200      	movs	r2, #0
 8004ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ed2:	4b04      	ldr	r3, [pc, #16]	; (8004ee4 <SysTick_Config+0x40>)
 8004ed4:	2207      	movs	r2, #7
 8004ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	e000e010 	.word	0xe000e010

08004ee8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7ff ff29 	bl	8004d48 <__NVIC_SetPriorityGrouping>
}
 8004ef6:	bf00      	nop
 8004ef8:	3708      	adds	r7, #8
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b086      	sub	sp, #24
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	4603      	mov	r3, r0
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	607a      	str	r2, [r7, #4]
 8004f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f10:	f7ff ff3e 	bl	8004d90 <__NVIC_GetPriorityGrouping>
 8004f14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	68b9      	ldr	r1, [r7, #8]
 8004f1a:	6978      	ldr	r0, [r7, #20]
 8004f1c:	f7ff ff8e 	bl	8004e3c <NVIC_EncodePriority>
 8004f20:	4602      	mov	r2, r0
 8004f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f26:	4611      	mov	r1, r2
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7ff ff5d 	bl	8004de8 <__NVIC_SetPriority>
}
 8004f2e:	bf00      	nop
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f36:	b580      	push	{r7, lr}
 8004f38:	b082      	sub	sp, #8
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f7ff ff31 	bl	8004dac <__NVIC_EnableIRQ>
}
 8004f4a:	bf00      	nop
 8004f4c:	3708      	adds	r7, #8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b082      	sub	sp, #8
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f7ff ffa2 	bl	8004ea4 <SysTick_Config>
 8004f60:	4603      	mov	r3, r0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3708      	adds	r7, #8
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b082      	sub	sp, #8
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d101      	bne.n	8004f7c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e014      	b.n	8004fa6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	791b      	ldrb	r3, [r3, #4]
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d105      	bne.n	8004f92 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f7fd f993 	bl	80022b8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2202      	movs	r2, #2
 8004f96:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3708      	adds	r7, #8
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
	...

08004fb0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
 8004fbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	795b      	ldrb	r3, [r3, #5]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d101      	bne.n	8004fce <HAL_DAC_Start_DMA+0x1e>
 8004fca:	2302      	movs	r3, #2
 8004fcc:	e08e      	b.n	80050ec <HAL_DAC_Start_DMA+0x13c>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d12a      	bne.n	8005036 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	4a43      	ldr	r2, [pc, #268]	; (80050f4 <HAL_DAC_Start_DMA+0x144>)
 8004fe6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4a42      	ldr	r2, [pc, #264]	; (80050f8 <HAL_DAC_Start_DMA+0x148>)
 8004fee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	4a41      	ldr	r2, [pc, #260]	; (80050fc <HAL_DAC_Start_DMA+0x14c>)
 8004ff6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005006:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8005008:	6a3b      	ldr	r3, [r7, #32]
 800500a:	2b04      	cmp	r3, #4
 800500c:	d009      	beq.n	8005022 <HAL_DAC_Start_DMA+0x72>
 800500e:	2b08      	cmp	r3, #8
 8005010:	d00c      	beq.n	800502c <HAL_DAC_Start_DMA+0x7c>
 8005012:	2b00      	cmp	r3, #0
 8005014:	d000      	beq.n	8005018 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8005016:	e039      	b.n	800508c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3308      	adds	r3, #8
 800501e:	617b      	str	r3, [r7, #20]
        break;
 8005020:	e034      	b.n	800508c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	330c      	adds	r3, #12
 8005028:	617b      	str	r3, [r7, #20]
        break;
 800502a:	e02f      	b.n	800508c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	3310      	adds	r3, #16
 8005032:	617b      	str	r3, [r7, #20]
        break;
 8005034:	e02a      	b.n	800508c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	4a31      	ldr	r2, [pc, #196]	; (8005100 <HAL_DAC_Start_DMA+0x150>)
 800503c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	4a30      	ldr	r2, [pc, #192]	; (8005104 <HAL_DAC_Start_DMA+0x154>)
 8005044:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	4a2f      	ldr	r2, [pc, #188]	; (8005108 <HAL_DAC_Start_DMA+0x158>)
 800504c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800505c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 800505e:	6a3b      	ldr	r3, [r7, #32]
 8005060:	2b04      	cmp	r3, #4
 8005062:	d009      	beq.n	8005078 <HAL_DAC_Start_DMA+0xc8>
 8005064:	2b08      	cmp	r3, #8
 8005066:	d00c      	beq.n	8005082 <HAL_DAC_Start_DMA+0xd2>
 8005068:	2b00      	cmp	r3, #0
 800506a:	d000      	beq.n	800506e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800506c:	e00e      	b.n	800508c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3314      	adds	r3, #20
 8005074:	617b      	str	r3, [r7, #20]
        break;
 8005076:	e009      	b.n	800508c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	3318      	adds	r3, #24
 800507e:	617b      	str	r3, [r7, #20]
        break;
 8005080:	e004      	b.n	800508c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	331c      	adds	r3, #28
 8005088:	617b      	str	r3, [r7, #20]
        break;
 800508a:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10f      	bne.n	80050b2 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050a0:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6898      	ldr	r0, [r3, #8]
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	f000 fa70 	bl	8005590 <HAL_DMA_Start_IT>
 80050b0:	e00e      	b.n	80050d0 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80050c0:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	68d8      	ldr	r0, [r3, #12]
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	f000 fa60 	bl	8005590 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6819      	ldr	r1, [r3, #0]
 80050d6:	2201      	movs	r2, #1
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	409a      	lsls	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3718      	adds	r7, #24
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	0800530d 	.word	0x0800530d
 80050f8:	0800532f 	.word	0x0800532f
 80050fc:	0800534b 	.word	0x0800534b
 8005100:	080053c9 	.word	0x080053c9
 8005104:	080053eb 	.word	0x080053eb
 8005108:	08005407 	.word	0x08005407

0800510c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005116:	2300      	movs	r3, #0
 8005118:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	6819      	ldr	r1, [r3, #0]
 8005120:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	43da      	mvns	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	400a      	ands	r2, r1
 8005132:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	6819      	ldr	r1, [r3, #0]
 800513a:	2201      	movs	r2, #1
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	fa02 f303 	lsl.w	r3, r2, r3
 8005142:	43da      	mvns	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	400a      	ands	r2, r1
 800514a:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d107      	bne.n	8005162 <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	4618      	mov	r0, r3
 8005158:	f000 fa72 	bl	8005640 <HAL_DMA_Abort>
 800515c:	4603      	mov	r3, r0
 800515e:	73fb      	strb	r3, [r7, #15]
 8005160:	e006      	b.n	8005170 <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	4618      	mov	r0, r3
 8005168:	f000 fa6a 	bl	8005640 <HAL_DMA_Abort>
 800516c:	4603      	mov	r3, r0
 800516e:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2204      	movs	r2, #4
 800517a:	711a      	strb	r2, [r3, #4]
 800517c:	e002      	b.n	8005184 <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2201      	movs	r2, #1
 8005182:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8005184:	7bfb      	ldrb	r3, [r7, #15]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800518e:	b580      	push	{r7, lr}
 8005190:	b082      	sub	sp, #8
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800519c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051a4:	d118      	bne.n	80051d8 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2204      	movs	r2, #4
 80051aa:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	f043 0201 	orr.w	r2, r3, #1
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80051c0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80051d0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f843 	bl	800525e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051e6:	d118      	bne.n	800521a <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2204      	movs	r2, #4
 80051ec:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	f043 0202 	orr.w	r2, r3, #2
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005202:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005212:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f000 f8cd 	bl	80053b4 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 800521a:	bf00      	nop
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8005222:	b480      	push	{r7}
 8005224:	b083      	sub	sp, #12
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8005272:	b480      	push	{r7}
 8005274:	b087      	sub	sp, #28
 8005276:	af00      	add	r7, sp, #0
 8005278:	60f8      	str	r0, [r7, #12]
 800527a:	60b9      	str	r1, [r7, #8]
 800527c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800527e:	2300      	movs	r3, #0
 8005280:	617b      	str	r3, [r7, #20]
 8005282:	2300      	movs	r3, #0
 8005284:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	795b      	ldrb	r3, [r3, #5]
 800528a:	2b01      	cmp	r3, #1
 800528c:	d101      	bne.n	8005292 <HAL_DAC_ConfigChannel+0x20>
 800528e:	2302      	movs	r3, #2
 8005290:	e036      	b.n	8005300 <HAL_DAC_ConfigChannel+0x8e>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2201      	movs	r2, #1
 8005296:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2202      	movs	r2, #2
 800529c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80052a6:	f640 72fe 	movw	r2, #4094	; 0xffe
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	fa02 f303 	lsl.w	r3, r2, r3
 80052b0:	43db      	mvns	r3, r3
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	4013      	ands	r3, r2
 80052b6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6819      	ldr	r1, [r3, #0]
 80052e0:	22c0      	movs	r2, #192	; 0xc0
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	fa02 f303 	lsl.w	r3, r2, r3
 80052e8:	43da      	mvns	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	400a      	ands	r2, r1
 80052f0:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2201      	movs	r2, #1
 80052f6:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005318:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f7ff ff81 	bl	8005222 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2201      	movs	r2, #1
 8005324:	711a      	strb	r2, [r3, #4]
}
 8005326:	bf00      	nop
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b084      	sub	sp, #16
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800533a:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f7ff ff7a 	bl	8005236 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005342:	bf00      	nop
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b084      	sub	sp, #16
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005356:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	f043 0204 	orr.w	r2, r3, #4
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f7ff ff70 	bl	800524a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2201      	movs	r2, #1
 800536e:	711a      	strb	r2, [r3, #4]
}
 8005370:	bf00      	nop
 8005372:	3710      	adds	r7, #16
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80053bc:	bf00      	nop
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d4:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f7ff ffce 	bl	8005378 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2201      	movs	r2, #1
 80053e0:	711a      	strb	r2, [r3, #4]
}
 80053e2:	bf00      	nop
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b084      	sub	sp, #16
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f6:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f7ff ffc7 	bl	800538c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80053fe:	bf00      	nop
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}

08005406 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8005406:	b580      	push	{r7, lr}
 8005408:	b084      	sub	sp, #16
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005412:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	f043 0204 	orr.w	r2, r3, #4
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f7ff ffbd 	bl	80053a0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2201      	movs	r2, #1
 800542a:	711a      	strb	r2, [r3, #4]
}
 800542c:	bf00      	nop
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800543c:	2300      	movs	r3, #0
 800543e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005440:	f003 fe0c 	bl	800905c <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d101      	bne.n	8005450 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e099      	b.n	8005584 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 0201 	bic.w	r2, r2, #1
 800546e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005470:	e00f      	b.n	8005492 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005472:	f003 fdf3 	bl	800905c <HAL_GetTick>
 8005476:	4602      	mov	r2, r0
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	1ad3      	subs	r3, r2, r3
 800547c:	2b05      	cmp	r3, #5
 800547e:	d908      	bls.n	8005492 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2220      	movs	r2, #32
 8005484:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2203      	movs	r2, #3
 800548a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e078      	b.n	8005584 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1e8      	bne.n	8005472 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	4b38      	ldr	r3, [pc, #224]	; (800558c <HAL_DMA_Init+0x158>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	699b      	ldr	r3, [r3, #24]
 80054d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	2b04      	cmp	r3, #4
 80054ea:	d107      	bne.n	80054fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f4:	4313      	orrs	r3, r2
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	f023 0307 	bic.w	r3, r3, #7
 8005512:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005518:	697a      	ldr	r2, [r7, #20]
 800551a:	4313      	orrs	r3, r2
 800551c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005522:	2b04      	cmp	r3, #4
 8005524:	d117      	bne.n	8005556 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	4313      	orrs	r3, r2
 800552e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00e      	beq.n	8005556 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 fb01 	bl	8005b40 <DMA_CheckFifoParam>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d008      	beq.n	8005556 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2240      	movs	r2, #64	; 0x40
 8005548:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005552:	2301      	movs	r3, #1
 8005554:	e016      	b.n	8005584 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	697a      	ldr	r2, [r7, #20]
 800555c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 fab8 	bl	8005ad4 <DMA_CalcBaseAndBitshift>
 8005564:	4603      	mov	r3, r0
 8005566:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800556c:	223f      	movs	r2, #63	; 0x3f
 800556e:	409a      	lsls	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3718      	adds	r7, #24
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	f010803f 	.word	0xf010803f

08005590 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
 800559c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800559e:	2300      	movs	r3, #0
 80055a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d101      	bne.n	80055b6 <HAL_DMA_Start_IT+0x26>
 80055b2:	2302      	movs	r3, #2
 80055b4:	e040      	b.n	8005638 <HAL_DMA_Start_IT+0xa8>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d12f      	bne.n	800562a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2202      	movs	r2, #2
 80055ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	68b9      	ldr	r1, [r7, #8]
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 fa4a 	bl	8005a78 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055e8:	223f      	movs	r2, #63	; 0x3f
 80055ea:	409a      	lsls	r2, r3
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0216 	orr.w	r2, r2, #22
 80055fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005604:	2b00      	cmp	r3, #0
 8005606:	d007      	beq.n	8005618 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f042 0208 	orr.w	r2, r2, #8
 8005616:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0201 	orr.w	r2, r2, #1
 8005626:	601a      	str	r2, [r3, #0]
 8005628:	e005      	b.n	8005636 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005632:	2302      	movs	r3, #2
 8005634:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005636:	7dfb      	ldrb	r3, [r7, #23]
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800564c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800564e:	f003 fd05 	bl	800905c <HAL_GetTick>
 8005652:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800565a:	b2db      	uxtb	r3, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d008      	beq.n	8005672 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2280      	movs	r2, #128	; 0x80
 8005664:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e052      	b.n	8005718 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f022 0216 	bic.w	r2, r2, #22
 8005680:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	695a      	ldr	r2, [r3, #20]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005690:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005696:	2b00      	cmp	r3, #0
 8005698:	d103      	bne.n	80056a2 <HAL_DMA_Abort+0x62>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d007      	beq.n	80056b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f022 0208 	bic.w	r2, r2, #8
 80056b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 0201 	bic.w	r2, r2, #1
 80056c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056c2:	e013      	b.n	80056ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056c4:	f003 fcca 	bl	800905c <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b05      	cmp	r3, #5
 80056d0:	d90c      	bls.n	80056ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2220      	movs	r2, #32
 80056d6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2203      	movs	r2, #3
 80056e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e015      	b.n	8005718 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1e4      	bne.n	80056c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056fe:	223f      	movs	r2, #63	; 0x3f
 8005700:	409a      	lsls	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b02      	cmp	r3, #2
 8005732:	d004      	beq.n	800573e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2280      	movs	r2, #128	; 0x80
 8005738:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e00c      	b.n	8005758 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2205      	movs	r2, #5
 8005742:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f022 0201 	bic.w	r2, r2, #1
 8005754:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005756:	2300      	movs	r3, #0
}
 8005758:	4618      	mov	r0, r3
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800576c:	2300      	movs	r3, #0
 800576e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005770:	4b92      	ldr	r3, [pc, #584]	; (80059bc <HAL_DMA_IRQHandler+0x258>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a92      	ldr	r2, [pc, #584]	; (80059c0 <HAL_DMA_IRQHandler+0x25c>)
 8005776:	fba2 2303 	umull	r2, r3, r2, r3
 800577a:	0a9b      	lsrs	r3, r3, #10
 800577c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005782:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800578e:	2208      	movs	r2, #8
 8005790:	409a      	lsls	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	4013      	ands	r3, r2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d01a      	beq.n	80057d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d013      	beq.n	80057d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 0204 	bic.w	r2, r2, #4
 80057b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057bc:	2208      	movs	r2, #8
 80057be:	409a      	lsls	r2, r3
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c8:	f043 0201 	orr.w	r2, r3, #1
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057d4:	2201      	movs	r2, #1
 80057d6:	409a      	lsls	r2, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4013      	ands	r3, r2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d012      	beq.n	8005806 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00b      	beq.n	8005806 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057f2:	2201      	movs	r2, #1
 80057f4:	409a      	lsls	r2, r3
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057fe:	f043 0202 	orr.w	r2, r3, #2
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800580a:	2204      	movs	r2, #4
 800580c:	409a      	lsls	r2, r3
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	4013      	ands	r3, r2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d012      	beq.n	800583c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0302 	and.w	r3, r3, #2
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00b      	beq.n	800583c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005828:	2204      	movs	r2, #4
 800582a:	409a      	lsls	r2, r3
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005834:	f043 0204 	orr.w	r2, r3, #4
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005840:	2210      	movs	r2, #16
 8005842:	409a      	lsls	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	4013      	ands	r3, r2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d043      	beq.n	80058d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0308 	and.w	r3, r3, #8
 8005856:	2b00      	cmp	r3, #0
 8005858:	d03c      	beq.n	80058d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800585e:	2210      	movs	r2, #16
 8005860:	409a      	lsls	r2, r3
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005870:	2b00      	cmp	r3, #0
 8005872:	d018      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d108      	bne.n	8005894 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005886:	2b00      	cmp	r3, #0
 8005888:	d024      	beq.n	80058d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	4798      	blx	r3
 8005892:	e01f      	b.n	80058d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005898:	2b00      	cmp	r3, #0
 800589a:	d01b      	beq.n	80058d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	4798      	blx	r3
 80058a4:	e016      	b.n	80058d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d107      	bne.n	80058c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0208 	bic.w	r2, r2, #8
 80058c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d003      	beq.n	80058d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058d8:	2220      	movs	r2, #32
 80058da:	409a      	lsls	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	4013      	ands	r3, r2
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 808e 	beq.w	8005a02 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0310 	and.w	r3, r3, #16
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 8086 	beq.w	8005a02 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058fa:	2220      	movs	r2, #32
 80058fc:	409a      	lsls	r2, r3
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b05      	cmp	r3, #5
 800590c:	d136      	bne.n	800597c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0216 	bic.w	r2, r2, #22
 800591c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695a      	ldr	r2, [r3, #20]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800592c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005932:	2b00      	cmp	r3, #0
 8005934:	d103      	bne.n	800593e <HAL_DMA_IRQHandler+0x1da>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800593a:	2b00      	cmp	r3, #0
 800593c:	d007      	beq.n	800594e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f022 0208 	bic.w	r2, r2, #8
 800594c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005952:	223f      	movs	r2, #63	; 0x3f
 8005954:	409a      	lsls	r2, r3
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800596e:	2b00      	cmp	r3, #0
 8005970:	d07d      	beq.n	8005a6e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	4798      	blx	r3
        }
        return;
 800597a:	e078      	b.n	8005a6e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d01c      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d108      	bne.n	80059aa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800599c:	2b00      	cmp	r3, #0
 800599e:	d030      	beq.n	8005a02 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4798      	blx	r3
 80059a8:	e02b      	b.n	8005a02 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d027      	beq.n	8005a02 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	4798      	blx	r3
 80059ba:	e022      	b.n	8005a02 <HAL_DMA_IRQHandler+0x29e>
 80059bc:	2000000c 	.word	0x2000000c
 80059c0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10f      	bne.n	80059f2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f022 0210 	bic.w	r2, r2, #16
 80059e0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d032      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d022      	beq.n	8005a5c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2205      	movs	r2, #5
 8005a1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 0201 	bic.w	r2, r2, #1
 8005a2c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	3301      	adds	r3, #1
 8005a32:	60bb      	str	r3, [r7, #8]
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d307      	bcc.n	8005a4a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1f2      	bne.n	8005a2e <HAL_DMA_IRQHandler+0x2ca>
 8005a48:	e000      	b.n	8005a4c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005a4a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d005      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	4798      	blx	r3
 8005a6c:	e000      	b.n	8005a70 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005a6e:	bf00      	nop
    }
  }
}
 8005a70:	3718      	adds	r7, #24
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop

08005a78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
 8005a84:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a94:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	683a      	ldr	r2, [r7, #0]
 8005a9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	2b40      	cmp	r3, #64	; 0x40
 8005aa4:	d108      	bne.n	8005ab8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005ab6:	e007      	b.n	8005ac8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68ba      	ldr	r2, [r7, #8]
 8005abe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	60da      	str	r2, [r3, #12]
}
 8005ac8:	bf00      	nop
 8005aca:	3714      	adds	r7, #20
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	3b10      	subs	r3, #16
 8005ae4:	4a14      	ldr	r2, [pc, #80]	; (8005b38 <DMA_CalcBaseAndBitshift+0x64>)
 8005ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aea:	091b      	lsrs	r3, r3, #4
 8005aec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005aee:	4a13      	ldr	r2, [pc, #76]	; (8005b3c <DMA_CalcBaseAndBitshift+0x68>)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	4413      	add	r3, r2
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	461a      	mov	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2b03      	cmp	r3, #3
 8005b00:	d909      	bls.n	8005b16 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b0a:	f023 0303 	bic.w	r3, r3, #3
 8005b0e:	1d1a      	adds	r2, r3, #4
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	659a      	str	r2, [r3, #88]	; 0x58
 8005b14:	e007      	b.n	8005b26 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b1e:	f023 0303 	bic.w	r3, r3, #3
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3714      	adds	r7, #20
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	aaaaaaab 	.word	0xaaaaaaab
 8005b3c:	08010020 	.word	0x08010020

08005b40 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b50:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d11f      	bne.n	8005b9a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	2b03      	cmp	r3, #3
 8005b5e:	d855      	bhi.n	8005c0c <DMA_CheckFifoParam+0xcc>
 8005b60:	a201      	add	r2, pc, #4	; (adr r2, 8005b68 <DMA_CheckFifoParam+0x28>)
 8005b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b66:	bf00      	nop
 8005b68:	08005b79 	.word	0x08005b79
 8005b6c:	08005b8b 	.word	0x08005b8b
 8005b70:	08005b79 	.word	0x08005b79
 8005b74:	08005c0d 	.word	0x08005c0d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d045      	beq.n	8005c10 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b88:	e042      	b.n	8005c10 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b8e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005b92:	d13f      	bne.n	8005c14 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b98:	e03c      	b.n	8005c14 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ba2:	d121      	bne.n	8005be8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2b03      	cmp	r3, #3
 8005ba8:	d836      	bhi.n	8005c18 <DMA_CheckFifoParam+0xd8>
 8005baa:	a201      	add	r2, pc, #4	; (adr r2, 8005bb0 <DMA_CheckFifoParam+0x70>)
 8005bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb0:	08005bc1 	.word	0x08005bc1
 8005bb4:	08005bc7 	.word	0x08005bc7
 8005bb8:	08005bc1 	.word	0x08005bc1
 8005bbc:	08005bd9 	.word	0x08005bd9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	73fb      	strb	r3, [r7, #15]
      break;
 8005bc4:	e02f      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d024      	beq.n	8005c1c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bd6:	e021      	b.n	8005c1c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bdc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005be0:	d11e      	bne.n	8005c20 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005be6:	e01b      	b.n	8005c20 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	d902      	bls.n	8005bf4 <DMA_CheckFifoParam+0xb4>
 8005bee:	2b03      	cmp	r3, #3
 8005bf0:	d003      	beq.n	8005bfa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005bf2:	e018      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8005bf8:	e015      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00e      	beq.n	8005c24 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	73fb      	strb	r3, [r7, #15]
      break;
 8005c0a:	e00b      	b.n	8005c24 <DMA_CheckFifoParam+0xe4>
      break;
 8005c0c:	bf00      	nop
 8005c0e:	e00a      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
      break;
 8005c10:	bf00      	nop
 8005c12:	e008      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
      break;
 8005c14:	bf00      	nop
 8005c16:	e006      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
      break;
 8005c18:	bf00      	nop
 8005c1a:	e004      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
      break;
 8005c1c:	bf00      	nop
 8005c1e:	e002      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
      break;   
 8005c20:	bf00      	nop
 8005c22:	e000      	b.n	8005c26 <DMA_CheckFifoParam+0xe6>
      break;
 8005c24:	bf00      	nop
    }
  } 
  
  return status; 
 8005c26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e03b      	b.n	8005cbe <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d106      	bne.n	8005c60 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7fc fd1e 	bl	800269c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685a      	ldr	r2, [r3, #4]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	430a      	orrs	r2, r1
 8005c7c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c84:	f023 0107 	bic.w	r1, r3, #7
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689a      	ldr	r2, [r3, #8]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	430a      	orrs	r2, r1
 8005c92:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005c9e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	68d1      	ldr	r1, [r2, #12]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	6812      	ldr	r2, [r2, #0]
 8005caa:	430b      	orrs	r3, r1
 8005cac:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b086      	sub	sp, #24
 8005cca:	af02      	add	r7, sp, #8
 8005ccc:	60f8      	str	r0, [r7, #12]
 8005cce:	60b9      	str	r1, [r7, #8]
 8005cd0:	607a      	str	r2, [r7, #4]
 8005cd2:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d101      	bne.n	8005ce2 <HAL_DMA2D_Start+0x1c>
 8005cde:	2302      	movs	r3, #2
 8005ce0:	e018      	b.n	8005d14 <HAL_DMA2D_Start+0x4e>
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2202      	movs	r2, #2
 8005cee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	9300      	str	r3, [sp, #0]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	68b9      	ldr	r1, [r7, #8]
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 f989 	bl	8006014 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f042 0201 	orr.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3710      	adds	r7, #16
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8005d26:	2300      	movs	r3, #0
 8005d28:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0301 	and.w	r3, r3, #1
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d056      	beq.n	8005de6 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8005d38:	f003 f990 	bl	800905c <HAL_GetTick>
 8005d3c:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005d3e:	e04b      	b.n	8005dd8 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d023      	beq.n	8005d9a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f003 0320 	and.w	r3, r3, #32
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d005      	beq.n	8005d68 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d60:	f043 0202 	orr.w	r2, r3, #2
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f003 0301 	and.w	r3, r3, #1
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d005      	beq.n	8005d7e <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d76:	f043 0201 	orr.w	r2, r3, #1
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2221      	movs	r2, #33	; 0x21
 8005d84:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2204      	movs	r2, #4
 8005d8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e0a5      	b.n	8005ee6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005da0:	d01a      	beq.n	8005dd8 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005da2:	f003 f95b 	bl	800905c <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d302      	bcc.n	8005db8 <HAL_DMA2D_PollForTransfer+0x9c>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d10f      	bne.n	8005dd8 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dbc:	f043 0220 	orr.w	r2, r3, #32
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2203      	movs	r2, #3
 8005dc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e086      	b.n	8005ee6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d0ac      	beq.n	8005d40 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	69db      	ldr	r3, [r3, #28]
 8005dec:	f003 0320 	and.w	r3, r3, #32
 8005df0:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df8:	f003 0320 	and.w	r3, r3, #32
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d061      	beq.n	8005ecc <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e08:	f003 f928 	bl	800905c <HAL_GetTick>
 8005e0c:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005e0e:	e056      	b.n	8005ebe <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d02e      	beq.n	8005e80 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f003 0308 	and.w	r3, r3, #8
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d005      	beq.n	8005e38 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e30:	f043 0204 	orr.w	r2, r3, #4
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f003 0320 	and.w	r3, r3, #32
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d005      	beq.n	8005e4e <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e46:	f043 0202 	orr.w	r2, r3, #2
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d005      	beq.n	8005e64 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e5c:	f043 0201 	orr.w	r2, r3, #1
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2229      	movs	r2, #41	; 0x29
 8005e6a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2204      	movs	r2, #4
 8005e70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e032      	b.n	8005ee6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e86:	d01a      	beq.n	8005ebe <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005e88:	f003 f8e8 	bl	800905c <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	683a      	ldr	r2, [r7, #0]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d302      	bcc.n	8005e9e <HAL_DMA2D_PollForTransfer+0x182>
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d10f      	bne.n	8005ebe <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea2:	f043 0220 	orr.w	r2, r3, #32
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2203      	movs	r2, #3
 8005eae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e013      	b.n	8005ee6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f003 0310 	and.w	r3, r3, #16
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d0a1      	beq.n	8005e10 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2212      	movs	r2, #18
 8005ed2:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3718      	adds	r7, #24
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
	...

08005ef0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d101      	bne.n	8005f10 <HAL_DMA2D_ConfigLayer+0x20>
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	e079      	b.n	8006004 <HAL_DMA2D_ConfigLayer+0x114>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	011b      	lsls	r3, r3, #4
 8005f24:	3318      	adds	r3, #24
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	4413      	add	r3, r2
 8005f2a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	041b      	lsls	r3, r3, #16
 8005f36:	4313      	orrs	r3, r2
 8005f38:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005f3a:	4b35      	ldr	r3, [pc, #212]	; (8006010 <HAL_DMA2D_ConfigLayer+0x120>)
 8005f3c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	2b0a      	cmp	r3, #10
 8005f44:	d003      	beq.n	8005f4e <HAL_DMA2D_ConfigLayer+0x5e>
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2b09      	cmp	r3, #9
 8005f4c:	d107      	bne.n	8005f5e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	617b      	str	r3, [r7, #20]
 8005f5c:	e005      	b.n	8005f6a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	061b      	lsls	r3, r3, #24
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d120      	bne.n	8005fb2 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	43db      	mvns	r3, r3
 8005f7a:	ea02 0103 	and.w	r1, r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	6812      	ldr	r2, [r2, #0]
 8005f90:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	2b0a      	cmp	r3, #10
 8005f98:	d003      	beq.n	8005fa2 <HAL_DMA2D_ConfigLayer+0xb2>
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	2b09      	cmp	r3, #9
 8005fa0:	d127      	bne.n	8005ff2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	68da      	ldr	r2, [r3, #12]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005fae:	629a      	str	r2, [r3, #40]	; 0x28
 8005fb0:	e01f      	b.n	8005ff2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	69da      	ldr	r2, [r3, #28]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	43db      	mvns	r3, r3
 8005fbc:	ea02 0103 	and.w	r1, r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	697a      	ldr	r2, [r7, #20]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	6812      	ldr	r2, [r2, #0]
 8005fd2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	2b0a      	cmp	r3, #10
 8005fda:	d003      	beq.n	8005fe4 <HAL_DMA2D_ConfigLayer+0xf4>
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	2b09      	cmp	r3, #9
 8005fe2:	d106      	bne.n	8005ff2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	68da      	ldr	r2, [r3, #12]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005ff0:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	371c      	adds	r7, #28
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	ff03000f 	.word	0xff03000f

08006014 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8006014:	b480      	push	{r7}
 8006016:	b08b      	sub	sp, #44	; 0x2c
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
 8006020:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006028:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	041a      	lsls	r2, r3, #16
 8006030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006032:	431a      	orrs	r2, r3
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	430a      	orrs	r2, r1
 800603a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800604c:	d174      	bne.n	8006138 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006054:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800605c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006064:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	b2db      	uxtb	r3, r3
 800606a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d108      	bne.n	8006086 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8006074:	69ba      	ldr	r2, [r7, #24]
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	431a      	orrs	r2, r3
 800607a:	6a3b      	ldr	r3, [r7, #32]
 800607c:	4313      	orrs	r3, r2
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	4313      	orrs	r3, r2
 8006082:	627b      	str	r3, [r7, #36]	; 0x24
 8006084:	e053      	b.n	800612e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d106      	bne.n	800609c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800608e:	69ba      	ldr	r2, [r7, #24]
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	4313      	orrs	r3, r2
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	627b      	str	r3, [r7, #36]	; 0x24
 800609a:	e048      	b.n	800612e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d111      	bne.n	80060c8 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	0cdb      	lsrs	r3, r3, #19
 80060a8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	0a9b      	lsrs	r3, r3, #10
 80060ae:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	08db      	lsrs	r3, r3, #3
 80060b4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	015a      	lsls	r2, r3, #5
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	02db      	lsls	r3, r3, #11
 80060be:	4313      	orrs	r3, r2
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	627b      	str	r3, [r7, #36]	; 0x24
 80060c6:	e032      	b.n	800612e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	2b03      	cmp	r3, #3
 80060ce:	d117      	bne.n	8006100 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80060d0:	6a3b      	ldr	r3, [r7, #32]
 80060d2:	0fdb      	lsrs	r3, r3, #31
 80060d4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	0cdb      	lsrs	r3, r3, #19
 80060da:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	0adb      	lsrs	r3, r3, #11
 80060e0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	08db      	lsrs	r3, r3, #3
 80060e6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	015a      	lsls	r2, r3, #5
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	029b      	lsls	r3, r3, #10
 80060f0:	431a      	orrs	r2, r3
 80060f2:	6a3b      	ldr	r3, [r7, #32]
 80060f4:	03db      	lsls	r3, r3, #15
 80060f6:	4313      	orrs	r3, r2
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	627b      	str	r3, [r7, #36]	; 0x24
 80060fe:	e016      	b.n	800612e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8006100:	6a3b      	ldr	r3, [r7, #32]
 8006102:	0f1b      	lsrs	r3, r3, #28
 8006104:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	0d1b      	lsrs	r3, r3, #20
 800610a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	0b1b      	lsrs	r3, r3, #12
 8006110:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	091b      	lsrs	r3, r3, #4
 8006116:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	011a      	lsls	r2, r3, #4
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	021b      	lsls	r3, r3, #8
 8006120:	431a      	orrs	r2, r3
 8006122:	6a3b      	ldr	r3, [r7, #32]
 8006124:	031b      	lsls	r3, r3, #12
 8006126:	4313      	orrs	r3, r2
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006134:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8006136:	e003      	b.n	8006140 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	60da      	str	r2, [r3, #12]
}
 8006140:	bf00      	nop
 8006142:	372c      	adds	r7, #44	; 0x2c
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800614c:	b480      	push	{r7}
 800614e:	b089      	sub	sp, #36	; 0x24
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006156:	2300      	movs	r3, #0
 8006158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800615a:	2300      	movs	r3, #0
 800615c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800615e:	2300      	movs	r3, #0
 8006160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006162:	2300      	movs	r3, #0
 8006164:	61fb      	str	r3, [r7, #28]
 8006166:	e177      	b.n	8006458 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006168:	2201      	movs	r2, #1
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	fa02 f303 	lsl.w	r3, r2, r3
 8006170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4013      	ands	r3, r2
 800617a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	429a      	cmp	r2, r3
 8006182:	f040 8166 	bne.w	8006452 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d00b      	beq.n	80061a6 <HAL_GPIO_Init+0x5a>
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	2b02      	cmp	r3, #2
 8006194:	d007      	beq.n	80061a6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800619a:	2b11      	cmp	r3, #17
 800619c:	d003      	beq.n	80061a6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	2b12      	cmp	r3, #18
 80061a4:	d130      	bne.n	8006208 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	005b      	lsls	r3, r3, #1
 80061b0:	2203      	movs	r2, #3
 80061b2:	fa02 f303 	lsl.w	r3, r2, r3
 80061b6:	43db      	mvns	r3, r3
 80061b8:	69ba      	ldr	r2, [r7, #24]
 80061ba:	4013      	ands	r3, r2
 80061bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	68da      	ldr	r2, [r3, #12]
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	69ba      	ldr	r2, [r7, #24]
 80061d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061dc:	2201      	movs	r2, #1
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	fa02 f303 	lsl.w	r3, r2, r3
 80061e4:	43db      	mvns	r3, r3
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	4013      	ands	r3, r2
 80061ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	091b      	lsrs	r3, r3, #4
 80061f2:	f003 0201 	and.w	r2, r3, #1
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	fa02 f303 	lsl.w	r3, r2, r3
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	4313      	orrs	r3, r2
 8006200:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	005b      	lsls	r3, r3, #1
 8006212:	2203      	movs	r2, #3
 8006214:	fa02 f303 	lsl.w	r3, r2, r3
 8006218:	43db      	mvns	r3, r3
 800621a:	69ba      	ldr	r2, [r7, #24]
 800621c:	4013      	ands	r3, r2
 800621e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	689a      	ldr	r2, [r3, #8]
 8006224:	69fb      	ldr	r3, [r7, #28]
 8006226:	005b      	lsls	r3, r3, #1
 8006228:	fa02 f303 	lsl.w	r3, r2, r3
 800622c:	69ba      	ldr	r2, [r7, #24]
 800622e:	4313      	orrs	r3, r2
 8006230:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	69ba      	ldr	r2, [r7, #24]
 8006236:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	2b02      	cmp	r3, #2
 800623e:	d003      	beq.n	8006248 <HAL_GPIO_Init+0xfc>
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2b12      	cmp	r3, #18
 8006246:	d123      	bne.n	8006290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	08da      	lsrs	r2, r3, #3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	3208      	adds	r2, #8
 8006250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	009b      	lsls	r3, r3, #2
 800625e:	220f      	movs	r2, #15
 8006260:	fa02 f303 	lsl.w	r3, r2, r3
 8006264:	43db      	mvns	r3, r3
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	4013      	ands	r3, r2
 800626a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	691a      	ldr	r2, [r3, #16]
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	fa02 f303 	lsl.w	r3, r2, r3
 800627c:	69ba      	ldr	r2, [r7, #24]
 800627e:	4313      	orrs	r3, r2
 8006280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	08da      	lsrs	r2, r3, #3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	3208      	adds	r2, #8
 800628a:	69b9      	ldr	r1, [r7, #24]
 800628c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	2203      	movs	r2, #3
 800629c:	fa02 f303 	lsl.w	r3, r2, r3
 80062a0:	43db      	mvns	r3, r3
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	4013      	ands	r3, r2
 80062a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	f003 0203 	and.w	r2, r3, #3
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	fa02 f303 	lsl.w	r3, r2, r3
 80062b8:	69ba      	ldr	r2, [r7, #24]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	69ba      	ldr	r2, [r7, #24]
 80062c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 80c0 	beq.w	8006452 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062d2:	2300      	movs	r3, #0
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	4b65      	ldr	r3, [pc, #404]	; (800646c <HAL_GPIO_Init+0x320>)
 80062d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062da:	4a64      	ldr	r2, [pc, #400]	; (800646c <HAL_GPIO_Init+0x320>)
 80062dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062e0:	6453      	str	r3, [r2, #68]	; 0x44
 80062e2:	4b62      	ldr	r3, [pc, #392]	; (800646c <HAL_GPIO_Init+0x320>)
 80062e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062ee:	4a60      	ldr	r2, [pc, #384]	; (8006470 <HAL_GPIO_Init+0x324>)
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	089b      	lsrs	r3, r3, #2
 80062f4:	3302      	adds	r3, #2
 80062f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	f003 0303 	and.w	r3, r3, #3
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	220f      	movs	r2, #15
 8006306:	fa02 f303 	lsl.w	r3, r2, r3
 800630a:	43db      	mvns	r3, r3
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	4013      	ands	r3, r2
 8006310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a57      	ldr	r2, [pc, #348]	; (8006474 <HAL_GPIO_Init+0x328>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d037      	beq.n	800638a <HAL_GPIO_Init+0x23e>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a56      	ldr	r2, [pc, #344]	; (8006478 <HAL_GPIO_Init+0x32c>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d031      	beq.n	8006386 <HAL_GPIO_Init+0x23a>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a55      	ldr	r2, [pc, #340]	; (800647c <HAL_GPIO_Init+0x330>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d02b      	beq.n	8006382 <HAL_GPIO_Init+0x236>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a54      	ldr	r2, [pc, #336]	; (8006480 <HAL_GPIO_Init+0x334>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d025      	beq.n	800637e <HAL_GPIO_Init+0x232>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a53      	ldr	r2, [pc, #332]	; (8006484 <HAL_GPIO_Init+0x338>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d01f      	beq.n	800637a <HAL_GPIO_Init+0x22e>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a52      	ldr	r2, [pc, #328]	; (8006488 <HAL_GPIO_Init+0x33c>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d019      	beq.n	8006376 <HAL_GPIO_Init+0x22a>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a51      	ldr	r2, [pc, #324]	; (800648c <HAL_GPIO_Init+0x340>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d013      	beq.n	8006372 <HAL_GPIO_Init+0x226>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a50      	ldr	r2, [pc, #320]	; (8006490 <HAL_GPIO_Init+0x344>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d00d      	beq.n	800636e <HAL_GPIO_Init+0x222>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a4f      	ldr	r2, [pc, #316]	; (8006494 <HAL_GPIO_Init+0x348>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d007      	beq.n	800636a <HAL_GPIO_Init+0x21e>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a4e      	ldr	r2, [pc, #312]	; (8006498 <HAL_GPIO_Init+0x34c>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d101      	bne.n	8006366 <HAL_GPIO_Init+0x21a>
 8006362:	2309      	movs	r3, #9
 8006364:	e012      	b.n	800638c <HAL_GPIO_Init+0x240>
 8006366:	230a      	movs	r3, #10
 8006368:	e010      	b.n	800638c <HAL_GPIO_Init+0x240>
 800636a:	2308      	movs	r3, #8
 800636c:	e00e      	b.n	800638c <HAL_GPIO_Init+0x240>
 800636e:	2307      	movs	r3, #7
 8006370:	e00c      	b.n	800638c <HAL_GPIO_Init+0x240>
 8006372:	2306      	movs	r3, #6
 8006374:	e00a      	b.n	800638c <HAL_GPIO_Init+0x240>
 8006376:	2305      	movs	r3, #5
 8006378:	e008      	b.n	800638c <HAL_GPIO_Init+0x240>
 800637a:	2304      	movs	r3, #4
 800637c:	e006      	b.n	800638c <HAL_GPIO_Init+0x240>
 800637e:	2303      	movs	r3, #3
 8006380:	e004      	b.n	800638c <HAL_GPIO_Init+0x240>
 8006382:	2302      	movs	r3, #2
 8006384:	e002      	b.n	800638c <HAL_GPIO_Init+0x240>
 8006386:	2301      	movs	r3, #1
 8006388:	e000      	b.n	800638c <HAL_GPIO_Init+0x240>
 800638a:	2300      	movs	r3, #0
 800638c:	69fa      	ldr	r2, [r7, #28]
 800638e:	f002 0203 	and.w	r2, r2, #3
 8006392:	0092      	lsls	r2, r2, #2
 8006394:	4093      	lsls	r3, r2
 8006396:	69ba      	ldr	r2, [r7, #24]
 8006398:	4313      	orrs	r3, r2
 800639a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800639c:	4934      	ldr	r1, [pc, #208]	; (8006470 <HAL_GPIO_Init+0x324>)
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	089b      	lsrs	r3, r3, #2
 80063a2:	3302      	adds	r3, #2
 80063a4:	69ba      	ldr	r2, [r7, #24]
 80063a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063aa:	4b3c      	ldr	r3, [pc, #240]	; (800649c <HAL_GPIO_Init+0x350>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	43db      	mvns	r3, r3
 80063b4:	69ba      	ldr	r2, [r7, #24]
 80063b6:	4013      	ands	r3, r2
 80063b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d003      	beq.n	80063ce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80063c6:	69ba      	ldr	r2, [r7, #24]
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80063ce:	4a33      	ldr	r2, [pc, #204]	; (800649c <HAL_GPIO_Init+0x350>)
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80063d4:	4b31      	ldr	r3, [pc, #196]	; (800649c <HAL_GPIO_Init+0x350>)
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	43db      	mvns	r3, r3
 80063de:	69ba      	ldr	r2, [r7, #24]
 80063e0:	4013      	ands	r3, r2
 80063e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80063f0:	69ba      	ldr	r2, [r7, #24]
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80063f8:	4a28      	ldr	r2, [pc, #160]	; (800649c <HAL_GPIO_Init+0x350>)
 80063fa:	69bb      	ldr	r3, [r7, #24]
 80063fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80063fe:	4b27      	ldr	r3, [pc, #156]	; (800649c <HAL_GPIO_Init+0x350>)
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	43db      	mvns	r3, r3
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	4013      	ands	r3, r2
 800640c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d003      	beq.n	8006422 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	4313      	orrs	r3, r2
 8006420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006422:	4a1e      	ldr	r2, [pc, #120]	; (800649c <HAL_GPIO_Init+0x350>)
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006428:	4b1c      	ldr	r3, [pc, #112]	; (800649c <HAL_GPIO_Init+0x350>)
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	43db      	mvns	r3, r3
 8006432:	69ba      	ldr	r2, [r7, #24]
 8006434:	4013      	ands	r3, r2
 8006436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d003      	beq.n	800644c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	4313      	orrs	r3, r2
 800644a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800644c:	4a13      	ldr	r2, [pc, #76]	; (800649c <HAL_GPIO_Init+0x350>)
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	3301      	adds	r3, #1
 8006456:	61fb      	str	r3, [r7, #28]
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	2b0f      	cmp	r3, #15
 800645c:	f67f ae84 	bls.w	8006168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006460:	bf00      	nop
 8006462:	3724      	adds	r7, #36	; 0x24
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr
 800646c:	40023800 	.word	0x40023800
 8006470:	40013800 	.word	0x40013800
 8006474:	40020000 	.word	0x40020000
 8006478:	40020400 	.word	0x40020400
 800647c:	40020800 	.word	0x40020800
 8006480:	40020c00 	.word	0x40020c00
 8006484:	40021000 	.word	0x40021000
 8006488:	40021400 	.word	0x40021400
 800648c:	40021800 	.word	0x40021800
 8006490:	40021c00 	.word	0x40021c00
 8006494:	40022000 	.word	0x40022000
 8006498:	40022400 	.word	0x40022400
 800649c:	40013c00 	.word	0x40013c00

080064a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	460b      	mov	r3, r1
 80064aa:	807b      	strh	r3, [r7, #2]
 80064ac:	4613      	mov	r3, r2
 80064ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064b0:	787b      	ldrb	r3, [r7, #1]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d003      	beq.n	80064be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064b6:	887a      	ldrh	r2, [r7, #2]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80064bc:	e003      	b.n	80064c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80064be:	887b      	ldrh	r3, [r7, #2]
 80064c0:	041a      	lsls	r2, r3, #16
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	619a      	str	r2, [r3, #24]
}
 80064c6:	bf00      	nop
 80064c8:	370c      	adds	r7, #12
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
	...

080064d4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e0bf      	b.n	8006666 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d106      	bne.n	8006500 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f8ba 	bl	8006674 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2202      	movs	r2, #2
 8006504:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006516:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	6999      	ldr	r1, [r3, #24]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685a      	ldr	r2, [r3, #4]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800652c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	430a      	orrs	r2, r1
 800653a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	6899      	ldr	r1, [r3, #8]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	4b4a      	ldr	r3, [pc, #296]	; (8006670 <HAL_LTDC_Init+0x19c>)
 8006548:	400b      	ands	r3, r1
 800654a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	041b      	lsls	r3, r3, #16
 8006552:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6899      	ldr	r1, [r3, #8]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	699a      	ldr	r2, [r3, #24]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	431a      	orrs	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	430a      	orrs	r2, r1
 8006568:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68d9      	ldr	r1, [r3, #12]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	4b3e      	ldr	r3, [pc, #248]	; (8006670 <HAL_LTDC_Init+0x19c>)
 8006576:	400b      	ands	r3, r1
 8006578:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	041b      	lsls	r3, r3, #16
 8006580:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68d9      	ldr	r1, [r3, #12]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a1a      	ldr	r2, [r3, #32]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	431a      	orrs	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	430a      	orrs	r2, r1
 8006596:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6919      	ldr	r1, [r3, #16]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	4b33      	ldr	r3, [pc, #204]	; (8006670 <HAL_LTDC_Init+0x19c>)
 80065a4:	400b      	ands	r3, r1
 80065a6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ac:	041b      	lsls	r3, r3, #16
 80065ae:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6919      	ldr	r1, [r3, #16]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	431a      	orrs	r2, r3
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	430a      	orrs	r2, r1
 80065c4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	6959      	ldr	r1, [r3, #20]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	4b27      	ldr	r3, [pc, #156]	; (8006670 <HAL_LTDC_Init+0x19c>)
 80065d2:	400b      	ands	r3, r1
 80065d4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065da:	041b      	lsls	r3, r3, #16
 80065dc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	6959      	ldr	r1, [r3, #20]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	431a      	orrs	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80065fa:	021b      	lsls	r3, r3, #8
 80065fc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006604:	041b      	lsls	r3, r3, #16
 8006606:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8006616:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800661e:	68ba      	ldr	r2, [r7, #8]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	4313      	orrs	r3, r2
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800662a:	431a      	orrs	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	430a      	orrs	r2, r1
 8006632:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f042 0206 	orr.w	r2, r2, #6
 8006642:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	699a      	ldr	r2, [r3, #24]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0201 	orr.w	r2, r2, #1
 8006652:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	f000f800 	.word	0xf000f800

08006674 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 800667c:	bf00      	nop
 800667e:	370c      	adds	r7, #12
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr

08006688 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006696:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800669e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f003 0304 	and.w	r3, r3, #4
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d023      	beq.n	80066f2 <HAL_LTDC_IRQHandler+0x6a>
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	f003 0304 	and.w	r3, r3, #4
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d01e      	beq.n	80066f2 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f022 0204 	bic.w	r2, r2, #4
 80066c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2204      	movs	r2, #4
 80066ca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80066d2:	f043 0201 	orr.w	r2, r3, #1
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2204      	movs	r2, #4
 80066e0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f000 f86f 	bl	80067d0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f003 0302 	and.w	r3, r3, #2
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d023      	beq.n	8006744 <HAL_LTDC_IRQHandler+0xbc>
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	f003 0302 	and.w	r3, r3, #2
 8006702:	2b00      	cmp	r3, #0
 8006704:	d01e      	beq.n	8006744 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f022 0202 	bic.w	r2, r2, #2
 8006714:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2202      	movs	r2, #2
 800671c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006724:	f043 0202 	orr.w	r2, r3, #2
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2204      	movs	r2, #4
 8006732:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f846 	bl	80067d0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b00      	cmp	r3, #0
 800674c:	d01b      	beq.n	8006786 <HAL_LTDC_IRQHandler+0xfe>
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b00      	cmp	r3, #0
 8006756:	d016      	beq.n	8006786 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f022 0201 	bic.w	r2, r2, #1
 8006766:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2201      	movs	r2, #1
 800676e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 f82f 	bl	80067e4 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f003 0308 	and.w	r3, r3, #8
 800678c:	2b00      	cmp	r3, #0
 800678e:	d01b      	beq.n	80067c8 <HAL_LTDC_IRQHandler+0x140>
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	f003 0308 	and.w	r3, r3, #8
 8006796:	2b00      	cmp	r3, #0
 8006798:	d016      	beq.n	80067c8 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f022 0208 	bic.w	r2, r2, #8
 80067a8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2208      	movs	r2, #8
 80067b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f818 	bl	80067f8 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80067c8:	bf00      	nop
 80067ca:	3710      	adds	r7, #16
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80067d8:	bf00      	nop
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800680c:	b5b0      	push	{r4, r5, r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800681e:	2b01      	cmp	r3, #1
 8006820:	d101      	bne.n	8006826 <HAL_LTDC_ConfigLayer+0x1a>
 8006822:	2302      	movs	r3, #2
 8006824:	e02c      	b.n	8006880 <HAL_LTDC_ConfigLayer+0x74>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2202      	movs	r2, #2
 8006832:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2134      	movs	r1, #52	; 0x34
 800683c:	fb01 f303 	mul.w	r3, r1, r3
 8006840:	4413      	add	r3, r2
 8006842:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	4614      	mov	r4, r2
 800684a:	461d      	mov	r5, r3
 800684c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800684e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006850:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006852:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006854:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006856:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006858:	682b      	ldr	r3, [r5, #0]
 800685a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	68b9      	ldr	r1, [r7, #8]
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f000 f87f 	bl	8006964 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2201      	movs	r2, #1
 800686c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bdb0      	pop	{r4, r5, r7, pc}

08006888 <HAL_LTDC_SetAlpha>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b086      	sub	sp, #24
 800688c:	af00      	add	r7, sp, #0
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_ALPHA(Alpha));
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800689a:	2b01      	cmp	r3, #1
 800689c:	d101      	bne.n	80068a2 <HAL_LTDC_SetAlpha+0x1a>
 800689e:	2302      	movs	r3, #2
 80068a0:	e024      	b.n	80068ec <HAL_LTDC_SetAlpha+0x64>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2201      	movs	r2, #1
 80068a6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2202      	movs	r2, #2
 80068ae:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2234      	movs	r2, #52	; 0x34
 80068b6:	fb02 f303 	mul.w	r3, r2, r3
 80068ba:	3338      	adds	r3, #56	; 0x38
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	4413      	add	r3, r2
 80068c0:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	68ba      	ldr	r2, [r7, #8]
 80068c6:	615a      	str	r2, [r3, #20]

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	6979      	ldr	r1, [r7, #20]
 80068cc:	68f8      	ldr	r0, [r7, #12]
 80068ce:	f000 f849 	bl	8006964 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2201      	movs	r2, #1
 80068d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3718      	adds	r7, #24
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <HAL_LTDC_ProgramLineEvent>:
  * @param  Line    Line Interrupt Position.
  * @note   User application may resort to HAL_LTDC_LineEventCallback() at line interrupt generation.
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b083      	sub	sp, #12
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LIPOS(Line));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_LTDC_ProgramLineEvent+0x18>
 8006908:	2302      	movs	r3, #2
 800690a:	e023      	b.n	8006954 <HAL_LTDC_ProgramLineEvent+0x60>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2202      	movs	r2, #2
 8006918:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Disable the Line interrupt */
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 0201 	bic.w	r2, r2, #1
 800692a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the Line Interrupt position */
  LTDC->LIPCR = (uint32_t)Line;
 800692c:	4a0c      	ldr	r2, [pc, #48]	; (8006960 <HAL_LTDC_ProgramLineEvent+0x6c>)
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable the Line interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f042 0201 	orr.w	r2, r2, #1
 8006940:	635a      	str	r2, [r3, #52]	; 0x34

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006952:	2300      	movs	r3, #0
}
 8006954:	4618      	mov	r0, r3
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr
 8006960:	40016800 	.word	0x40016800

08006964 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006964:	b480      	push	{r7}
 8006966:	b089      	sub	sp, #36	; 0x24
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	685a      	ldr	r2, [r3, #4]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	0c1b      	lsrs	r3, r3, #16
 800697c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006980:	4413      	add	r3, r2
 8006982:	041b      	lsls	r3, r3, #16
 8006984:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	461a      	mov	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	01db      	lsls	r3, r3, #7
 8006990:	4413      	add	r3, r2
 8006992:	3384      	adds	r3, #132	; 0x84
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	6812      	ldr	r2, [r2, #0]
 800699a:	4611      	mov	r1, r2
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	01d2      	lsls	r2, r2, #7
 80069a0:	440a      	add	r2, r1
 80069a2:	3284      	adds	r2, #132	; 0x84
 80069a4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80069a8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	0c1b      	lsrs	r3, r3, #16
 80069b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069ba:	4413      	add	r3, r2
 80069bc:	1c5a      	adds	r2, r3, #1
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4619      	mov	r1, r3
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	01db      	lsls	r3, r3, #7
 80069c8:	440b      	add	r3, r1
 80069ca:	3384      	adds	r3, #132	; 0x84
 80069cc:	4619      	mov	r1, r3
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	68da      	ldr	r2, [r3, #12]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069e2:	4413      	add	r3, r2
 80069e4:	041b      	lsls	r3, r3, #16
 80069e6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	461a      	mov	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	01db      	lsls	r3, r3, #7
 80069f2:	4413      	add	r3, r2
 80069f4:	3384      	adds	r3, #132	; 0x84
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	6812      	ldr	r2, [r2, #0]
 80069fc:	4611      	mov	r1, r2
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	01d2      	lsls	r2, r2, #7
 8006a02:	440a      	add	r2, r1
 8006a04:	3284      	adds	r2, #132	; 0x84
 8006a06:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006a0a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	689a      	ldr	r2, [r3, #8]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a1a:	4413      	add	r3, r2
 8006a1c:	1c5a      	adds	r2, r3, #1
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4619      	mov	r1, r3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	01db      	lsls	r3, r3, #7
 8006a28:	440b      	add	r3, r1
 8006a2a:	3384      	adds	r3, #132	; 0x84
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	69fb      	ldr	r3, [r7, #28]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	461a      	mov	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	01db      	lsls	r3, r3, #7
 8006a3e:	4413      	add	r3, r2
 8006a40:	3384      	adds	r3, #132	; 0x84
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	68fa      	ldr	r2, [r7, #12]
 8006a46:	6812      	ldr	r2, [r2, #0]
 8006a48:	4611      	mov	r1, r2
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	01d2      	lsls	r2, r2, #7
 8006a4e:	440a      	add	r2, r1
 8006a50:	3284      	adds	r2, #132	; 0x84
 8006a52:	f023 0307 	bic.w	r3, r3, #7
 8006a56:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	01db      	lsls	r3, r3, #7
 8006a62:	4413      	add	r3, r2
 8006a64:	3384      	adds	r3, #132	; 0x84
 8006a66:	461a      	mov	r2, r3
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	691b      	ldr	r3, [r3, #16]
 8006a6c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006a74:	021b      	lsls	r3, r3, #8
 8006a76:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006a7e:	041b      	lsls	r3, r3, #16
 8006a80:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	061b      	lsls	r3, r3, #24
 8006a88:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	461a      	mov	r2, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	01db      	lsls	r3, r3, #7
 8006a94:	4413      	add	r3, r2
 8006a96:	3384      	adds	r3, #132	; 0x84
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	01db      	lsls	r3, r3, #7
 8006aa4:	4413      	add	r3, r2
 8006aa6:	3384      	adds	r3, #132	; 0x84
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	2300      	movs	r3, #0
 8006aac:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	69fb      	ldr	r3, [r7, #28]
 8006ab8:	431a      	orrs	r2, r3
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	431a      	orrs	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	01db      	lsls	r3, r3, #7
 8006ac8:	440b      	add	r3, r1
 8006aca:	3384      	adds	r3, #132	; 0x84
 8006acc:	4619      	mov	r1, r3
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	461a      	mov	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	01db      	lsls	r3, r3, #7
 8006ade:	4413      	add	r3, r2
 8006ae0:	3384      	adds	r3, #132	; 0x84
 8006ae2:	695b      	ldr	r3, [r3, #20]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	6812      	ldr	r2, [r2, #0]
 8006ae8:	4611      	mov	r1, r2
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	01d2      	lsls	r2, r2, #7
 8006aee:	440a      	add	r2, r1
 8006af0:	3284      	adds	r2, #132	; 0x84
 8006af2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006af6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	461a      	mov	r2, r3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	01db      	lsls	r3, r3, #7
 8006b02:	4413      	add	r3, r2
 8006b04:	3384      	adds	r3, #132	; 0x84
 8006b06:	461a      	mov	r2, r3
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	695b      	ldr	r3, [r3, #20]
 8006b0c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	461a      	mov	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	01db      	lsls	r3, r3, #7
 8006b18:	4413      	add	r3, r2
 8006b1a:	3384      	adds	r3, #132	; 0x84
 8006b1c:	69db      	ldr	r3, [r3, #28]
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	6812      	ldr	r2, [r2, #0]
 8006b22:	4611      	mov	r1, r2
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	01d2      	lsls	r2, r2, #7
 8006b28:	440a      	add	r2, r1
 8006b2a:	3284      	adds	r2, #132	; 0x84
 8006b2c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006b30:	f023 0307 	bic.w	r3, r3, #7
 8006b34:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	69da      	ldr	r2, [r3, #28]
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	68f9      	ldr	r1, [r7, #12]
 8006b40:	6809      	ldr	r1, [r1, #0]
 8006b42:	4608      	mov	r0, r1
 8006b44:	6879      	ldr	r1, [r7, #4]
 8006b46:	01c9      	lsls	r1, r1, #7
 8006b48:	4401      	add	r1, r0
 8006b4a:	3184      	adds	r1, #132	; 0x84
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	461a      	mov	r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	01db      	lsls	r3, r3, #7
 8006b5a:	4413      	add	r3, r2
 8006b5c:	3384      	adds	r3, #132	; 0x84
 8006b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	461a      	mov	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	01db      	lsls	r3, r3, #7
 8006b6a:	4413      	add	r3, r2
 8006b6c:	3384      	adds	r3, #132	; 0x84
 8006b6e:	461a      	mov	r2, r3
 8006b70:	2300      	movs	r3, #0
 8006b72:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	01db      	lsls	r3, r3, #7
 8006b7e:	4413      	add	r3, r2
 8006b80:	3384      	adds	r3, #132	; 0x84
 8006b82:	461a      	mov	r2, r3
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b88:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d102      	bne.n	8006b98 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8006b92:	2304      	movs	r3, #4
 8006b94:	61fb      	str	r3, [r7, #28]
 8006b96:	e01b      	b.n	8006bd0 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d102      	bne.n	8006ba6 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	61fb      	str	r3, [r7, #28]
 8006ba4:	e014      	b.n	8006bd0 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	2b04      	cmp	r3, #4
 8006bac:	d00b      	beq.n	8006bc6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d007      	beq.n	8006bc6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006bba:	2b03      	cmp	r3, #3
 8006bbc:	d003      	beq.n	8006bc6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006bc2:	2b07      	cmp	r3, #7
 8006bc4:	d102      	bne.n	8006bcc <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8006bc6:	2302      	movs	r3, #2
 8006bc8:	61fb      	str	r3, [r7, #28]
 8006bca:	e001      	b.n	8006bd0 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	01db      	lsls	r3, r3, #7
 8006bda:	4413      	add	r3, r2
 8006bdc:	3384      	adds	r3, #132	; 0x84
 8006bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	6812      	ldr	r2, [r2, #0]
 8006be4:	4611      	mov	r1, r2
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	01d2      	lsls	r2, r2, #7
 8006bea:	440a      	add	r2, r1
 8006bec:	3284      	adds	r2, #132	; 0x84
 8006bee:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8006bf2:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bf8:	69fa      	ldr	r2, [r7, #28]
 8006bfa:	fb02 f303 	mul.w	r3, r2, r3
 8006bfe:	041a      	lsls	r2, r3, #16
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	6859      	ldr	r1, [r3, #4]
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	1acb      	subs	r3, r1, r3
 8006c0a:	69f9      	ldr	r1, [r7, #28]
 8006c0c:	fb01 f303 	mul.w	r3, r1, r3
 8006c10:	3303      	adds	r3, #3
 8006c12:	68f9      	ldr	r1, [r7, #12]
 8006c14:	6809      	ldr	r1, [r1, #0]
 8006c16:	4608      	mov	r0, r1
 8006c18:	6879      	ldr	r1, [r7, #4]
 8006c1a:	01c9      	lsls	r1, r1, #7
 8006c1c:	4401      	add	r1, r0
 8006c1e:	3184      	adds	r1, #132	; 0x84
 8006c20:	4313      	orrs	r3, r2
 8006c22:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	461a      	mov	r2, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	01db      	lsls	r3, r3, #7
 8006c2e:	4413      	add	r3, r2
 8006c30:	3384      	adds	r3, #132	; 0x84
 8006c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	6812      	ldr	r2, [r2, #0]
 8006c38:	4611      	mov	r1, r2
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	01d2      	lsls	r2, r2, #7
 8006c3e:	440a      	add	r2, r1
 8006c40:	3284      	adds	r2, #132	; 0x84
 8006c42:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006c46:	f023 0307 	bic.w	r3, r3, #7
 8006c4a:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	461a      	mov	r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	01db      	lsls	r3, r3, #7
 8006c56:	4413      	add	r3, r2
 8006c58:	3384      	adds	r3, #132	; 0x84
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c60:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	461a      	mov	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	01db      	lsls	r3, r3, #7
 8006c6c:	4413      	add	r3, r2
 8006c6e:	3384      	adds	r3, #132	; 0x84
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	6812      	ldr	r2, [r2, #0]
 8006c76:	4611      	mov	r1, r2
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	01d2      	lsls	r2, r2, #7
 8006c7c:	440a      	add	r2, r1
 8006c7e:	3284      	adds	r2, #132	; 0x84
 8006c80:	f043 0301 	orr.w	r3, r3, #1
 8006c84:	6013      	str	r3, [r2, #0]
}
 8006c86:	bf00      	nop
 8006c88:	3724      	adds	r7, #36	; 0x24
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
	...

08006c94 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	603b      	str	r3, [r7, #0]
 8006ca2:	4b20      	ldr	r3, [pc, #128]	; (8006d24 <HAL_PWREx_EnableOverDrive+0x90>)
 8006ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca6:	4a1f      	ldr	r2, [pc, #124]	; (8006d24 <HAL_PWREx_EnableOverDrive+0x90>)
 8006ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cac:	6413      	str	r3, [r2, #64]	; 0x40
 8006cae:	4b1d      	ldr	r3, [pc, #116]	; (8006d24 <HAL_PWREx_EnableOverDrive+0x90>)
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cb6:	603b      	str	r3, [r7, #0]
 8006cb8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006cba:	4b1b      	ldr	r3, [pc, #108]	; (8006d28 <HAL_PWREx_EnableOverDrive+0x94>)
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cc0:	f002 f9cc 	bl	800905c <HAL_GetTick>
 8006cc4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006cc6:	e009      	b.n	8006cdc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006cc8:	f002 f9c8 	bl	800905c <HAL_GetTick>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006cd6:	d901      	bls.n	8006cdc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006cd8:	2303      	movs	r3, #3
 8006cda:	e01f      	b.n	8006d1c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006cdc:	4b13      	ldr	r3, [pc, #76]	; (8006d2c <HAL_PWREx_EnableOverDrive+0x98>)
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ce8:	d1ee      	bne.n	8006cc8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006cea:	4b11      	ldr	r3, [pc, #68]	; (8006d30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cec:	2201      	movs	r2, #1
 8006cee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cf0:	f002 f9b4 	bl	800905c <HAL_GetTick>
 8006cf4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006cf6:	e009      	b.n	8006d0c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006cf8:	f002 f9b0 	bl	800905c <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d06:	d901      	bls.n	8006d0c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e007      	b.n	8006d1c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006d0c:	4b07      	ldr	r3, [pc, #28]	; (8006d2c <HAL_PWREx_EnableOverDrive+0x98>)
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d18:	d1ee      	bne.n	8006cf8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	40023800 	.word	0x40023800
 8006d28:	420e0040 	.word	0x420e0040
 8006d2c:	40007000 	.word	0x40007000
 8006d30:	420e0044 	.word	0x420e0044

08006d34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d101      	bne.n	8006d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e25b      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d075      	beq.n	8006e3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d52:	4ba3      	ldr	r3, [pc, #652]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f003 030c 	and.w	r3, r3, #12
 8006d5a:	2b04      	cmp	r3, #4
 8006d5c:	d00c      	beq.n	8006d78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d5e:	4ba0      	ldr	r3, [pc, #640]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d66:	2b08      	cmp	r3, #8
 8006d68:	d112      	bne.n	8006d90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d6a:	4b9d      	ldr	r3, [pc, #628]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d76:	d10b      	bne.n	8006d90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d78:	4b99      	ldr	r3, [pc, #612]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d05b      	beq.n	8006e3c <HAL_RCC_OscConfig+0x108>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d157      	bne.n	8006e3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e236      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d98:	d106      	bne.n	8006da8 <HAL_RCC_OscConfig+0x74>
 8006d9a:	4b91      	ldr	r3, [pc, #580]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a90      	ldr	r2, [pc, #576]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	e01d      	b.n	8006de4 <HAL_RCC_OscConfig+0xb0>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006db0:	d10c      	bne.n	8006dcc <HAL_RCC_OscConfig+0x98>
 8006db2:	4b8b      	ldr	r3, [pc, #556]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a8a      	ldr	r2, [pc, #552]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006dbc:	6013      	str	r3, [r2, #0]
 8006dbe:	4b88      	ldr	r3, [pc, #544]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a87      	ldr	r2, [pc, #540]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dc8:	6013      	str	r3, [r2, #0]
 8006dca:	e00b      	b.n	8006de4 <HAL_RCC_OscConfig+0xb0>
 8006dcc:	4b84      	ldr	r3, [pc, #528]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a83      	ldr	r2, [pc, #524]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dd6:	6013      	str	r3, [r2, #0]
 8006dd8:	4b81      	ldr	r3, [pc, #516]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a80      	ldr	r2, [pc, #512]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d013      	beq.n	8006e14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dec:	f002 f936 	bl	800905c <HAL_GetTick>
 8006df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006df2:	e008      	b.n	8006e06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006df4:	f002 f932 	bl	800905c <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	2b64      	cmp	r3, #100	; 0x64
 8006e00:	d901      	bls.n	8006e06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e1fb      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e06:	4b76      	ldr	r3, [pc, #472]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d0f0      	beq.n	8006df4 <HAL_RCC_OscConfig+0xc0>
 8006e12:	e014      	b.n	8006e3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e14:	f002 f922 	bl	800905c <HAL_GetTick>
 8006e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e1a:	e008      	b.n	8006e2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e1c:	f002 f91e 	bl	800905c <HAL_GetTick>
 8006e20:	4602      	mov	r2, r0
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	2b64      	cmp	r3, #100	; 0x64
 8006e28:	d901      	bls.n	8006e2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e1e7      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e2e:	4b6c      	ldr	r3, [pc, #432]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d1f0      	bne.n	8006e1c <HAL_RCC_OscConfig+0xe8>
 8006e3a:	e000      	b.n	8006e3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d063      	beq.n	8006f12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e4a:	4b65      	ldr	r3, [pc, #404]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	f003 030c 	and.w	r3, r3, #12
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00b      	beq.n	8006e6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e56:	4b62      	ldr	r3, [pc, #392]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e5e:	2b08      	cmp	r3, #8
 8006e60:	d11c      	bne.n	8006e9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e62:	4b5f      	ldr	r3, [pc, #380]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d116      	bne.n	8006e9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e6e:	4b5c      	ldr	r3, [pc, #368]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d005      	beq.n	8006e86 <HAL_RCC_OscConfig+0x152>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d001      	beq.n	8006e86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e1bb      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e86:	4b56      	ldr	r3, [pc, #344]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	00db      	lsls	r3, r3, #3
 8006e94:	4952      	ldr	r1, [pc, #328]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006e96:	4313      	orrs	r3, r2
 8006e98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e9a:	e03a      	b.n	8006f12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d020      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ea4:	4b4f      	ldr	r3, [pc, #316]	; (8006fe4 <HAL_RCC_OscConfig+0x2b0>)
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eaa:	f002 f8d7 	bl	800905c <HAL_GetTick>
 8006eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eb0:	e008      	b.n	8006ec4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006eb2:	f002 f8d3 	bl	800905c <HAL_GetTick>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	1ad3      	subs	r3, r2, r3
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	d901      	bls.n	8006ec4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e19c      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ec4:	4b46      	ldr	r3, [pc, #280]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 0302 	and.w	r3, r3, #2
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0f0      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ed0:	4b43      	ldr	r3, [pc, #268]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	00db      	lsls	r3, r3, #3
 8006ede:	4940      	ldr	r1, [pc, #256]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	600b      	str	r3, [r1, #0]
 8006ee4:	e015      	b.n	8006f12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ee6:	4b3f      	ldr	r3, [pc, #252]	; (8006fe4 <HAL_RCC_OscConfig+0x2b0>)
 8006ee8:	2200      	movs	r2, #0
 8006eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eec:	f002 f8b6 	bl	800905c <HAL_GetTick>
 8006ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ef2:	e008      	b.n	8006f06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ef4:	f002 f8b2 	bl	800905c <HAL_GetTick>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d901      	bls.n	8006f06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e17b      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f06:	4b36      	ldr	r3, [pc, #216]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0302 	and.w	r3, r3, #2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1f0      	bne.n	8006ef4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 0308 	and.w	r3, r3, #8
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d030      	beq.n	8006f80 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	695b      	ldr	r3, [r3, #20]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d016      	beq.n	8006f54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f26:	4b30      	ldr	r3, [pc, #192]	; (8006fe8 <HAL_RCC_OscConfig+0x2b4>)
 8006f28:	2201      	movs	r2, #1
 8006f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f2c:	f002 f896 	bl	800905c <HAL_GetTick>
 8006f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f32:	e008      	b.n	8006f46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f34:	f002 f892 	bl	800905c <HAL_GetTick>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	1ad3      	subs	r3, r2, r3
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	d901      	bls.n	8006f46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	e15b      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f46:	4b26      	ldr	r3, [pc, #152]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006f48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f4a:	f003 0302 	and.w	r3, r3, #2
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d0f0      	beq.n	8006f34 <HAL_RCC_OscConfig+0x200>
 8006f52:	e015      	b.n	8006f80 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f54:	4b24      	ldr	r3, [pc, #144]	; (8006fe8 <HAL_RCC_OscConfig+0x2b4>)
 8006f56:	2200      	movs	r2, #0
 8006f58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f5a:	f002 f87f 	bl	800905c <HAL_GetTick>
 8006f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f60:	e008      	b.n	8006f74 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f62:	f002 f87b 	bl	800905c <HAL_GetTick>
 8006f66:	4602      	mov	r2, r0
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	1ad3      	subs	r3, r2, r3
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	d901      	bls.n	8006f74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006f70:	2303      	movs	r3, #3
 8006f72:	e144      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f74:	4b1a      	ldr	r3, [pc, #104]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006f76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f78:	f003 0302 	and.w	r3, r3, #2
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d1f0      	bne.n	8006f62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0304 	and.w	r3, r3, #4
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 80a0 	beq.w	80070ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f92:	4b13      	ldr	r3, [pc, #76]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10f      	bne.n	8006fbe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	60bb      	str	r3, [r7, #8]
 8006fa2:	4b0f      	ldr	r3, [pc, #60]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa6:	4a0e      	ldr	r2, [pc, #56]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006fa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fac:	6413      	str	r3, [r2, #64]	; 0x40
 8006fae:	4b0c      	ldr	r3, [pc, #48]	; (8006fe0 <HAL_RCC_OscConfig+0x2ac>)
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fb6:	60bb      	str	r3, [r7, #8]
 8006fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fbe:	4b0b      	ldr	r3, [pc, #44]	; (8006fec <HAL_RCC_OscConfig+0x2b8>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d121      	bne.n	800700e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fca:	4b08      	ldr	r3, [pc, #32]	; (8006fec <HAL_RCC_OscConfig+0x2b8>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a07      	ldr	r2, [pc, #28]	; (8006fec <HAL_RCC_OscConfig+0x2b8>)
 8006fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fd6:	f002 f841 	bl	800905c <HAL_GetTick>
 8006fda:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fdc:	e011      	b.n	8007002 <HAL_RCC_OscConfig+0x2ce>
 8006fde:	bf00      	nop
 8006fe0:	40023800 	.word	0x40023800
 8006fe4:	42470000 	.word	0x42470000
 8006fe8:	42470e80 	.word	0x42470e80
 8006fec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ff0:	f002 f834 	bl	800905c <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d901      	bls.n	8007002 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e0fd      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007002:	4b81      	ldr	r3, [pc, #516]	; (8007208 <HAL_RCC_OscConfig+0x4d4>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800700a:	2b00      	cmp	r3, #0
 800700c:	d0f0      	beq.n	8006ff0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d106      	bne.n	8007024 <HAL_RCC_OscConfig+0x2f0>
 8007016:	4b7d      	ldr	r3, [pc, #500]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 8007018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800701a:	4a7c      	ldr	r2, [pc, #496]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 800701c:	f043 0301 	orr.w	r3, r3, #1
 8007020:	6713      	str	r3, [r2, #112]	; 0x70
 8007022:	e01c      	b.n	800705e <HAL_RCC_OscConfig+0x32a>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	2b05      	cmp	r3, #5
 800702a:	d10c      	bne.n	8007046 <HAL_RCC_OscConfig+0x312>
 800702c:	4b77      	ldr	r3, [pc, #476]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 800702e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007030:	4a76      	ldr	r2, [pc, #472]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 8007032:	f043 0304 	orr.w	r3, r3, #4
 8007036:	6713      	str	r3, [r2, #112]	; 0x70
 8007038:	4b74      	ldr	r3, [pc, #464]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 800703a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800703c:	4a73      	ldr	r2, [pc, #460]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 800703e:	f043 0301 	orr.w	r3, r3, #1
 8007042:	6713      	str	r3, [r2, #112]	; 0x70
 8007044:	e00b      	b.n	800705e <HAL_RCC_OscConfig+0x32a>
 8007046:	4b71      	ldr	r3, [pc, #452]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 8007048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800704a:	4a70      	ldr	r2, [pc, #448]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 800704c:	f023 0301 	bic.w	r3, r3, #1
 8007050:	6713      	str	r3, [r2, #112]	; 0x70
 8007052:	4b6e      	ldr	r3, [pc, #440]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 8007054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007056:	4a6d      	ldr	r2, [pc, #436]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 8007058:	f023 0304 	bic.w	r3, r3, #4
 800705c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d015      	beq.n	8007092 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007066:	f001 fff9 	bl	800905c <HAL_GetTick>
 800706a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800706c:	e00a      	b.n	8007084 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800706e:	f001 fff5 	bl	800905c <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	f241 3288 	movw	r2, #5000	; 0x1388
 800707c:	4293      	cmp	r3, r2
 800707e:	d901      	bls.n	8007084 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	e0bc      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007084:	4b61      	ldr	r3, [pc, #388]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 8007086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007088:	f003 0302 	and.w	r3, r3, #2
 800708c:	2b00      	cmp	r3, #0
 800708e:	d0ee      	beq.n	800706e <HAL_RCC_OscConfig+0x33a>
 8007090:	e014      	b.n	80070bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007092:	f001 ffe3 	bl	800905c <HAL_GetTick>
 8007096:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007098:	e00a      	b.n	80070b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800709a:	f001 ffdf 	bl	800905c <HAL_GetTick>
 800709e:	4602      	mov	r2, r0
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	1ad3      	subs	r3, r2, r3
 80070a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d901      	bls.n	80070b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80070ac:	2303      	movs	r3, #3
 80070ae:	e0a6      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070b0:	4b56      	ldr	r3, [pc, #344]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 80070b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070b4:	f003 0302 	and.w	r3, r3, #2
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d1ee      	bne.n	800709a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80070bc:	7dfb      	ldrb	r3, [r7, #23]
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d105      	bne.n	80070ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070c2:	4b52      	ldr	r3, [pc, #328]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 80070c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c6:	4a51      	ldr	r2, [pc, #324]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 80070c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	699b      	ldr	r3, [r3, #24]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 8092 	beq.w	80071fc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80070d8:	4b4c      	ldr	r3, [pc, #304]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	f003 030c 	and.w	r3, r3, #12
 80070e0:	2b08      	cmp	r3, #8
 80070e2:	d05c      	beq.n	800719e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	699b      	ldr	r3, [r3, #24]
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d141      	bne.n	8007170 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070ec:	4b48      	ldr	r3, [pc, #288]	; (8007210 <HAL_RCC_OscConfig+0x4dc>)
 80070ee:	2200      	movs	r2, #0
 80070f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070f2:	f001 ffb3 	bl	800905c <HAL_GetTick>
 80070f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070f8:	e008      	b.n	800710c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80070fa:	f001 ffaf 	bl	800905c <HAL_GetTick>
 80070fe:	4602      	mov	r2, r0
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	2b02      	cmp	r3, #2
 8007106:	d901      	bls.n	800710c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007108:	2303      	movs	r3, #3
 800710a:	e078      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800710c:	4b3f      	ldr	r3, [pc, #252]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007114:	2b00      	cmp	r3, #0
 8007116:	d1f0      	bne.n	80070fa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	69da      	ldr	r2, [r3, #28]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a1b      	ldr	r3, [r3, #32]
 8007120:	431a      	orrs	r2, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007126:	019b      	lsls	r3, r3, #6
 8007128:	431a      	orrs	r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800712e:	085b      	lsrs	r3, r3, #1
 8007130:	3b01      	subs	r3, #1
 8007132:	041b      	lsls	r3, r3, #16
 8007134:	431a      	orrs	r2, r3
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800713a:	061b      	lsls	r3, r3, #24
 800713c:	4933      	ldr	r1, [pc, #204]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 800713e:	4313      	orrs	r3, r2
 8007140:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007142:	4b33      	ldr	r3, [pc, #204]	; (8007210 <HAL_RCC_OscConfig+0x4dc>)
 8007144:	2201      	movs	r2, #1
 8007146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007148:	f001 ff88 	bl	800905c <HAL_GetTick>
 800714c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800714e:	e008      	b.n	8007162 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007150:	f001 ff84 	bl	800905c <HAL_GetTick>
 8007154:	4602      	mov	r2, r0
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	2b02      	cmp	r3, #2
 800715c:	d901      	bls.n	8007162 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800715e:	2303      	movs	r3, #3
 8007160:	e04d      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007162:	4b2a      	ldr	r3, [pc, #168]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800716a:	2b00      	cmp	r3, #0
 800716c:	d0f0      	beq.n	8007150 <HAL_RCC_OscConfig+0x41c>
 800716e:	e045      	b.n	80071fc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007170:	4b27      	ldr	r3, [pc, #156]	; (8007210 <HAL_RCC_OscConfig+0x4dc>)
 8007172:	2200      	movs	r2, #0
 8007174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007176:	f001 ff71 	bl	800905c <HAL_GetTick>
 800717a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800717c:	e008      	b.n	8007190 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800717e:	f001 ff6d 	bl	800905c <HAL_GetTick>
 8007182:	4602      	mov	r2, r0
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	2b02      	cmp	r3, #2
 800718a:	d901      	bls.n	8007190 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800718c:	2303      	movs	r3, #3
 800718e:	e036      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007190:	4b1e      	ldr	r3, [pc, #120]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d1f0      	bne.n	800717e <HAL_RCC_OscConfig+0x44a>
 800719c:	e02e      	b.n	80071fc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d101      	bne.n	80071aa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e029      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80071aa:	4b18      	ldr	r3, [pc, #96]	; (800720c <HAL_RCC_OscConfig+0x4d8>)
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d11c      	bne.n	80071f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d115      	bne.n	80071f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80071d2:	4013      	ands	r3, r2
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80071d8:	4293      	cmp	r3, r2
 80071da:	d10d      	bne.n	80071f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d106      	bne.n	80071f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d001      	beq.n	80071fc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e000      	b.n	80071fe <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3718      	adds	r7, #24
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop
 8007208:	40007000 	.word	0x40007000
 800720c:	40023800 	.word	0x40023800
 8007210:	42470060 	.word	0x42470060

08007214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d101      	bne.n	8007228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e0cc      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007228:	4b68      	ldr	r3, [pc, #416]	; (80073cc <HAL_RCC_ClockConfig+0x1b8>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 030f 	and.w	r3, r3, #15
 8007230:	683a      	ldr	r2, [r7, #0]
 8007232:	429a      	cmp	r2, r3
 8007234:	d90c      	bls.n	8007250 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007236:	4b65      	ldr	r3, [pc, #404]	; (80073cc <HAL_RCC_ClockConfig+0x1b8>)
 8007238:	683a      	ldr	r2, [r7, #0]
 800723a:	b2d2      	uxtb	r2, r2
 800723c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800723e:	4b63      	ldr	r3, [pc, #396]	; (80073cc <HAL_RCC_ClockConfig+0x1b8>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 030f 	and.w	r3, r3, #15
 8007246:	683a      	ldr	r2, [r7, #0]
 8007248:	429a      	cmp	r2, r3
 800724a:	d001      	beq.n	8007250 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e0b8      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0302 	and.w	r3, r3, #2
 8007258:	2b00      	cmp	r3, #0
 800725a:	d020      	beq.n	800729e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0304 	and.w	r3, r3, #4
 8007264:	2b00      	cmp	r3, #0
 8007266:	d005      	beq.n	8007274 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007268:	4b59      	ldr	r3, [pc, #356]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	4a58      	ldr	r2, [pc, #352]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 800726e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007272:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f003 0308 	and.w	r3, r3, #8
 800727c:	2b00      	cmp	r3, #0
 800727e:	d005      	beq.n	800728c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007280:	4b53      	ldr	r3, [pc, #332]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	4a52      	ldr	r2, [pc, #328]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007286:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800728a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800728c:	4b50      	ldr	r3, [pc, #320]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	494d      	ldr	r1, [pc, #308]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 800729a:	4313      	orrs	r3, r2
 800729c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f003 0301 	and.w	r3, r3, #1
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d044      	beq.n	8007334 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d107      	bne.n	80072c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072b2:	4b47      	ldr	r3, [pc, #284]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d119      	bne.n	80072f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e07f      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	2b02      	cmp	r3, #2
 80072c8:	d003      	beq.n	80072d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80072ce:	2b03      	cmp	r3, #3
 80072d0:	d107      	bne.n	80072e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072d2:	4b3f      	ldr	r3, [pc, #252]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d109      	bne.n	80072f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	e06f      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072e2:	4b3b      	ldr	r3, [pc, #236]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0302 	and.w	r3, r3, #2
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e067      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072f2:	4b37      	ldr	r3, [pc, #220]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f023 0203 	bic.w	r2, r3, #3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	4934      	ldr	r1, [pc, #208]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007300:	4313      	orrs	r3, r2
 8007302:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007304:	f001 feaa 	bl	800905c <HAL_GetTick>
 8007308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800730a:	e00a      	b.n	8007322 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800730c:	f001 fea6 	bl	800905c <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	f241 3288 	movw	r2, #5000	; 0x1388
 800731a:	4293      	cmp	r3, r2
 800731c:	d901      	bls.n	8007322 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	e04f      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007322:	4b2b      	ldr	r3, [pc, #172]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f003 020c 	and.w	r2, r3, #12
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	429a      	cmp	r2, r3
 8007332:	d1eb      	bne.n	800730c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007334:	4b25      	ldr	r3, [pc, #148]	; (80073cc <HAL_RCC_ClockConfig+0x1b8>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f003 030f 	and.w	r3, r3, #15
 800733c:	683a      	ldr	r2, [r7, #0]
 800733e:	429a      	cmp	r2, r3
 8007340:	d20c      	bcs.n	800735c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007342:	4b22      	ldr	r3, [pc, #136]	; (80073cc <HAL_RCC_ClockConfig+0x1b8>)
 8007344:	683a      	ldr	r2, [r7, #0]
 8007346:	b2d2      	uxtb	r2, r2
 8007348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800734a:	4b20      	ldr	r3, [pc, #128]	; (80073cc <HAL_RCC_ClockConfig+0x1b8>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 030f 	and.w	r3, r3, #15
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	429a      	cmp	r2, r3
 8007356:	d001      	beq.n	800735c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e032      	b.n	80073c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0304 	and.w	r3, r3, #4
 8007364:	2b00      	cmp	r3, #0
 8007366:	d008      	beq.n	800737a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007368:	4b19      	ldr	r3, [pc, #100]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	4916      	ldr	r1, [pc, #88]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007376:	4313      	orrs	r3, r2
 8007378:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0308 	and.w	r3, r3, #8
 8007382:	2b00      	cmp	r3, #0
 8007384:	d009      	beq.n	800739a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007386:	4b12      	ldr	r3, [pc, #72]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	00db      	lsls	r3, r3, #3
 8007394:	490e      	ldr	r1, [pc, #56]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007396:	4313      	orrs	r3, r2
 8007398:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800739a:	f000 f821 	bl	80073e0 <HAL_RCC_GetSysClockFreq>
 800739e:	4601      	mov	r1, r0
 80073a0:	4b0b      	ldr	r3, [pc, #44]	; (80073d0 <HAL_RCC_ClockConfig+0x1bc>)
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	091b      	lsrs	r3, r3, #4
 80073a6:	f003 030f 	and.w	r3, r3, #15
 80073aa:	4a0a      	ldr	r2, [pc, #40]	; (80073d4 <HAL_RCC_ClockConfig+0x1c0>)
 80073ac:	5cd3      	ldrb	r3, [r2, r3]
 80073ae:	fa21 f303 	lsr.w	r3, r1, r3
 80073b2:	4a09      	ldr	r2, [pc, #36]	; (80073d8 <HAL_RCC_ClockConfig+0x1c4>)
 80073b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80073b6:	4b09      	ldr	r3, [pc, #36]	; (80073dc <HAL_RCC_ClockConfig+0x1c8>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7fc ff8c 	bl	80042d8 <HAL_InitTick>

  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	40023c00 	.word	0x40023c00
 80073d0:	40023800 	.word	0x40023800
 80073d4:	08010008 	.word	0x08010008
 80073d8:	2000000c 	.word	0x2000000c
 80073dc:	20000010 	.word	0x20000010

080073e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073e2:	b085      	sub	sp, #20
 80073e4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	607b      	str	r3, [r7, #4]
 80073ea:	2300      	movs	r3, #0
 80073ec:	60fb      	str	r3, [r7, #12]
 80073ee:	2300      	movs	r3, #0
 80073f0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80073f2:	2300      	movs	r3, #0
 80073f4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80073f6:	4b63      	ldr	r3, [pc, #396]	; (8007584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	f003 030c 	and.w	r3, r3, #12
 80073fe:	2b04      	cmp	r3, #4
 8007400:	d007      	beq.n	8007412 <HAL_RCC_GetSysClockFreq+0x32>
 8007402:	2b08      	cmp	r3, #8
 8007404:	d008      	beq.n	8007418 <HAL_RCC_GetSysClockFreq+0x38>
 8007406:	2b00      	cmp	r3, #0
 8007408:	f040 80b4 	bne.w	8007574 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800740c:	4b5e      	ldr	r3, [pc, #376]	; (8007588 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800740e:	60bb      	str	r3, [r7, #8]
       break;
 8007410:	e0b3      	b.n	800757a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007412:	4b5e      	ldr	r3, [pc, #376]	; (800758c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007414:	60bb      	str	r3, [r7, #8]
      break;
 8007416:	e0b0      	b.n	800757a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007418:	4b5a      	ldr	r3, [pc, #360]	; (8007584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007420:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007422:	4b58      	ldr	r3, [pc, #352]	; (8007584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d04a      	beq.n	80074c4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800742e:	4b55      	ldr	r3, [pc, #340]	; (8007584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	099b      	lsrs	r3, r3, #6
 8007434:	f04f 0400 	mov.w	r4, #0
 8007438:	f240 11ff 	movw	r1, #511	; 0x1ff
 800743c:	f04f 0200 	mov.w	r2, #0
 8007440:	ea03 0501 	and.w	r5, r3, r1
 8007444:	ea04 0602 	and.w	r6, r4, r2
 8007448:	4629      	mov	r1, r5
 800744a:	4632      	mov	r2, r6
 800744c:	f04f 0300 	mov.w	r3, #0
 8007450:	f04f 0400 	mov.w	r4, #0
 8007454:	0154      	lsls	r4, r2, #5
 8007456:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800745a:	014b      	lsls	r3, r1, #5
 800745c:	4619      	mov	r1, r3
 800745e:	4622      	mov	r2, r4
 8007460:	1b49      	subs	r1, r1, r5
 8007462:	eb62 0206 	sbc.w	r2, r2, r6
 8007466:	f04f 0300 	mov.w	r3, #0
 800746a:	f04f 0400 	mov.w	r4, #0
 800746e:	0194      	lsls	r4, r2, #6
 8007470:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007474:	018b      	lsls	r3, r1, #6
 8007476:	1a5b      	subs	r3, r3, r1
 8007478:	eb64 0402 	sbc.w	r4, r4, r2
 800747c:	f04f 0100 	mov.w	r1, #0
 8007480:	f04f 0200 	mov.w	r2, #0
 8007484:	00e2      	lsls	r2, r4, #3
 8007486:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800748a:	00d9      	lsls	r1, r3, #3
 800748c:	460b      	mov	r3, r1
 800748e:	4614      	mov	r4, r2
 8007490:	195b      	adds	r3, r3, r5
 8007492:	eb44 0406 	adc.w	r4, r4, r6
 8007496:	f04f 0100 	mov.w	r1, #0
 800749a:	f04f 0200 	mov.w	r2, #0
 800749e:	0262      	lsls	r2, r4, #9
 80074a0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80074a4:	0259      	lsls	r1, r3, #9
 80074a6:	460b      	mov	r3, r1
 80074a8:	4614      	mov	r4, r2
 80074aa:	4618      	mov	r0, r3
 80074ac:	4621      	mov	r1, r4
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f04f 0400 	mov.w	r4, #0
 80074b4:	461a      	mov	r2, r3
 80074b6:	4623      	mov	r3, r4
 80074b8:	f7f9 fbf6 	bl	8000ca8 <__aeabi_uldivmod>
 80074bc:	4603      	mov	r3, r0
 80074be:	460c      	mov	r4, r1
 80074c0:	60fb      	str	r3, [r7, #12]
 80074c2:	e049      	b.n	8007558 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074c4:	4b2f      	ldr	r3, [pc, #188]	; (8007584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	099b      	lsrs	r3, r3, #6
 80074ca:	f04f 0400 	mov.w	r4, #0
 80074ce:	f240 11ff 	movw	r1, #511	; 0x1ff
 80074d2:	f04f 0200 	mov.w	r2, #0
 80074d6:	ea03 0501 	and.w	r5, r3, r1
 80074da:	ea04 0602 	and.w	r6, r4, r2
 80074de:	4629      	mov	r1, r5
 80074e0:	4632      	mov	r2, r6
 80074e2:	f04f 0300 	mov.w	r3, #0
 80074e6:	f04f 0400 	mov.w	r4, #0
 80074ea:	0154      	lsls	r4, r2, #5
 80074ec:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80074f0:	014b      	lsls	r3, r1, #5
 80074f2:	4619      	mov	r1, r3
 80074f4:	4622      	mov	r2, r4
 80074f6:	1b49      	subs	r1, r1, r5
 80074f8:	eb62 0206 	sbc.w	r2, r2, r6
 80074fc:	f04f 0300 	mov.w	r3, #0
 8007500:	f04f 0400 	mov.w	r4, #0
 8007504:	0194      	lsls	r4, r2, #6
 8007506:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800750a:	018b      	lsls	r3, r1, #6
 800750c:	1a5b      	subs	r3, r3, r1
 800750e:	eb64 0402 	sbc.w	r4, r4, r2
 8007512:	f04f 0100 	mov.w	r1, #0
 8007516:	f04f 0200 	mov.w	r2, #0
 800751a:	00e2      	lsls	r2, r4, #3
 800751c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007520:	00d9      	lsls	r1, r3, #3
 8007522:	460b      	mov	r3, r1
 8007524:	4614      	mov	r4, r2
 8007526:	195b      	adds	r3, r3, r5
 8007528:	eb44 0406 	adc.w	r4, r4, r6
 800752c:	f04f 0100 	mov.w	r1, #0
 8007530:	f04f 0200 	mov.w	r2, #0
 8007534:	02a2      	lsls	r2, r4, #10
 8007536:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800753a:	0299      	lsls	r1, r3, #10
 800753c:	460b      	mov	r3, r1
 800753e:	4614      	mov	r4, r2
 8007540:	4618      	mov	r0, r3
 8007542:	4621      	mov	r1, r4
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f04f 0400 	mov.w	r4, #0
 800754a:	461a      	mov	r2, r3
 800754c:	4623      	mov	r3, r4
 800754e:	f7f9 fbab 	bl	8000ca8 <__aeabi_uldivmod>
 8007552:	4603      	mov	r3, r0
 8007554:	460c      	mov	r4, r1
 8007556:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007558:	4b0a      	ldr	r3, [pc, #40]	; (8007584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	0c1b      	lsrs	r3, r3, #16
 800755e:	f003 0303 	and.w	r3, r3, #3
 8007562:	3301      	adds	r3, #1
 8007564:	005b      	lsls	r3, r3, #1
 8007566:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007568:	68fa      	ldr	r2, [r7, #12]
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007570:	60bb      	str	r3, [r7, #8]
      break;
 8007572:	e002      	b.n	800757a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007574:	4b04      	ldr	r3, [pc, #16]	; (8007588 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007576:	60bb      	str	r3, [r7, #8]
      break;
 8007578:	bf00      	nop
    }
  }
  return sysclockfreq;
 800757a:	68bb      	ldr	r3, [r7, #8]
}
 800757c:	4618      	mov	r0, r3
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007584:	40023800 	.word	0x40023800
 8007588:	00f42400 	.word	0x00f42400
 800758c:	007a1200 	.word	0x007a1200

08007590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007590:	b480      	push	{r7}
 8007592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007594:	4b03      	ldr	r3, [pc, #12]	; (80075a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007596:	681b      	ldr	r3, [r3, #0]
}
 8007598:	4618      	mov	r0, r3
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop
 80075a4:	2000000c 	.word	0x2000000c

080075a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80075ac:	f7ff fff0 	bl	8007590 <HAL_RCC_GetHCLKFreq>
 80075b0:	4601      	mov	r1, r0
 80075b2:	4b05      	ldr	r3, [pc, #20]	; (80075c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	0a9b      	lsrs	r3, r3, #10
 80075b8:	f003 0307 	and.w	r3, r3, #7
 80075bc:	4a03      	ldr	r2, [pc, #12]	; (80075cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80075be:	5cd3      	ldrb	r3, [r2, r3]
 80075c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	40023800 	.word	0x40023800
 80075cc:	08010018 	.word	0x08010018

080075d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80075d4:	f7ff ffdc 	bl	8007590 <HAL_RCC_GetHCLKFreq>
 80075d8:	4601      	mov	r1, r0
 80075da:	4b05      	ldr	r3, [pc, #20]	; (80075f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	0b5b      	lsrs	r3, r3, #13
 80075e0:	f003 0307 	and.w	r3, r3, #7
 80075e4:	4a03      	ldr	r2, [pc, #12]	; (80075f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075e6:	5cd3      	ldrb	r3, [r2, r3]
 80075e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	40023800 	.word	0x40023800
 80075f4:	08010018 	.word	0x08010018

080075f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b086      	sub	sp, #24
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007600:	2300      	movs	r3, #0
 8007602:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007604:	2300      	movs	r3, #0
 8007606:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 0301 	and.w	r3, r3, #1
 8007610:	2b00      	cmp	r3, #0
 8007612:	d10b      	bne.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800761c:	2b00      	cmp	r3, #0
 800761e:	d105      	bne.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007628:	2b00      	cmp	r3, #0
 800762a:	d075      	beq.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800762c:	4bad      	ldr	r3, [pc, #692]	; (80078e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800762e:	2200      	movs	r2, #0
 8007630:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007632:	f001 fd13 	bl	800905c <HAL_GetTick>
 8007636:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007638:	e008      	b.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800763a:	f001 fd0f 	bl	800905c <HAL_GetTick>
 800763e:	4602      	mov	r2, r0
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	1ad3      	subs	r3, r2, r3
 8007644:	2b02      	cmp	r3, #2
 8007646:	d901      	bls.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007648:	2303      	movs	r3, #3
 800764a:	e18b      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800764c:	4ba6      	ldr	r3, [pc, #664]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d1f0      	bne.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 0301 	and.w	r3, r3, #1
 8007660:	2b00      	cmp	r3, #0
 8007662:	d009      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	019a      	lsls	r2, r3, #6
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	071b      	lsls	r3, r3, #28
 8007670:	499d      	ldr	r1, [pc, #628]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007672:	4313      	orrs	r3, r2
 8007674:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 0302 	and.w	r3, r3, #2
 8007680:	2b00      	cmp	r3, #0
 8007682:	d01f      	beq.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007684:	4b98      	ldr	r3, [pc, #608]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800768a:	0f1b      	lsrs	r3, r3, #28
 800768c:	f003 0307 	and.w	r3, r3, #7
 8007690:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	019a      	lsls	r2, r3, #6
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	061b      	lsls	r3, r3, #24
 800769e:	431a      	orrs	r2, r3
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	071b      	lsls	r3, r3, #28
 80076a4:	4990      	ldr	r1, [pc, #576]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80076a6:	4313      	orrs	r3, r2
 80076a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80076ac:	4b8e      	ldr	r3, [pc, #568]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80076ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076b2:	f023 021f 	bic.w	r2, r3, #31
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	69db      	ldr	r3, [r3, #28]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	498a      	ldr	r1, [pc, #552]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80076be:	4313      	orrs	r3, r2
 80076c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00d      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	019a      	lsls	r2, r3, #6
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	061b      	lsls	r3, r3, #24
 80076dc:	431a      	orrs	r2, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	071b      	lsls	r3, r3, #28
 80076e4:	4980      	ldr	r1, [pc, #512]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80076e6:	4313      	orrs	r3, r2
 80076e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80076ec:	4b7d      	ldr	r3, [pc, #500]	; (80078e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80076ee:	2201      	movs	r2, #1
 80076f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80076f2:	f001 fcb3 	bl	800905c <HAL_GetTick>
 80076f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80076f8:	e008      	b.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80076fa:	f001 fcaf 	bl	800905c <HAL_GetTick>
 80076fe:	4602      	mov	r2, r0
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	2b02      	cmp	r3, #2
 8007706:	d901      	bls.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e12b      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800770c:	4b76      	ldr	r3, [pc, #472]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007714:	2b00      	cmp	r3, #0
 8007716:	d0f0      	beq.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 0304 	and.w	r3, r3, #4
 8007720:	2b00      	cmp	r3, #0
 8007722:	d105      	bne.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800772c:	2b00      	cmp	r3, #0
 800772e:	d079      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007730:	4b6e      	ldr	r3, [pc, #440]	; (80078ec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007732:	2200      	movs	r2, #0
 8007734:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007736:	f001 fc91 	bl	800905c <HAL_GetTick>
 800773a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800773c:	e008      	b.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800773e:	f001 fc8d 	bl	800905c <HAL_GetTick>
 8007742:	4602      	mov	r2, r0
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	1ad3      	subs	r3, r2, r3
 8007748:	2b02      	cmp	r3, #2
 800774a:	d901      	bls.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e109      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007750:	4b65      	ldr	r3, [pc, #404]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007758:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800775c:	d0ef      	beq.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 0304 	and.w	r3, r3, #4
 8007766:	2b00      	cmp	r3, #0
 8007768:	d020      	beq.n	80077ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800776a:	4b5f      	ldr	r3, [pc, #380]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800776c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007770:	0f1b      	lsrs	r3, r3, #28
 8007772:	f003 0307 	and.w	r3, r3, #7
 8007776:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	691b      	ldr	r3, [r3, #16]
 800777c:	019a      	lsls	r2, r3, #6
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	695b      	ldr	r3, [r3, #20]
 8007782:	061b      	lsls	r3, r3, #24
 8007784:	431a      	orrs	r2, r3
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	071b      	lsls	r3, r3, #28
 800778a:	4957      	ldr	r1, [pc, #348]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800778c:	4313      	orrs	r3, r2
 800778e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007792:	4b55      	ldr	r3, [pc, #340]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007794:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007798:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a1b      	ldr	r3, [r3, #32]
 80077a0:	3b01      	subs	r3, #1
 80077a2:	021b      	lsls	r3, r3, #8
 80077a4:	4950      	ldr	r1, [pc, #320]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80077a6:	4313      	orrs	r3, r2
 80077a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 0308 	and.w	r3, r3, #8
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d01e      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80077b8:	4b4b      	ldr	r3, [pc, #300]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80077ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077be:	0e1b      	lsrs	r3, r3, #24
 80077c0:	f003 030f 	and.w	r3, r3, #15
 80077c4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	691b      	ldr	r3, [r3, #16]
 80077ca:	019a      	lsls	r2, r3, #6
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	061b      	lsls	r3, r3, #24
 80077d0:	431a      	orrs	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	071b      	lsls	r3, r3, #28
 80077d8:	4943      	ldr	r1, [pc, #268]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80077da:	4313      	orrs	r3, r2
 80077dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80077e0:	4b41      	ldr	r3, [pc, #260]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80077e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077e6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ee:	493e      	ldr	r1, [pc, #248]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80077f0:	4313      	orrs	r3, r2
 80077f2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80077f6:	4b3d      	ldr	r3, [pc, #244]	; (80078ec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80077f8:	2201      	movs	r2, #1
 80077fa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80077fc:	f001 fc2e 	bl	800905c <HAL_GetTick>
 8007800:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007802:	e008      	b.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007804:	f001 fc2a 	bl	800905c <HAL_GetTick>
 8007808:	4602      	mov	r2, r0
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	1ad3      	subs	r3, r2, r3
 800780e:	2b02      	cmp	r3, #2
 8007810:	d901      	bls.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007812:	2303      	movs	r3, #3
 8007814:	e0a6      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007816:	4b34      	ldr	r3, [pc, #208]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800781e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007822:	d1ef      	bne.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f003 0320 	and.w	r3, r3, #32
 800782c:	2b00      	cmp	r3, #0
 800782e:	f000 808d 	beq.w	800794c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007832:	2300      	movs	r3, #0
 8007834:	60fb      	str	r3, [r7, #12]
 8007836:	4b2c      	ldr	r3, [pc, #176]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783a:	4a2b      	ldr	r2, [pc, #172]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800783c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007840:	6413      	str	r3, [r2, #64]	; 0x40
 8007842:	4b29      	ldr	r3, [pc, #164]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800784a:	60fb      	str	r3, [r7, #12]
 800784c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800784e:	4b28      	ldr	r3, [pc, #160]	; (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a27      	ldr	r2, [pc, #156]	; (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8007854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007858:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800785a:	f001 fbff 	bl	800905c <HAL_GetTick>
 800785e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007860:	e008      	b.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007862:	f001 fbfb 	bl	800905c <HAL_GetTick>
 8007866:	4602      	mov	r2, r0
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	1ad3      	subs	r3, r2, r3
 800786c:	2b02      	cmp	r3, #2
 800786e:	d901      	bls.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8007870:	2303      	movs	r3, #3
 8007872:	e077      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007874:	4b1e      	ldr	r3, [pc, #120]	; (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800787c:	2b00      	cmp	r3, #0
 800787e:	d0f0      	beq.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007880:	4b19      	ldr	r3, [pc, #100]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007884:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007888:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d039      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007894:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007898:	693a      	ldr	r2, [r7, #16]
 800789a:	429a      	cmp	r2, r3
 800789c:	d032      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800789e:	4b12      	ldr	r3, [pc, #72]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80078a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078a6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80078a8:	4b12      	ldr	r3, [pc, #72]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80078aa:	2201      	movs	r2, #1
 80078ac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80078ae:	4b11      	ldr	r3, [pc, #68]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80078b0:	2200      	movs	r2, #0
 80078b2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80078b4:	4a0c      	ldr	r2, [pc, #48]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80078ba:	4b0b      	ldr	r3, [pc, #44]	; (80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80078bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d11e      	bne.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80078c6:	f001 fbc9 	bl	800905c <HAL_GetTick>
 80078ca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078cc:	e014      	b.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80078ce:	f001 fbc5 	bl	800905c <HAL_GetTick>
 80078d2:	4602      	mov	r2, r0
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	1ad3      	subs	r3, r2, r3
 80078d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80078dc:	4293      	cmp	r3, r2
 80078de:	d90b      	bls.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 80078e0:	2303      	movs	r3, #3
 80078e2:	e03f      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80078e4:	42470068 	.word	0x42470068
 80078e8:	40023800 	.word	0x40023800
 80078ec:	42470070 	.word	0x42470070
 80078f0:	40007000 	.word	0x40007000
 80078f4:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078f8:	4b1c      	ldr	r3, [pc, #112]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80078fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078fc:	f003 0302 	and.w	r3, r3, #2
 8007900:	2b00      	cmp	r3, #0
 8007902:	d0e4      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007908:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800790c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007910:	d10d      	bne.n	800792e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8007912:	4b16      	ldr	r3, [pc, #88]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800791e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007922:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007926:	4911      	ldr	r1, [pc, #68]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007928:	4313      	orrs	r3, r2
 800792a:	608b      	str	r3, [r1, #8]
 800792c:	e005      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x342>
 800792e:	4b0f      	ldr	r3, [pc, #60]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	4a0e      	ldr	r2, [pc, #56]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007934:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007938:	6093      	str	r3, [r2, #8]
 800793a:	4b0c      	ldr	r3, [pc, #48]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800793c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007942:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007946:	4909      	ldr	r1, [pc, #36]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007948:	4313      	orrs	r3, r2
 800794a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0310 	and.w	r3, r3, #16
 8007954:	2b00      	cmp	r3, #0
 8007956:	d004      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800795e:	4b04      	ldr	r3, [pc, #16]	; (8007970 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007960:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3718      	adds	r7, #24
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}
 800796c:	40023800 	.word	0x40023800
 8007970:	424711e0 	.word	0x424711e0

08007974 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d101      	bne.n	8007988 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e025      	b.n	80079d4 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800798e:	b2db      	uxtb	r3, r3
 8007990:	2b00      	cmp	r3, #0
 8007992:	d106      	bne.n	80079a2 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7fb fa57 	bl	8002e50 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2202      	movs	r2, #2
 80079a6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	3304      	adds	r3, #4
 80079b2:	4619      	mov	r1, r3
 80079b4:	4610      	mov	r0, r2
 80079b6:	f001 f983 	bl	8008cc0 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6818      	ldr	r0, [r3, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	461a      	mov	r2, r3
 80079c4:	6839      	ldr	r1, [r7, #0]
 80079c6:	f001 f9ee 	bl	8008da6 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2201      	movs	r2, #1
 80079ce:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3708      	adds	r7, #8
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}

080079dc <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b084      	sub	sp, #16
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	2b02      	cmp	r3, #2
 80079f2:	d101      	bne.n	80079f8 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 80079f4:	2302      	movs	r3, #2
 80079f6:	e018      	b.n	8007a2a <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2202      	movs	r2, #2
 80079fc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	68b9      	ldr	r1, [r7, #8]
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f001 fa4b 	bl	8008ea4 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d104      	bne.n	8007a20 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2205      	movs	r2, #5
 8007a1a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8007a1e:	e003      	b.n	8007a28 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3710      	adds	r7, #16
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b082      	sub	sp, #8
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
 8007a3a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d101      	bne.n	8007a4c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007a48:	2302      	movs	r3, #2
 8007a4a:	e00e      	b.n	8007a6a <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2202      	movs	r2, #2
 8007a50:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6839      	ldr	r1, [r7, #0]
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f001 fa5e 	bl	8008f1c <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8007a68:	2300      	movs	r3, #0
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3708      	adds	r7, #8
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b082      	sub	sp, #8
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d101      	bne.n	8007a84 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e056      	b.n	8007b32 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a90:	b2db      	uxtb	r3, r3
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d106      	bne.n	8007aa4 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f7fc f978 	bl	8003d94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2202      	movs	r2, #2
 8007aa8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007aba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	685a      	ldr	r2, [r3, #4]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	431a      	orrs	r2, r3
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	431a      	orrs	r2, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	431a      	orrs	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	695b      	ldr	r3, [r3, #20]
 8007ad6:	431a      	orrs	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	699b      	ldr	r3, [r3, #24]
 8007adc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ae0:	431a      	orrs	r2, r3
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	69db      	ldr	r3, [r3, #28]
 8007ae6:	431a      	orrs	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6a1b      	ldr	r3, [r3, #32]
 8007aec:	ea42 0103 	orr.w	r1, r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	430a      	orrs	r2, r1
 8007afa:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	699b      	ldr	r3, [r3, #24]
 8007b00:	0c1b      	lsrs	r3, r3, #16
 8007b02:	f003 0104 	and.w	r1, r3, #4
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	69da      	ldr	r2, [r3, #28]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007b20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b082      	sub	sp, #8
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d101      	bne.n	8007b4c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e01d      	b.n	8007b88 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d106      	bne.n	8007b66 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7fc fa7f 	bl	8004064 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2202      	movs	r2, #2
 8007b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	3304      	adds	r3, #4
 8007b76:	4619      	mov	r1, r3
 8007b78:	4610      	mov	r0, r2
 8007b7a:	f000 f967 	bl	8007e4c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b86:	2300      	movs	r3, #0
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3708      	adds	r7, #8
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	68da      	ldr	r2, [r3, #12]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f042 0201 	orr.w	r2, r2, #1
 8007ba6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	f003 0307 	and.w	r3, r3, #7
 8007bb2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2b06      	cmp	r3, #6
 8007bb8:	d007      	beq.n	8007bca <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	681a      	ldr	r2, [r3, #0]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f042 0201 	orr.w	r2, r2, #1
 8007bc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bca:	2300      	movs	r3, #0
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3714      	adds	r7, #20
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	691b      	ldr	r3, [r3, #16]
 8007be6:	f003 0302 	and.w	r3, r3, #2
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d122      	bne.n	8007c34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	f003 0302 	and.w	r3, r3, #2
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d11b      	bne.n	8007c34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f06f 0202 	mvn.w	r2, #2
 8007c04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	699b      	ldr	r3, [r3, #24]
 8007c12:	f003 0303 	and.w	r3, r3, #3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d003      	beq.n	8007c22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f8f8 	bl	8007e10 <HAL_TIM_IC_CaptureCallback>
 8007c20:	e005      	b.n	8007c2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f8ea 	bl	8007dfc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f8fb 	bl	8007e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	691b      	ldr	r3, [r3, #16]
 8007c3a:	f003 0304 	and.w	r3, r3, #4
 8007c3e:	2b04      	cmp	r3, #4
 8007c40:	d122      	bne.n	8007c88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	f003 0304 	and.w	r3, r3, #4
 8007c4c:	2b04      	cmp	r3, #4
 8007c4e:	d11b      	bne.n	8007c88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f06f 0204 	mvn.w	r2, #4
 8007c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2202      	movs	r2, #2
 8007c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d003      	beq.n	8007c76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 f8ce 	bl	8007e10 <HAL_TIM_IC_CaptureCallback>
 8007c74:	e005      	b.n	8007c82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 f8c0 	bl	8007dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 f8d1 	bl	8007e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	f003 0308 	and.w	r3, r3, #8
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d122      	bne.n	8007cdc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	f003 0308 	and.w	r3, r3, #8
 8007ca0:	2b08      	cmp	r3, #8
 8007ca2:	d11b      	bne.n	8007cdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f06f 0208 	mvn.w	r2, #8
 8007cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2204      	movs	r2, #4
 8007cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	69db      	ldr	r3, [r3, #28]
 8007cba:	f003 0303 	and.w	r3, r3, #3
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d003      	beq.n	8007cca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f000 f8a4 	bl	8007e10 <HAL_TIM_IC_CaptureCallback>
 8007cc8:	e005      	b.n	8007cd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f000 f896 	bl	8007dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 f8a7 	bl	8007e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	f003 0310 	and.w	r3, r3, #16
 8007ce6:	2b10      	cmp	r3, #16
 8007ce8:	d122      	bne.n	8007d30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	f003 0310 	and.w	r3, r3, #16
 8007cf4:	2b10      	cmp	r3, #16
 8007cf6:	d11b      	bne.n	8007d30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f06f 0210 	mvn.w	r2, #16
 8007d00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2208      	movs	r2, #8
 8007d06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	69db      	ldr	r3, [r3, #28]
 8007d0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d003      	beq.n	8007d1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 f87a 	bl	8007e10 <HAL_TIM_IC_CaptureCallback>
 8007d1c:	e005      	b.n	8007d2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 f86c 	bl	8007dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f000 f87d 	bl	8007e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	691b      	ldr	r3, [r3, #16]
 8007d36:	f003 0301 	and.w	r3, r3, #1
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d10e      	bne.n	8007d5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68db      	ldr	r3, [r3, #12]
 8007d44:	f003 0301 	and.w	r3, r3, #1
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d107      	bne.n	8007d5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f06f 0201 	mvn.w	r2, #1
 8007d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 f846 	bl	8007de8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d66:	2b80      	cmp	r3, #128	; 0x80
 8007d68:	d10e      	bne.n	8007d88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d74:	2b80      	cmp	r3, #128	; 0x80
 8007d76:	d107      	bne.n	8007d88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f000 f988 	bl	8008098 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d92:	2b40      	cmp	r3, #64	; 0x40
 8007d94:	d10e      	bne.n	8007db4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007da0:	2b40      	cmp	r3, #64	; 0x40
 8007da2:	d107      	bne.n	8007db4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 f842 	bl	8007e38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	f003 0320 	and.w	r3, r3, #32
 8007dbe:	2b20      	cmp	r3, #32
 8007dc0:	d10e      	bne.n	8007de0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	f003 0320 	and.w	r3, r3, #32
 8007dcc:	2b20      	cmp	r3, #32
 8007dce:	d107      	bne.n	8007de0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f06f 0220 	mvn.w	r2, #32
 8007dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 f952 	bl	8008084 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007de0:	bf00      	nop
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007df0:	bf00      	nop
 8007df2:	370c      	adds	r7, #12
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e04:	bf00      	nop
 8007e06:	370c      	adds	r7, #12
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e18:	bf00      	nop
 8007e1a:	370c      	adds	r7, #12
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e2c:	bf00      	nop
 8007e2e:	370c      	adds	r7, #12
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	4770      	bx	lr

08007e38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007e40:	bf00      	nop
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	4a40      	ldr	r2, [pc, #256]	; (8007f60 <TIM_Base_SetConfig+0x114>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d013      	beq.n	8007e8c <TIM_Base_SetConfig+0x40>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e6a:	d00f      	beq.n	8007e8c <TIM_Base_SetConfig+0x40>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a3d      	ldr	r2, [pc, #244]	; (8007f64 <TIM_Base_SetConfig+0x118>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d00b      	beq.n	8007e8c <TIM_Base_SetConfig+0x40>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a3c      	ldr	r2, [pc, #240]	; (8007f68 <TIM_Base_SetConfig+0x11c>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d007      	beq.n	8007e8c <TIM_Base_SetConfig+0x40>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a3b      	ldr	r2, [pc, #236]	; (8007f6c <TIM_Base_SetConfig+0x120>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d003      	beq.n	8007e8c <TIM_Base_SetConfig+0x40>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a3a      	ldr	r2, [pc, #232]	; (8007f70 <TIM_Base_SetConfig+0x124>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d108      	bne.n	8007e9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	4a2f      	ldr	r2, [pc, #188]	; (8007f60 <TIM_Base_SetConfig+0x114>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d02b      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007eac:	d027      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a2c      	ldr	r2, [pc, #176]	; (8007f64 <TIM_Base_SetConfig+0x118>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d023      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	4a2b      	ldr	r2, [pc, #172]	; (8007f68 <TIM_Base_SetConfig+0x11c>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d01f      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a2a      	ldr	r2, [pc, #168]	; (8007f6c <TIM_Base_SetConfig+0x120>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d01b      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a29      	ldr	r2, [pc, #164]	; (8007f70 <TIM_Base_SetConfig+0x124>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d017      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a28      	ldr	r2, [pc, #160]	; (8007f74 <TIM_Base_SetConfig+0x128>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d013      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a27      	ldr	r2, [pc, #156]	; (8007f78 <TIM_Base_SetConfig+0x12c>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d00f      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	4a26      	ldr	r2, [pc, #152]	; (8007f7c <TIM_Base_SetConfig+0x130>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d00b      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	4a25      	ldr	r2, [pc, #148]	; (8007f80 <TIM_Base_SetConfig+0x134>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d007      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	4a24      	ldr	r2, [pc, #144]	; (8007f84 <TIM_Base_SetConfig+0x138>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d003      	beq.n	8007efe <TIM_Base_SetConfig+0xb2>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	4a23      	ldr	r2, [pc, #140]	; (8007f88 <TIM_Base_SetConfig+0x13c>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d108      	bne.n	8007f10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	695b      	ldr	r3, [r3, #20]
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	689a      	ldr	r2, [r3, #8]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	4a0a      	ldr	r2, [pc, #40]	; (8007f60 <TIM_Base_SetConfig+0x114>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d003      	beq.n	8007f44 <TIM_Base_SetConfig+0xf8>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	4a0c      	ldr	r2, [pc, #48]	; (8007f70 <TIM_Base_SetConfig+0x124>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d103      	bne.n	8007f4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	691a      	ldr	r2, [r3, #16]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	615a      	str	r2, [r3, #20]
}
 8007f52:	bf00      	nop
 8007f54:	3714      	adds	r7, #20
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	40010000 	.word	0x40010000
 8007f64:	40000400 	.word	0x40000400
 8007f68:	40000800 	.word	0x40000800
 8007f6c:	40000c00 	.word	0x40000c00
 8007f70:	40010400 	.word	0x40010400
 8007f74:	40014000 	.word	0x40014000
 8007f78:	40014400 	.word	0x40014400
 8007f7c:	40014800 	.word	0x40014800
 8007f80:	40001800 	.word	0x40001800
 8007f84:	40001c00 	.word	0x40001c00
 8007f88:	40002000 	.word	0x40002000

08007f8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d101      	bne.n	8007fa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	e05a      	b.n	800805a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2202      	movs	r2, #2
 8007fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	68fa      	ldr	r2, [r7, #12]
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a21      	ldr	r2, [pc, #132]	; (8008068 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d022      	beq.n	800802e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ff0:	d01d      	beq.n	800802e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a1d      	ldr	r2, [pc, #116]	; (800806c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d018      	beq.n	800802e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a1b      	ldr	r2, [pc, #108]	; (8008070 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d013      	beq.n	800802e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a1a      	ldr	r2, [pc, #104]	; (8008074 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d00e      	beq.n	800802e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a18      	ldr	r2, [pc, #96]	; (8008078 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d009      	beq.n	800802e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a17      	ldr	r2, [pc, #92]	; (800807c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d004      	beq.n	800802e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a15      	ldr	r2, [pc, #84]	; (8008080 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d10c      	bne.n	8008048 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008034:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	68ba      	ldr	r2, [r7, #8]
 800803c:	4313      	orrs	r3, r2
 800803e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3714      	adds	r7, #20
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	40010000 	.word	0x40010000
 800806c:	40000400 	.word	0x40000400
 8008070:	40000800 	.word	0x40000800
 8008074:	40000c00 	.word	0x40000c00
 8008078:	40010400 	.word	0x40010400
 800807c:	40014000 	.word	0x40014000
 8008080:	40001800 	.word	0x40001800

08008084 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800808c:	bf00      	nop
 800808e:	370c      	adds	r7, #12
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080a0:	bf00      	nop
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b082      	sub	sp, #8
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d101      	bne.n	80080be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e03f      	b.n	800813e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d106      	bne.n	80080d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f7fc f822 	bl	800411c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2224      	movs	r2, #36	; 0x24
 80080dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	68da      	ldr	r2, [r3, #12]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fa69 	bl	80085c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	691a      	ldr	r2, [r3, #16]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008104:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	695a      	ldr	r2, [r3, #20]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008114:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	68da      	ldr	r2, [r3, #12]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008124:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2220      	movs	r2, #32
 8008130:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2220      	movs	r2, #32
 8008138:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
	...

08008148 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b088      	sub	sp, #32
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8008168:	2300      	movs	r3, #0
 800816a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800816c:	2300      	movs	r3, #0
 800816e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	f003 030f 	and.w	r3, r3, #15
 8008176:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d10d      	bne.n	800819a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	f003 0320 	and.w	r3, r3, #32
 8008184:	2b00      	cmp	r3, #0
 8008186:	d008      	beq.n	800819a <HAL_UART_IRQHandler+0x52>
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	f003 0320 	and.w	r3, r3, #32
 800818e:	2b00      	cmp	r3, #0
 8008190:	d003      	beq.n	800819a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f996 	bl	80084c4 <UART_Receive_IT>
      return;
 8008198:	e0d1      	b.n	800833e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	2b00      	cmp	r3, #0
 800819e:	f000 80b0 	beq.w	8008302 <HAL_UART_IRQHandler+0x1ba>
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	f003 0301 	and.w	r3, r3, #1
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d105      	bne.n	80081b8 <HAL_UART_IRQHandler+0x70>
 80081ac:	69bb      	ldr	r3, [r7, #24]
 80081ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f000 80a5 	beq.w	8008302 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081b8:	69fb      	ldr	r3, [r7, #28]
 80081ba:	f003 0301 	and.w	r3, r3, #1
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00a      	beq.n	80081d8 <HAL_UART_IRQHandler+0x90>
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d005      	beq.n	80081d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081d0:	f043 0201 	orr.w	r2, r3, #1
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	f003 0304 	and.w	r3, r3, #4
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00a      	beq.n	80081f8 <HAL_UART_IRQHandler+0xb0>
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	f003 0301 	and.w	r3, r3, #1
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d005      	beq.n	80081f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081f0:	f043 0202 	orr.w	r2, r3, #2
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	f003 0302 	and.w	r3, r3, #2
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00a      	beq.n	8008218 <HAL_UART_IRQHandler+0xd0>
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	f003 0301 	and.w	r3, r3, #1
 8008208:	2b00      	cmp	r3, #0
 800820a:	d005      	beq.n	8008218 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008210:	f043 0204 	orr.w	r2, r3, #4
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008218:	69fb      	ldr	r3, [r7, #28]
 800821a:	f003 0308 	and.w	r3, r3, #8
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00f      	beq.n	8008242 <HAL_UART_IRQHandler+0xfa>
 8008222:	69bb      	ldr	r3, [r7, #24]
 8008224:	f003 0320 	and.w	r3, r3, #32
 8008228:	2b00      	cmp	r3, #0
 800822a:	d104      	bne.n	8008236 <HAL_UART_IRQHandler+0xee>
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	f003 0301 	and.w	r3, r3, #1
 8008232:	2b00      	cmp	r3, #0
 8008234:	d005      	beq.n	8008242 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800823a:	f043 0208 	orr.w	r2, r3, #8
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008246:	2b00      	cmp	r3, #0
 8008248:	d078      	beq.n	800833c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	f003 0320 	and.w	r3, r3, #32
 8008250:	2b00      	cmp	r3, #0
 8008252:	d007      	beq.n	8008264 <HAL_UART_IRQHandler+0x11c>
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	f003 0320 	and.w	r3, r3, #32
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 f930 	bl	80084c4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800826e:	2b40      	cmp	r3, #64	; 0x40
 8008270:	bf0c      	ite	eq
 8008272:	2301      	moveq	r3, #1
 8008274:	2300      	movne	r3, #0
 8008276:	b2db      	uxtb	r3, r3
 8008278:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800827e:	f003 0308 	and.w	r3, r3, #8
 8008282:	2b00      	cmp	r3, #0
 8008284:	d102      	bne.n	800828c <HAL_UART_IRQHandler+0x144>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d031      	beq.n	80082f0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 f879 	bl	8008384 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	695b      	ldr	r3, [r3, #20]
 8008298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800829c:	2b40      	cmp	r3, #64	; 0x40
 800829e:	d123      	bne.n	80082e8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	695a      	ldr	r2, [r3, #20]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082ae:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d013      	beq.n	80082e0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082bc:	4a21      	ldr	r2, [pc, #132]	; (8008344 <HAL_UART_IRQHandler+0x1fc>)
 80082be:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7fd fa2b 	bl	8005720 <HAL_DMA_Abort_IT>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d016      	beq.n	80082fe <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082d6:	687a      	ldr	r2, [r7, #4]
 80082d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80082da:	4610      	mov	r0, r2
 80082dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082de:	e00e      	b.n	80082fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 f845 	bl	8008370 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e6:	e00a      	b.n	80082fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f841 	bl	8008370 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082ee:	e006      	b.n	80082fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 f83d 	bl	8008370 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80082fc:	e01e      	b.n	800833c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082fe:	bf00      	nop
    return;
 8008300:	e01c      	b.n	800833c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008302:	69fb      	ldr	r3, [r7, #28]
 8008304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008308:	2b00      	cmp	r3, #0
 800830a:	d008      	beq.n	800831e <HAL_UART_IRQHandler+0x1d6>
 800830c:	69bb      	ldr	r3, [r7, #24]
 800830e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008312:	2b00      	cmp	r3, #0
 8008314:	d003      	beq.n	800831e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 f866 	bl	80083e8 <UART_Transmit_IT>
    return;
 800831c:	e00f      	b.n	800833e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008324:	2b00      	cmp	r3, #0
 8008326:	d00a      	beq.n	800833e <HAL_UART_IRQHandler+0x1f6>
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800832e:	2b00      	cmp	r3, #0
 8008330:	d005      	beq.n	800833e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f8ae 	bl	8008494 <UART_EndTransmit_IT>
    return;
 8008338:	bf00      	nop
 800833a:	e000      	b.n	800833e <HAL_UART_IRQHandler+0x1f6>
    return;
 800833c:	bf00      	nop
  }
}
 800833e:	3720      	adds	r7, #32
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}
 8008344:	080083c1 	.word	0x080083c1

08008348 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008350:	bf00      	nop
 8008352:	370c      	adds	r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr

0800835c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008364:	bf00      	nop
 8008366:	370c      	adds	r7, #12
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr

08008370 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008378:	bf00      	nop
 800837a:	370c      	adds	r7, #12
 800837c:	46bd      	mov	sp, r7
 800837e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008382:	4770      	bx	lr

08008384 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008384:	b480      	push	{r7}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	68da      	ldr	r2, [r3, #12]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800839a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	695a      	ldr	r2, [r3, #20]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f022 0201 	bic.w	r2, r2, #1
 80083aa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2220      	movs	r2, #32
 80083b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80083b4:	bf00      	nop
 80083b6:	370c      	adds	r7, #12
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2200      	movs	r2, #0
 80083d2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2200      	movs	r2, #0
 80083d8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083da:	68f8      	ldr	r0, [r7, #12]
 80083dc:	f7ff ffc8 	bl	8008370 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083e0:	bf00      	nop
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	2b21      	cmp	r3, #33	; 0x21
 80083fa:	d144      	bne.n	8008486 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008404:	d11a      	bne.n	800843c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6a1b      	ldr	r3, [r3, #32]
 800840a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	881b      	ldrh	r3, [r3, #0]
 8008410:	461a      	mov	r2, r3
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800841a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	691b      	ldr	r3, [r3, #16]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d105      	bne.n	8008430 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a1b      	ldr	r3, [r3, #32]
 8008428:	1c9a      	adds	r2, r3, #2
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	621a      	str	r2, [r3, #32]
 800842e:	e00e      	b.n	800844e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	1c5a      	adds	r2, r3, #1
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	621a      	str	r2, [r3, #32]
 800843a:	e008      	b.n	800844e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6a1b      	ldr	r3, [r3, #32]
 8008440:	1c59      	adds	r1, r3, #1
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	6211      	str	r1, [r2, #32]
 8008446:	781a      	ldrb	r2, [r3, #0]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008452:	b29b      	uxth	r3, r3
 8008454:	3b01      	subs	r3, #1
 8008456:	b29b      	uxth	r3, r3
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	4619      	mov	r1, r3
 800845c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800845e:	2b00      	cmp	r3, #0
 8008460:	d10f      	bne.n	8008482 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68da      	ldr	r2, [r3, #12]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008470:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	68da      	ldr	r2, [r3, #12]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008480:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008482:	2300      	movs	r3, #0
 8008484:	e000      	b.n	8008488 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008486:	2302      	movs	r3, #2
  }
}
 8008488:	4618      	mov	r0, r3
 800848a:	3714      	adds	r7, #20
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b082      	sub	sp, #8
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	68da      	ldr	r2, [r3, #12]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084aa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2220      	movs	r2, #32
 80084b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7ff ff47 	bl	8008348 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80084ba:	2300      	movs	r3, #0
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3708      	adds	r7, #8
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	2b22      	cmp	r3, #34	; 0x22
 80084d6:	d171      	bne.n	80085bc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084e0:	d123      	bne.n	800852a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084e6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	691b      	ldr	r3, [r3, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d10e      	bne.n	800850e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084fc:	b29a      	uxth	r2, r3
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008506:	1c9a      	adds	r2, r3, #2
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	629a      	str	r2, [r3, #40]	; 0x28
 800850c:	e029      	b.n	8008562 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	b29b      	uxth	r3, r3
 8008516:	b2db      	uxtb	r3, r3
 8008518:	b29a      	uxth	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008522:	1c5a      	adds	r2, r3, #1
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	629a      	str	r2, [r3, #40]	; 0x28
 8008528:	e01b      	b.n	8008562 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10a      	bne.n	8008548 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	6858      	ldr	r0, [r3, #4]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800853c:	1c59      	adds	r1, r3, #1
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	6291      	str	r1, [r2, #40]	; 0x28
 8008542:	b2c2      	uxtb	r2, r0
 8008544:	701a      	strb	r2, [r3, #0]
 8008546:	e00c      	b.n	8008562 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	b2da      	uxtb	r2, r3
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008554:	1c58      	adds	r0, r3, #1
 8008556:	6879      	ldr	r1, [r7, #4]
 8008558:	6288      	str	r0, [r1, #40]	; 0x28
 800855a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800855e:	b2d2      	uxtb	r2, r2
 8008560:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008566:	b29b      	uxth	r3, r3
 8008568:	3b01      	subs	r3, #1
 800856a:	b29b      	uxth	r3, r3
 800856c:	687a      	ldr	r2, [r7, #4]
 800856e:	4619      	mov	r1, r3
 8008570:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008572:	2b00      	cmp	r3, #0
 8008574:	d120      	bne.n	80085b8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	68da      	ldr	r2, [r3, #12]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f022 0220 	bic.w	r2, r2, #32
 8008584:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	68da      	ldr	r2, [r3, #12]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008594:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	695a      	ldr	r2, [r3, #20]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f022 0201 	bic.w	r2, r2, #1
 80085a4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2220      	movs	r2, #32
 80085aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7ff fed4 	bl	800835c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80085b4:	2300      	movs	r3, #0
 80085b6:	e002      	b.n	80085be <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80085b8:	2300      	movs	r3, #0
 80085ba:	e000      	b.n	80085be <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80085bc:	2302      	movs	r3, #2
  }
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
	...

080085c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085cc:	b085      	sub	sp, #20
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	68da      	ldr	r2, [r3, #12]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	430a      	orrs	r2, r1
 80085e6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	689a      	ldr	r2, [r3, #8]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	691b      	ldr	r3, [r3, #16]
 80085f0:	431a      	orrs	r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	695b      	ldr	r3, [r3, #20]
 80085f6:	431a      	orrs	r2, r3
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	69db      	ldr	r3, [r3, #28]
 80085fc:	4313      	orrs	r3, r2
 80085fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800860a:	f023 030c 	bic.w	r3, r3, #12
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	6812      	ldr	r2, [r2, #0]
 8008612:	68f9      	ldr	r1, [r7, #12]
 8008614:	430b      	orrs	r3, r1
 8008616:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	695b      	ldr	r3, [r3, #20]
 800861e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	699a      	ldr	r2, [r3, #24]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	430a      	orrs	r2, r1
 800862c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	69db      	ldr	r3, [r3, #28]
 8008632:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008636:	f040 818b 	bne.w	8008950 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4ac1      	ldr	r2, [pc, #772]	; (8008944 <UART_SetConfig+0x37c>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d005      	beq.n	8008650 <UART_SetConfig+0x88>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4abf      	ldr	r2, [pc, #764]	; (8008948 <UART_SetConfig+0x380>)
 800864a:	4293      	cmp	r3, r2
 800864c:	f040 80bd 	bne.w	80087ca <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008650:	f7fe ffbe 	bl	80075d0 <HAL_RCC_GetPCLK2Freq>
 8008654:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	461d      	mov	r5, r3
 800865a:	f04f 0600 	mov.w	r6, #0
 800865e:	46a8      	mov	r8, r5
 8008660:	46b1      	mov	r9, r6
 8008662:	eb18 0308 	adds.w	r3, r8, r8
 8008666:	eb49 0409 	adc.w	r4, r9, r9
 800866a:	4698      	mov	r8, r3
 800866c:	46a1      	mov	r9, r4
 800866e:	eb18 0805 	adds.w	r8, r8, r5
 8008672:	eb49 0906 	adc.w	r9, r9, r6
 8008676:	f04f 0100 	mov.w	r1, #0
 800867a:	f04f 0200 	mov.w	r2, #0
 800867e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008682:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008686:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800868a:	4688      	mov	r8, r1
 800868c:	4691      	mov	r9, r2
 800868e:	eb18 0005 	adds.w	r0, r8, r5
 8008692:	eb49 0106 	adc.w	r1, r9, r6
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	461d      	mov	r5, r3
 800869c:	f04f 0600 	mov.w	r6, #0
 80086a0:	196b      	adds	r3, r5, r5
 80086a2:	eb46 0406 	adc.w	r4, r6, r6
 80086a6:	461a      	mov	r2, r3
 80086a8:	4623      	mov	r3, r4
 80086aa:	f7f8 fafd 	bl	8000ca8 <__aeabi_uldivmod>
 80086ae:	4603      	mov	r3, r0
 80086b0:	460c      	mov	r4, r1
 80086b2:	461a      	mov	r2, r3
 80086b4:	4ba5      	ldr	r3, [pc, #660]	; (800894c <UART_SetConfig+0x384>)
 80086b6:	fba3 2302 	umull	r2, r3, r3, r2
 80086ba:	095b      	lsrs	r3, r3, #5
 80086bc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	461d      	mov	r5, r3
 80086c4:	f04f 0600 	mov.w	r6, #0
 80086c8:	46a9      	mov	r9, r5
 80086ca:	46b2      	mov	sl, r6
 80086cc:	eb19 0309 	adds.w	r3, r9, r9
 80086d0:	eb4a 040a 	adc.w	r4, sl, sl
 80086d4:	4699      	mov	r9, r3
 80086d6:	46a2      	mov	sl, r4
 80086d8:	eb19 0905 	adds.w	r9, r9, r5
 80086dc:	eb4a 0a06 	adc.w	sl, sl, r6
 80086e0:	f04f 0100 	mov.w	r1, #0
 80086e4:	f04f 0200 	mov.w	r2, #0
 80086e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80086f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80086f4:	4689      	mov	r9, r1
 80086f6:	4692      	mov	sl, r2
 80086f8:	eb19 0005 	adds.w	r0, r9, r5
 80086fc:	eb4a 0106 	adc.w	r1, sl, r6
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	461d      	mov	r5, r3
 8008706:	f04f 0600 	mov.w	r6, #0
 800870a:	196b      	adds	r3, r5, r5
 800870c:	eb46 0406 	adc.w	r4, r6, r6
 8008710:	461a      	mov	r2, r3
 8008712:	4623      	mov	r3, r4
 8008714:	f7f8 fac8 	bl	8000ca8 <__aeabi_uldivmod>
 8008718:	4603      	mov	r3, r0
 800871a:	460c      	mov	r4, r1
 800871c:	461a      	mov	r2, r3
 800871e:	4b8b      	ldr	r3, [pc, #556]	; (800894c <UART_SetConfig+0x384>)
 8008720:	fba3 1302 	umull	r1, r3, r3, r2
 8008724:	095b      	lsrs	r3, r3, #5
 8008726:	2164      	movs	r1, #100	; 0x64
 8008728:	fb01 f303 	mul.w	r3, r1, r3
 800872c:	1ad3      	subs	r3, r2, r3
 800872e:	00db      	lsls	r3, r3, #3
 8008730:	3332      	adds	r3, #50	; 0x32
 8008732:	4a86      	ldr	r2, [pc, #536]	; (800894c <UART_SetConfig+0x384>)
 8008734:	fba2 2303 	umull	r2, r3, r2, r3
 8008738:	095b      	lsrs	r3, r3, #5
 800873a:	005b      	lsls	r3, r3, #1
 800873c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008740:	4498      	add	r8, r3
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	461d      	mov	r5, r3
 8008746:	f04f 0600 	mov.w	r6, #0
 800874a:	46a9      	mov	r9, r5
 800874c:	46b2      	mov	sl, r6
 800874e:	eb19 0309 	adds.w	r3, r9, r9
 8008752:	eb4a 040a 	adc.w	r4, sl, sl
 8008756:	4699      	mov	r9, r3
 8008758:	46a2      	mov	sl, r4
 800875a:	eb19 0905 	adds.w	r9, r9, r5
 800875e:	eb4a 0a06 	adc.w	sl, sl, r6
 8008762:	f04f 0100 	mov.w	r1, #0
 8008766:	f04f 0200 	mov.w	r2, #0
 800876a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800876e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008772:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008776:	4689      	mov	r9, r1
 8008778:	4692      	mov	sl, r2
 800877a:	eb19 0005 	adds.w	r0, r9, r5
 800877e:	eb4a 0106 	adc.w	r1, sl, r6
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	461d      	mov	r5, r3
 8008788:	f04f 0600 	mov.w	r6, #0
 800878c:	196b      	adds	r3, r5, r5
 800878e:	eb46 0406 	adc.w	r4, r6, r6
 8008792:	461a      	mov	r2, r3
 8008794:	4623      	mov	r3, r4
 8008796:	f7f8 fa87 	bl	8000ca8 <__aeabi_uldivmod>
 800879a:	4603      	mov	r3, r0
 800879c:	460c      	mov	r4, r1
 800879e:	461a      	mov	r2, r3
 80087a0:	4b6a      	ldr	r3, [pc, #424]	; (800894c <UART_SetConfig+0x384>)
 80087a2:	fba3 1302 	umull	r1, r3, r3, r2
 80087a6:	095b      	lsrs	r3, r3, #5
 80087a8:	2164      	movs	r1, #100	; 0x64
 80087aa:	fb01 f303 	mul.w	r3, r1, r3
 80087ae:	1ad3      	subs	r3, r2, r3
 80087b0:	00db      	lsls	r3, r3, #3
 80087b2:	3332      	adds	r3, #50	; 0x32
 80087b4:	4a65      	ldr	r2, [pc, #404]	; (800894c <UART_SetConfig+0x384>)
 80087b6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ba:	095b      	lsrs	r3, r3, #5
 80087bc:	f003 0207 	and.w	r2, r3, #7
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4442      	add	r2, r8
 80087c6:	609a      	str	r2, [r3, #8]
 80087c8:	e26f      	b.n	8008caa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80087ca:	f7fe feed 	bl	80075a8 <HAL_RCC_GetPCLK1Freq>
 80087ce:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	461d      	mov	r5, r3
 80087d4:	f04f 0600 	mov.w	r6, #0
 80087d8:	46a8      	mov	r8, r5
 80087da:	46b1      	mov	r9, r6
 80087dc:	eb18 0308 	adds.w	r3, r8, r8
 80087e0:	eb49 0409 	adc.w	r4, r9, r9
 80087e4:	4698      	mov	r8, r3
 80087e6:	46a1      	mov	r9, r4
 80087e8:	eb18 0805 	adds.w	r8, r8, r5
 80087ec:	eb49 0906 	adc.w	r9, r9, r6
 80087f0:	f04f 0100 	mov.w	r1, #0
 80087f4:	f04f 0200 	mov.w	r2, #0
 80087f8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80087fc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008800:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008804:	4688      	mov	r8, r1
 8008806:	4691      	mov	r9, r2
 8008808:	eb18 0005 	adds.w	r0, r8, r5
 800880c:	eb49 0106 	adc.w	r1, r9, r6
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	685b      	ldr	r3, [r3, #4]
 8008814:	461d      	mov	r5, r3
 8008816:	f04f 0600 	mov.w	r6, #0
 800881a:	196b      	adds	r3, r5, r5
 800881c:	eb46 0406 	adc.w	r4, r6, r6
 8008820:	461a      	mov	r2, r3
 8008822:	4623      	mov	r3, r4
 8008824:	f7f8 fa40 	bl	8000ca8 <__aeabi_uldivmod>
 8008828:	4603      	mov	r3, r0
 800882a:	460c      	mov	r4, r1
 800882c:	461a      	mov	r2, r3
 800882e:	4b47      	ldr	r3, [pc, #284]	; (800894c <UART_SetConfig+0x384>)
 8008830:	fba3 2302 	umull	r2, r3, r3, r2
 8008834:	095b      	lsrs	r3, r3, #5
 8008836:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	461d      	mov	r5, r3
 800883e:	f04f 0600 	mov.w	r6, #0
 8008842:	46a9      	mov	r9, r5
 8008844:	46b2      	mov	sl, r6
 8008846:	eb19 0309 	adds.w	r3, r9, r9
 800884a:	eb4a 040a 	adc.w	r4, sl, sl
 800884e:	4699      	mov	r9, r3
 8008850:	46a2      	mov	sl, r4
 8008852:	eb19 0905 	adds.w	r9, r9, r5
 8008856:	eb4a 0a06 	adc.w	sl, sl, r6
 800885a:	f04f 0100 	mov.w	r1, #0
 800885e:	f04f 0200 	mov.w	r2, #0
 8008862:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008866:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800886a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800886e:	4689      	mov	r9, r1
 8008870:	4692      	mov	sl, r2
 8008872:	eb19 0005 	adds.w	r0, r9, r5
 8008876:	eb4a 0106 	adc.w	r1, sl, r6
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	461d      	mov	r5, r3
 8008880:	f04f 0600 	mov.w	r6, #0
 8008884:	196b      	adds	r3, r5, r5
 8008886:	eb46 0406 	adc.w	r4, r6, r6
 800888a:	461a      	mov	r2, r3
 800888c:	4623      	mov	r3, r4
 800888e:	f7f8 fa0b 	bl	8000ca8 <__aeabi_uldivmod>
 8008892:	4603      	mov	r3, r0
 8008894:	460c      	mov	r4, r1
 8008896:	461a      	mov	r2, r3
 8008898:	4b2c      	ldr	r3, [pc, #176]	; (800894c <UART_SetConfig+0x384>)
 800889a:	fba3 1302 	umull	r1, r3, r3, r2
 800889e:	095b      	lsrs	r3, r3, #5
 80088a0:	2164      	movs	r1, #100	; 0x64
 80088a2:	fb01 f303 	mul.w	r3, r1, r3
 80088a6:	1ad3      	subs	r3, r2, r3
 80088a8:	00db      	lsls	r3, r3, #3
 80088aa:	3332      	adds	r3, #50	; 0x32
 80088ac:	4a27      	ldr	r2, [pc, #156]	; (800894c <UART_SetConfig+0x384>)
 80088ae:	fba2 2303 	umull	r2, r3, r2, r3
 80088b2:	095b      	lsrs	r3, r3, #5
 80088b4:	005b      	lsls	r3, r3, #1
 80088b6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80088ba:	4498      	add	r8, r3
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	461d      	mov	r5, r3
 80088c0:	f04f 0600 	mov.w	r6, #0
 80088c4:	46a9      	mov	r9, r5
 80088c6:	46b2      	mov	sl, r6
 80088c8:	eb19 0309 	adds.w	r3, r9, r9
 80088cc:	eb4a 040a 	adc.w	r4, sl, sl
 80088d0:	4699      	mov	r9, r3
 80088d2:	46a2      	mov	sl, r4
 80088d4:	eb19 0905 	adds.w	r9, r9, r5
 80088d8:	eb4a 0a06 	adc.w	sl, sl, r6
 80088dc:	f04f 0100 	mov.w	r1, #0
 80088e0:	f04f 0200 	mov.w	r2, #0
 80088e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80088e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80088ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80088f0:	4689      	mov	r9, r1
 80088f2:	4692      	mov	sl, r2
 80088f4:	eb19 0005 	adds.w	r0, r9, r5
 80088f8:	eb4a 0106 	adc.w	r1, sl, r6
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	461d      	mov	r5, r3
 8008902:	f04f 0600 	mov.w	r6, #0
 8008906:	196b      	adds	r3, r5, r5
 8008908:	eb46 0406 	adc.w	r4, r6, r6
 800890c:	461a      	mov	r2, r3
 800890e:	4623      	mov	r3, r4
 8008910:	f7f8 f9ca 	bl	8000ca8 <__aeabi_uldivmod>
 8008914:	4603      	mov	r3, r0
 8008916:	460c      	mov	r4, r1
 8008918:	461a      	mov	r2, r3
 800891a:	4b0c      	ldr	r3, [pc, #48]	; (800894c <UART_SetConfig+0x384>)
 800891c:	fba3 1302 	umull	r1, r3, r3, r2
 8008920:	095b      	lsrs	r3, r3, #5
 8008922:	2164      	movs	r1, #100	; 0x64
 8008924:	fb01 f303 	mul.w	r3, r1, r3
 8008928:	1ad3      	subs	r3, r2, r3
 800892a:	00db      	lsls	r3, r3, #3
 800892c:	3332      	adds	r3, #50	; 0x32
 800892e:	4a07      	ldr	r2, [pc, #28]	; (800894c <UART_SetConfig+0x384>)
 8008930:	fba2 2303 	umull	r2, r3, r2, r3
 8008934:	095b      	lsrs	r3, r3, #5
 8008936:	f003 0207 	and.w	r2, r3, #7
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4442      	add	r2, r8
 8008940:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008942:	e1b2      	b.n	8008caa <UART_SetConfig+0x6e2>
 8008944:	40011000 	.word	0x40011000
 8008948:	40011400 	.word	0x40011400
 800894c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4ad7      	ldr	r2, [pc, #860]	; (8008cb4 <UART_SetConfig+0x6ec>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d005      	beq.n	8008966 <UART_SetConfig+0x39e>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4ad6      	ldr	r2, [pc, #856]	; (8008cb8 <UART_SetConfig+0x6f0>)
 8008960:	4293      	cmp	r3, r2
 8008962:	f040 80d1 	bne.w	8008b08 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008966:	f7fe fe33 	bl	80075d0 <HAL_RCC_GetPCLK2Freq>
 800896a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	469a      	mov	sl, r3
 8008970:	f04f 0b00 	mov.w	fp, #0
 8008974:	46d0      	mov	r8, sl
 8008976:	46d9      	mov	r9, fp
 8008978:	eb18 0308 	adds.w	r3, r8, r8
 800897c:	eb49 0409 	adc.w	r4, r9, r9
 8008980:	4698      	mov	r8, r3
 8008982:	46a1      	mov	r9, r4
 8008984:	eb18 080a 	adds.w	r8, r8, sl
 8008988:	eb49 090b 	adc.w	r9, r9, fp
 800898c:	f04f 0100 	mov.w	r1, #0
 8008990:	f04f 0200 	mov.w	r2, #0
 8008994:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008998:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800899c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80089a0:	4688      	mov	r8, r1
 80089a2:	4691      	mov	r9, r2
 80089a4:	eb1a 0508 	adds.w	r5, sl, r8
 80089a8:	eb4b 0609 	adc.w	r6, fp, r9
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	4619      	mov	r1, r3
 80089b2:	f04f 0200 	mov.w	r2, #0
 80089b6:	f04f 0300 	mov.w	r3, #0
 80089ba:	f04f 0400 	mov.w	r4, #0
 80089be:	0094      	lsls	r4, r2, #2
 80089c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80089c4:	008b      	lsls	r3, r1, #2
 80089c6:	461a      	mov	r2, r3
 80089c8:	4623      	mov	r3, r4
 80089ca:	4628      	mov	r0, r5
 80089cc:	4631      	mov	r1, r6
 80089ce:	f7f8 f96b 	bl	8000ca8 <__aeabi_uldivmod>
 80089d2:	4603      	mov	r3, r0
 80089d4:	460c      	mov	r4, r1
 80089d6:	461a      	mov	r2, r3
 80089d8:	4bb8      	ldr	r3, [pc, #736]	; (8008cbc <UART_SetConfig+0x6f4>)
 80089da:	fba3 2302 	umull	r2, r3, r3, r2
 80089de:	095b      	lsrs	r3, r3, #5
 80089e0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	469b      	mov	fp, r3
 80089e8:	f04f 0c00 	mov.w	ip, #0
 80089ec:	46d9      	mov	r9, fp
 80089ee:	46e2      	mov	sl, ip
 80089f0:	eb19 0309 	adds.w	r3, r9, r9
 80089f4:	eb4a 040a 	adc.w	r4, sl, sl
 80089f8:	4699      	mov	r9, r3
 80089fa:	46a2      	mov	sl, r4
 80089fc:	eb19 090b 	adds.w	r9, r9, fp
 8008a00:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008a04:	f04f 0100 	mov.w	r1, #0
 8008a08:	f04f 0200 	mov.w	r2, #0
 8008a0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a10:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008a14:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008a18:	4689      	mov	r9, r1
 8008a1a:	4692      	mov	sl, r2
 8008a1c:	eb1b 0509 	adds.w	r5, fp, r9
 8008a20:	eb4c 060a 	adc.w	r6, ip, sl
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	4619      	mov	r1, r3
 8008a2a:	f04f 0200 	mov.w	r2, #0
 8008a2e:	f04f 0300 	mov.w	r3, #0
 8008a32:	f04f 0400 	mov.w	r4, #0
 8008a36:	0094      	lsls	r4, r2, #2
 8008a38:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008a3c:	008b      	lsls	r3, r1, #2
 8008a3e:	461a      	mov	r2, r3
 8008a40:	4623      	mov	r3, r4
 8008a42:	4628      	mov	r0, r5
 8008a44:	4631      	mov	r1, r6
 8008a46:	f7f8 f92f 	bl	8000ca8 <__aeabi_uldivmod>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	460c      	mov	r4, r1
 8008a4e:	461a      	mov	r2, r3
 8008a50:	4b9a      	ldr	r3, [pc, #616]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008a52:	fba3 1302 	umull	r1, r3, r3, r2
 8008a56:	095b      	lsrs	r3, r3, #5
 8008a58:	2164      	movs	r1, #100	; 0x64
 8008a5a:	fb01 f303 	mul.w	r3, r1, r3
 8008a5e:	1ad3      	subs	r3, r2, r3
 8008a60:	011b      	lsls	r3, r3, #4
 8008a62:	3332      	adds	r3, #50	; 0x32
 8008a64:	4a95      	ldr	r2, [pc, #596]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008a66:	fba2 2303 	umull	r2, r3, r2, r3
 8008a6a:	095b      	lsrs	r3, r3, #5
 8008a6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a70:	4498      	add	r8, r3
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	469b      	mov	fp, r3
 8008a76:	f04f 0c00 	mov.w	ip, #0
 8008a7a:	46d9      	mov	r9, fp
 8008a7c:	46e2      	mov	sl, ip
 8008a7e:	eb19 0309 	adds.w	r3, r9, r9
 8008a82:	eb4a 040a 	adc.w	r4, sl, sl
 8008a86:	4699      	mov	r9, r3
 8008a88:	46a2      	mov	sl, r4
 8008a8a:	eb19 090b 	adds.w	r9, r9, fp
 8008a8e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008a92:	f04f 0100 	mov.w	r1, #0
 8008a96:	f04f 0200 	mov.w	r2, #0
 8008a9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a9e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008aa2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008aa6:	4689      	mov	r9, r1
 8008aa8:	4692      	mov	sl, r2
 8008aaa:	eb1b 0509 	adds.w	r5, fp, r9
 8008aae:	eb4c 060a 	adc.w	r6, ip, sl
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	f04f 0200 	mov.w	r2, #0
 8008abc:	f04f 0300 	mov.w	r3, #0
 8008ac0:	f04f 0400 	mov.w	r4, #0
 8008ac4:	0094      	lsls	r4, r2, #2
 8008ac6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008aca:	008b      	lsls	r3, r1, #2
 8008acc:	461a      	mov	r2, r3
 8008ace:	4623      	mov	r3, r4
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	4631      	mov	r1, r6
 8008ad4:	f7f8 f8e8 	bl	8000ca8 <__aeabi_uldivmod>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	460c      	mov	r4, r1
 8008adc:	461a      	mov	r2, r3
 8008ade:	4b77      	ldr	r3, [pc, #476]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8008ae4:	095b      	lsrs	r3, r3, #5
 8008ae6:	2164      	movs	r1, #100	; 0x64
 8008ae8:	fb01 f303 	mul.w	r3, r1, r3
 8008aec:	1ad3      	subs	r3, r2, r3
 8008aee:	011b      	lsls	r3, r3, #4
 8008af0:	3332      	adds	r3, #50	; 0x32
 8008af2:	4a72      	ldr	r2, [pc, #456]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008af4:	fba2 2303 	umull	r2, r3, r2, r3
 8008af8:	095b      	lsrs	r3, r3, #5
 8008afa:	f003 020f 	and.w	r2, r3, #15
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4442      	add	r2, r8
 8008b04:	609a      	str	r2, [r3, #8]
 8008b06:	e0d0      	b.n	8008caa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b08:	f7fe fd4e 	bl	80075a8 <HAL_RCC_GetPCLK1Freq>
 8008b0c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	469a      	mov	sl, r3
 8008b12:	f04f 0b00 	mov.w	fp, #0
 8008b16:	46d0      	mov	r8, sl
 8008b18:	46d9      	mov	r9, fp
 8008b1a:	eb18 0308 	adds.w	r3, r8, r8
 8008b1e:	eb49 0409 	adc.w	r4, r9, r9
 8008b22:	4698      	mov	r8, r3
 8008b24:	46a1      	mov	r9, r4
 8008b26:	eb18 080a 	adds.w	r8, r8, sl
 8008b2a:	eb49 090b 	adc.w	r9, r9, fp
 8008b2e:	f04f 0100 	mov.w	r1, #0
 8008b32:	f04f 0200 	mov.w	r2, #0
 8008b36:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008b3a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008b3e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008b42:	4688      	mov	r8, r1
 8008b44:	4691      	mov	r9, r2
 8008b46:	eb1a 0508 	adds.w	r5, sl, r8
 8008b4a:	eb4b 0609 	adc.w	r6, fp, r9
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	4619      	mov	r1, r3
 8008b54:	f04f 0200 	mov.w	r2, #0
 8008b58:	f04f 0300 	mov.w	r3, #0
 8008b5c:	f04f 0400 	mov.w	r4, #0
 8008b60:	0094      	lsls	r4, r2, #2
 8008b62:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008b66:	008b      	lsls	r3, r1, #2
 8008b68:	461a      	mov	r2, r3
 8008b6a:	4623      	mov	r3, r4
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	4631      	mov	r1, r6
 8008b70:	f7f8 f89a 	bl	8000ca8 <__aeabi_uldivmod>
 8008b74:	4603      	mov	r3, r0
 8008b76:	460c      	mov	r4, r1
 8008b78:	461a      	mov	r2, r3
 8008b7a:	4b50      	ldr	r3, [pc, #320]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008b7c:	fba3 2302 	umull	r2, r3, r3, r2
 8008b80:	095b      	lsrs	r3, r3, #5
 8008b82:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	469b      	mov	fp, r3
 8008b8a:	f04f 0c00 	mov.w	ip, #0
 8008b8e:	46d9      	mov	r9, fp
 8008b90:	46e2      	mov	sl, ip
 8008b92:	eb19 0309 	adds.w	r3, r9, r9
 8008b96:	eb4a 040a 	adc.w	r4, sl, sl
 8008b9a:	4699      	mov	r9, r3
 8008b9c:	46a2      	mov	sl, r4
 8008b9e:	eb19 090b 	adds.w	r9, r9, fp
 8008ba2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008ba6:	f04f 0100 	mov.w	r1, #0
 8008baa:	f04f 0200 	mov.w	r2, #0
 8008bae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008bb2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008bb6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008bba:	4689      	mov	r9, r1
 8008bbc:	4692      	mov	sl, r2
 8008bbe:	eb1b 0509 	adds.w	r5, fp, r9
 8008bc2:	eb4c 060a 	adc.w	r6, ip, sl
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	685b      	ldr	r3, [r3, #4]
 8008bca:	4619      	mov	r1, r3
 8008bcc:	f04f 0200 	mov.w	r2, #0
 8008bd0:	f04f 0300 	mov.w	r3, #0
 8008bd4:	f04f 0400 	mov.w	r4, #0
 8008bd8:	0094      	lsls	r4, r2, #2
 8008bda:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008bde:	008b      	lsls	r3, r1, #2
 8008be0:	461a      	mov	r2, r3
 8008be2:	4623      	mov	r3, r4
 8008be4:	4628      	mov	r0, r5
 8008be6:	4631      	mov	r1, r6
 8008be8:	f7f8 f85e 	bl	8000ca8 <__aeabi_uldivmod>
 8008bec:	4603      	mov	r3, r0
 8008bee:	460c      	mov	r4, r1
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	4b32      	ldr	r3, [pc, #200]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008bf4:	fba3 1302 	umull	r1, r3, r3, r2
 8008bf8:	095b      	lsrs	r3, r3, #5
 8008bfa:	2164      	movs	r1, #100	; 0x64
 8008bfc:	fb01 f303 	mul.w	r3, r1, r3
 8008c00:	1ad3      	subs	r3, r2, r3
 8008c02:	011b      	lsls	r3, r3, #4
 8008c04:	3332      	adds	r3, #50	; 0x32
 8008c06:	4a2d      	ldr	r2, [pc, #180]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008c08:	fba2 2303 	umull	r2, r3, r2, r3
 8008c0c:	095b      	lsrs	r3, r3, #5
 8008c0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c12:	4498      	add	r8, r3
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	469b      	mov	fp, r3
 8008c18:	f04f 0c00 	mov.w	ip, #0
 8008c1c:	46d9      	mov	r9, fp
 8008c1e:	46e2      	mov	sl, ip
 8008c20:	eb19 0309 	adds.w	r3, r9, r9
 8008c24:	eb4a 040a 	adc.w	r4, sl, sl
 8008c28:	4699      	mov	r9, r3
 8008c2a:	46a2      	mov	sl, r4
 8008c2c:	eb19 090b 	adds.w	r9, r9, fp
 8008c30:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008c34:	f04f 0100 	mov.w	r1, #0
 8008c38:	f04f 0200 	mov.w	r2, #0
 8008c3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c40:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008c44:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008c48:	4689      	mov	r9, r1
 8008c4a:	4692      	mov	sl, r2
 8008c4c:	eb1b 0509 	adds.w	r5, fp, r9
 8008c50:	eb4c 060a 	adc.w	r6, ip, sl
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	4619      	mov	r1, r3
 8008c5a:	f04f 0200 	mov.w	r2, #0
 8008c5e:	f04f 0300 	mov.w	r3, #0
 8008c62:	f04f 0400 	mov.w	r4, #0
 8008c66:	0094      	lsls	r4, r2, #2
 8008c68:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008c6c:	008b      	lsls	r3, r1, #2
 8008c6e:	461a      	mov	r2, r3
 8008c70:	4623      	mov	r3, r4
 8008c72:	4628      	mov	r0, r5
 8008c74:	4631      	mov	r1, r6
 8008c76:	f7f8 f817 	bl	8000ca8 <__aeabi_uldivmod>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	460c      	mov	r4, r1
 8008c7e:	461a      	mov	r2, r3
 8008c80:	4b0e      	ldr	r3, [pc, #56]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008c82:	fba3 1302 	umull	r1, r3, r3, r2
 8008c86:	095b      	lsrs	r3, r3, #5
 8008c88:	2164      	movs	r1, #100	; 0x64
 8008c8a:	fb01 f303 	mul.w	r3, r1, r3
 8008c8e:	1ad3      	subs	r3, r2, r3
 8008c90:	011b      	lsls	r3, r3, #4
 8008c92:	3332      	adds	r3, #50	; 0x32
 8008c94:	4a09      	ldr	r2, [pc, #36]	; (8008cbc <UART_SetConfig+0x6f4>)
 8008c96:	fba2 2303 	umull	r2, r3, r2, r3
 8008c9a:	095b      	lsrs	r3, r3, #5
 8008c9c:	f003 020f 	and.w	r2, r3, #15
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4442      	add	r2, r8
 8008ca6:	609a      	str	r2, [r3, #8]
}
 8008ca8:	e7ff      	b.n	8008caa <UART_SetConfig+0x6e2>
 8008caa:	bf00      	nop
 8008cac:	3714      	adds	r7, #20
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb4:	40011000 	.word	0x40011000
 8008cb8:	40011400 	.word	0x40011400
 8008cbc:	51eb851f 	.word	0x51eb851f

08008cc0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b085      	sub	sp, #20
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d029      	beq.n	8008d2e <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008ce6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008cea:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008cf4:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8008cfa:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8008d00:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8008d06:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8008d0c:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8008d12:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8008d18:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8008d1e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	4313      	orrs	r3, r2
 8008d24:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	601a      	str	r2, [r3, #0]
 8008d2c:	e034      	b.n	8008d98 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008d3a:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008d44:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8008d4a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008d5e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008d62:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008d6c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8008d72:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8008d78:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8008d7e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8008d84:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008d86:	68ba      	ldr	r2, [r7, #8]
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	68fa      	ldr	r2, [r7, #12]
 8008d90:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	68ba      	ldr	r2, [r7, #8]
 8008d96:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3714      	adds	r7, #20
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr

08008da6 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008da6:	b480      	push	{r7}
 8008da8:	b087      	sub	sp, #28
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	60f8      	str	r0, [r7, #12]
 8008dae:	60b9      	str	r1, [r7, #8]
 8008db0:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8008db2:	2300      	movs	r3, #0
 8008db4:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8008db6:	2300      	movs	r3, #0
 8008db8:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d02e      	beq.n	8008e1e <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008dcc:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008ddc:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	3b01      	subs	r3, #1
 8008de4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008de6:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	3b01      	subs	r3, #1
 8008dee:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008df0:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	3b01      	subs	r3, #1
 8008df8:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008dfa:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	695b      	ldr	r3, [r3, #20]
 8008e00:	3b01      	subs	r3, #1
 8008e02:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008e04:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	699b      	ldr	r3, [r3, #24]
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	697a      	ldr	r2, [r7, #20]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	697a      	ldr	r2, [r7, #20]
 8008e1a:	609a      	str	r2, [r3, #8]
 8008e1c:	e03b      	b.n	8008e96 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008e2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e2e:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	68db      	ldr	r3, [r3, #12]
 8008e34:	3b01      	subs	r3, #1
 8008e36:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	695b      	ldr	r3, [r3, #20]
 8008e3c:	3b01      	subs	r3, #1
 8008e3e:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008e40:	4313      	orrs	r3, r2
 8008e42:	697a      	ldr	r2, [r7, #20]
 8008e44:	4313      	orrs	r3, r2
 8008e46:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	68db      	ldr	r3, [r3, #12]
 8008e4c:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008e54:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	3b01      	subs	r3, #1
 8008e62:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008e64:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	3b01      	subs	r3, #1
 8008e6c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8008e6e:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	3b01      	subs	r3, #1
 8008e76:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8008e78:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	699b      	ldr	r3, [r3, #24]
 8008e7e:	3b01      	subs	r3, #1
 8008e80:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008e82:	4313      	orrs	r3, r2
 8008e84:	693a      	ldr	r2, [r7, #16]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	697a      	ldr	r2, [r7, #20]
 8008e8e:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	693a      	ldr	r2, [r7, #16]
 8008e94:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	371c      	adds	r7, #28
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b086      	sub	sp, #24
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008ec0:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	3b01      	subs	r3, #1
 8008ec8:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008eca:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8008ed6:	693a      	ldr	r2, [r7, #16]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008edc:	f000 f8be 	bl	800905c <HAL_GetTick>
 8008ee0:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008ee2:	e010      	b.n	8008f06 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008eea:	d00c      	beq.n	8008f06 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d007      	beq.n	8008f02 <FMC_SDRAM_SendCommand+0x5e>
 8008ef2:	f000 f8b3 	bl	800905c <HAL_GetTick>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	1ad3      	subs	r3, r2, r3
 8008efc:	687a      	ldr	r2, [r7, #4]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d201      	bcs.n	8008f06 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e006      	b.n	8008f14 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	699b      	ldr	r3, [r3, #24]
 8008f0a:	f003 0320 	and.w	r3, r3, #32
 8008f0e:	2b20      	cmp	r3, #32
 8008f10:	d0e8      	beq.n	8008ee4 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3718      	adds	r7, #24
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	695a      	ldr	r2, [r3, #20]
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	005b      	lsls	r3, r3, #1
 8008f2e:	431a      	orrs	r2, r3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8008f34:	2300      	movs	r3, #0
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	370c      	adds	r7, #12
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr

08008f42 <TM_DELAY_1msHandler>:
	/* Return pointer */
	return Timer;
}

/* 1ms function called when systick makes interrupt */
__weak void TM_DELAY_1msHandler(void) {
 8008f42:	b480      	push	{r7}
 8008f44:	af00      	add	r7, sp, #0
	/* NOTE: This function Should not be modified, when the callback is needed,
           the TM_DELAY_1msHandler could be implemented in the user file
	*/
}
 8008f46:	bf00      	nop
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <HAL_IncTick>:
/***************************************************/
/*       Custom HAL function implementations       */
/***************************************************/

/* Called from Systick handler */
void HAL_IncTick(void) {
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b082      	sub	sp, #8
 8008f54:	af00      	add	r7, sp, #0
	uint8_t i;
	
	/* Increase system time */
	TM_Time++;
 8008f56:	4b3e      	ldr	r3, [pc, #248]	; (8009050 <HAL_IncTick+0x100>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	4a3c      	ldr	r2, [pc, #240]	; (8009050 <HAL_IncTick+0x100>)
 8008f5e:	6013      	str	r3, [r2, #0]
	
	/* Decrease other system time */
	if (TM_Time2) {
 8008f60:	4b3c      	ldr	r3, [pc, #240]	; (8009054 <HAL_IncTick+0x104>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d004      	beq.n	8008f72 <HAL_IncTick+0x22>
		TM_Time2--;
 8008f68:	4b3a      	ldr	r3, [pc, #232]	; (8009054 <HAL_IncTick+0x104>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	4a39      	ldr	r2, [pc, #228]	; (8009054 <HAL_IncTick+0x104>)
 8008f70:	6013      	str	r3, [r2, #0]
	}
	
	/* Check for timers */
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 8008f72:	2300      	movs	r3, #0
 8008f74:	71fb      	strb	r3, [r7, #7]
 8008f76:	e05f      	b.n	8009038 <HAL_IncTick+0xe8>
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8008f78:	79fb      	ldrb	r3, [r7, #7]
 8008f7a:	4a37      	ldr	r2, [pc, #220]	; (8009058 <HAL_IncTick+0x108>)
 8008f7c:	009b      	lsls	r3, r3, #2
 8008f7e:	4413      	add	r3, r2
 8008f80:	685b      	ldr	r3, [r3, #4]
		if (
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d055      	beq.n	8009032 <HAL_IncTick+0xe2>
			CustomTimers.Timers[i]->Flags.F.CNTEN /*!< Timer is enabled */
 8008f86:	79fb      	ldrb	r3, [r7, #7]
 8008f88:	4a33      	ldr	r2, [pc, #204]	; (8009058 <HAL_IncTick+0x108>)
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	4413      	add	r3, r2
 8008f8e:	685b      	ldr	r3, [r3, #4]
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	f003 0302 	and.w	r3, r3, #2
 8008f96:	b2db      	uxtb	r3, r3
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d04a      	beq.n	8009032 <HAL_IncTick+0xe2>
		) {
			/* Decrease counter if needed */
			if (CustomTimers.Timers[i]->CNT) {
 8008f9c:	79fb      	ldrb	r3, [r7, #7]
 8008f9e:	4a2e      	ldr	r2, [pc, #184]	; (8009058 <HAL_IncTick+0x108>)
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	4413      	add	r3, r2
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d007      	beq.n	8008fbc <HAL_IncTick+0x6c>
				CustomTimers.Timers[i]->CNT--;
 8008fac:	79fb      	ldrb	r3, [r7, #7]
 8008fae:	4a2a      	ldr	r2, [pc, #168]	; (8009058 <HAL_IncTick+0x108>)
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	4413      	add	r3, r2
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	689a      	ldr	r2, [r3, #8]
 8008fb8:	3a01      	subs	r2, #1
 8008fba:	609a      	str	r2, [r3, #8]
			}

			/* Check if count is zero */
			if (CustomTimers.Timers[i]->CNT == 0) {
 8008fbc:	79fb      	ldrb	r3, [r7, #7]
 8008fbe:	4a26      	ldr	r2, [pc, #152]	; (8009058 <HAL_IncTick+0x108>)
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	4413      	add	r3, r2
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	689b      	ldr	r3, [r3, #8]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d132      	bne.n	8009032 <HAL_IncTick+0xe2>
				/* Call user callback function */
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i], CustomTimers.Timers[i]->UserParameters);
 8008fcc:	79fb      	ldrb	r3, [r7, #7]
 8008fce:	4a22      	ldr	r2, [pc, #136]	; (8009058 <HAL_IncTick+0x108>)
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	4413      	add	r3, r2
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	68da      	ldr	r2, [r3, #12]
 8008fd8:	79fb      	ldrb	r3, [r7, #7]
 8008fda:	491f      	ldr	r1, [pc, #124]	; (8009058 <HAL_IncTick+0x108>)
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	440b      	add	r3, r1
 8008fe0:	6858      	ldr	r0, [r3, #4]
 8008fe2:	79fb      	ldrb	r3, [r7, #7]
 8008fe4:	491c      	ldr	r1, [pc, #112]	; (8009058 <HAL_IncTick+0x108>)
 8008fe6:	009b      	lsls	r3, r3, #2
 8008fe8:	440b      	add	r3, r1
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	691b      	ldr	r3, [r3, #16]
 8008fee:	4619      	mov	r1, r3
 8008ff0:	4790      	blx	r2

				/* Set new counter value */
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8008ff2:	79fb      	ldrb	r3, [r7, #7]
 8008ff4:	4a18      	ldr	r2, [pc, #96]	; (8009058 <HAL_IncTick+0x108>)
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	685a      	ldr	r2, [r3, #4]
 8008ffc:	79fb      	ldrb	r3, [r7, #7]
 8008ffe:	4916      	ldr	r1, [pc, #88]	; (8009058 <HAL_IncTick+0x108>)
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	440b      	add	r3, r1
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	6852      	ldr	r2, [r2, #4]
 8009008:	609a      	str	r2, [r3, #8]

				/* Disable timer if auto reload feature is not used */
				if (!CustomTimers.Timers[i]->Flags.F.AREN) {
 800900a:	79fb      	ldrb	r3, [r7, #7]
 800900c:	4a12      	ldr	r2, [pc, #72]	; (8009058 <HAL_IncTick+0x108>)
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	4413      	add	r3, r2
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	b2db      	uxtb	r3, r3
 800901c:	2b00      	cmp	r3, #0
 800901e:	d108      	bne.n	8009032 <HAL_IncTick+0xe2>
					/* Disable counter */
					CustomTimers.Timers[i]->Flags.F.CNTEN = 0;
 8009020:	79fb      	ldrb	r3, [r7, #7]
 8009022:	4a0d      	ldr	r2, [pc, #52]	; (8009058 <HAL_IncTick+0x108>)
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	4413      	add	r3, r2
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	7813      	ldrb	r3, [r2, #0]
 800902c:	f36f 0341 	bfc	r3, #1, #1
 8009030:	7013      	strb	r3, [r2, #0]
	for (i = 0; i < CustomTimers.Count; i++) {
 8009032:	79fb      	ldrb	r3, [r7, #7]
 8009034:	3301      	adds	r3, #1
 8009036:	71fb      	strb	r3, [r7, #7]
 8009038:	4b07      	ldr	r3, [pc, #28]	; (8009058 <HAL_IncTick+0x108>)
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	79fa      	ldrb	r2, [r7, #7]
 800903e:	429a      	cmp	r2, r3
 8009040:	d39a      	bcc.n	8008f78 <HAL_IncTick+0x28>
			}
		}
	}
	
	/* Call 1ms interrupt handler function */
	TM_DELAY_1msHandler();
 8009042:	f7ff ff7e 	bl	8008f42 <TM_DELAY_1msHandler>
}
 8009046:	bf00      	nop
 8009048:	3708      	adds	r7, #8
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	20000230 	.word	0x20000230
 8009054:	2000022c 	.word	0x2000022c
 8009058:	20000234 	.word	0x20000234

0800905c <HAL_GetTick>:
			}
		}
	}
}

uint32_t HAL_GetTick(void) {
 800905c:	b480      	push	{r7}
 800905e:	af00      	add	r7, sp, #0
	/* Return current time in milliseconds */
	return TM_Time;
 8009060:	4b03      	ldr	r3, [pc, #12]	; (8009070 <HAL_GetTick+0x14>)
 8009062:	681b      	ldr	r3, [r3, #0]
}
 8009064:	4618      	mov	r0, r3
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop
 8009070:	20000230 	.word	0x20000230

08009074 <DMA2D_Convert565ToARGB8888>:
static DMA2D_HandleTypeDef DMA2DHandle;
//static DMA2D_FG_InitTypeDef GRAPHIC_DMA2D_FG_InitStruct;
volatile TM_INT_DMA2D_t DIS;

/* Convert function */
static void DMA2D_Convert565ToARGB8888(uint32_t color) {
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
	/* Input color: RRRRR GGGGGG BBBBB */
	/* Output color: RRRRR000 GGGGGG00 BBBBB000 */
    DMA2D_Color = color;
 800907c:	4a04      	ldr	r2, [pc, #16]	; (8009090 <DMA2D_Convert565ToARGB8888+0x1c>)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6013      	str	r3, [r2, #0]
}
 8009082:	bf00      	nop
 8009084:	370c      	adds	r7, #12
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	20000018 	.word	0x20000018

08009094 <TM_DMA2DGRAPHIC_Init>:
void TM_INT_DMA2DGRAPHIC_InitAndTransfer(void);
void TM_INT_DMA2DGRAPHIC_SetMemory(uint32_t MemoryAddress, uint32_t Offset, uint32_t NumberOfLine, uint32_t PixelPerLine);
void TM_INT_DMA2DGRAPHIC_DrawCircleCorner(int16_t x0, int16_t y0, int16_t r, uint8_t corner, uint32_t color);
void TM_INT_DMA2DGRAPHIC_DrawFilledCircleCorner(int16_t x0, int16_t y0, int16_t r, uint8_t corner, uint32_t color);

void TM_DMA2DGRAPHIC_Init(void) {
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
	/* Internal settings */
	DIS.StartAddress = DMA2D_GRAPHIC_RAM_ADDR;
 800909a:	4b23      	ldr	r3, [pc, #140]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 800909c:	f04f 4250 	mov.w	r2, #3489660928	; 0xd0000000
 80090a0:	609a      	str	r2, [r3, #8]
	DIS.Offset = 0;
 80090a2:	4b21      	ldr	r3, [pc, #132]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090a4:	2200      	movs	r2, #0
 80090a6:	615a      	str	r2, [r3, #20]
	DIS.Width = DMA2D_GRAPHIC_LCD_WIDTH;
 80090a8:	4b1f      	ldr	r3, [pc, #124]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090aa:	22f0      	movs	r2, #240	; 0xf0
 80090ac:	801a      	strh	r2, [r3, #0]
	DIS.Height = DMA2D_GRAPHIC_LCD_HEIGHT;
 80090ae:	4b1e      	ldr	r3, [pc, #120]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090b0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80090b4:	805a      	strh	r2, [r3, #2]
	DIS.Pixels = DMA2D_GRAPHIC_PIXELS;
 80090b6:	4b1c      	ldr	r3, [pc, #112]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090b8:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 80090bc:	619a      	str	r2, [r3, #24]
	DIS.CurrentHeight = DMA2D_GRAPHIC_LCD_WIDTH;
 80090be:	4b1a      	ldr	r3, [pc, #104]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090c0:	22f0      	movs	r2, #240	; 0xf0
 80090c2:	80da      	strh	r2, [r3, #6]
	DIS.CurrentWidth = DMA2D_GRAPHIC_LCD_HEIGHT;
 80090c4:	4b18      	ldr	r3, [pc, #96]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090c6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80090ca:	809a      	strh	r2, [r3, #4]
	DIS.Orientation = 0;
 80090cc:	4b16      	ldr	r3, [pc, #88]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090ce:	2200      	movs	r2, #0
 80090d0:	775a      	strb	r2, [r3, #29]
	DIS.PixelSize = 2;
 80090d2:	4b15      	ldr	r3, [pc, #84]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090d4:	2202      	movs	r2, #2
 80090d6:	779a      	strb	r2, [r3, #30]
	DIS.LayerOffset = DMA2D_GRAPHIC_LCD_WIDTH * DMA2D_GRAPHIC_LCD_HEIGHT * DIS.PixelSize;
 80090d8:	4b13      	ldr	r3, [pc, #76]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090da:	7f9b      	ldrb	r3, [r3, #30]
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	461a      	mov	r2, r3
 80090e0:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80090e4:	fb03 f302 	mul.w	r3, r3, r2
 80090e8:	461a      	mov	r2, r3
 80090ea:	4b0f      	ldr	r3, [pc, #60]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090ec:	60da      	str	r2, [r3, #12]
	DIS.LayerNumber = 0;
 80090ee:	4b0e      	ldr	r3, [pc, #56]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 80090f0:	2200      	movs	r2, #0
 80090f2:	741a      	strb	r2, [r3, #16]
	
	/* Set DMA2D instance value */
	DMA2DHandle.Instance = DMA2D;
 80090f4:	4b0d      	ldr	r3, [pc, #52]	; (800912c <TM_DMA2DGRAPHIC_Init+0x98>)
 80090f6:	4a0e      	ldr	r2, [pc, #56]	; (8009130 <TM_DMA2DGRAPHIC_Init+0x9c>)
 80090f8:	601a      	str	r2, [r3, #0]
	
	/* Enable DMA2D clock */
	__HAL_RCC_DMA2D_CLK_ENABLE();
 80090fa:	2300      	movs	r3, #0
 80090fc:	607b      	str	r3, [r7, #4]
 80090fe:	4b0d      	ldr	r3, [pc, #52]	; (8009134 <TM_DMA2DGRAPHIC_Init+0xa0>)
 8009100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009102:	4a0c      	ldr	r2, [pc, #48]	; (8009134 <TM_DMA2DGRAPHIC_Init+0xa0>)
 8009104:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009108:	6313      	str	r3, [r2, #48]	; 0x30
 800910a:	4b0a      	ldr	r3, [pc, #40]	; (8009134 <TM_DMA2DGRAPHIC_Init+0xa0>)
 800910c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800910e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009112:	607b      	str	r3, [r7, #4]
 8009114:	687b      	ldr	r3, [r7, #4]
	
	/* Initialized */
	DIS.Initialized = 1;
 8009116:	4b04      	ldr	r3, [pc, #16]	; (8009128 <TM_DMA2DGRAPHIC_Init+0x94>)
 8009118:	2201      	movs	r2, #1
 800911a:	771a      	strb	r2, [r3, #28]
}
 800911c:	bf00      	nop
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr
 8009128:	20006fbc 	.word	0x20006fbc
 800912c:	2000024c 	.word	0x2000024c
 8009130:	4002b000 	.word	0x4002b000
 8009134:	40023800 	.word	0x40023800

08009138 <TM_DMA2DGRAPHIC_SetLayer>:

void TM_DMA2DGRAPHIC_SetLayer(uint8_t layer_number) {
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	4603      	mov	r3, r0
 8009140:	71fb      	strb	r3, [r7, #7]
	/* Set offset */
	DIS.Offset = (layer_number) * DIS.LayerOffset;
 8009142:	79fb      	ldrb	r3, [r7, #7]
 8009144:	4a07      	ldr	r2, [pc, #28]	; (8009164 <TM_DMA2DGRAPHIC_SetLayer+0x2c>)
 8009146:	68d2      	ldr	r2, [r2, #12]
 8009148:	fb02 f303 	mul.w	r3, r2, r3
 800914c:	4a05      	ldr	r2, [pc, #20]	; (8009164 <TM_DMA2DGRAPHIC_SetLayer+0x2c>)
 800914e:	6153      	str	r3, [r2, #20]
	DIS.LayerNumber = layer_number;
 8009150:	4a04      	ldr	r2, [pc, #16]	; (8009164 <TM_DMA2DGRAPHIC_SetLayer+0x2c>)
 8009152:	79fb      	ldrb	r3, [r7, #7]
 8009154:	7413      	strb	r3, [r2, #16]
}
 8009156:	bf00      	nop
 8009158:	370c      	adds	r7, #12
 800915a:	46bd      	mov	sp, r7
 800915c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009160:	4770      	bx	lr
 8009162:	bf00      	nop
 8009164:	20006fbc 	.word	0x20006fbc

08009168 <TM_DMA2DGRAPHIC_DrawPixel>:

void TM_DMA2DGRAPHIC_DrawPixel(uint16_t x, uint16_t y, uint32_t color) {
 8009168:	b490      	push	{r4, r7}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	4603      	mov	r3, r0
 8009170:	603a      	str	r2, [r7, #0]
 8009172:	80fb      	strh	r3, [r7, #6]
 8009174:	460b      	mov	r3, r1
 8009176:	80bb      	strh	r3, [r7, #4]
	if (DIS.Orientation == 1) { /* Normal */
 8009178:	4b47      	ldr	r3, [pc, #284]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 800917a:	7f5b      	ldrb	r3, [r3, #29]
 800917c:	b2db      	uxtb	r3, r3
 800917e:	2b01      	cmp	r3, #1
 8009180:	d117      	bne.n	80091b2 <TM_DMA2DGRAPHIC_DrawPixel+0x4a>
		*(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * (y * DIS.Width + x)) = color;
 8009182:	4b45      	ldr	r3, [pc, #276]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009184:	689a      	ldr	r2, [r3, #8]
 8009186:	4b44      	ldr	r3, [pc, #272]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009188:	695b      	ldr	r3, [r3, #20]
 800918a:	4413      	add	r3, r2
 800918c:	4a42      	ldr	r2, [pc, #264]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 800918e:	7f92      	ldrb	r2, [r2, #30]
 8009190:	b2d2      	uxtb	r2, r2
 8009192:	4610      	mov	r0, r2
 8009194:	88ba      	ldrh	r2, [r7, #4]
 8009196:	4940      	ldr	r1, [pc, #256]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009198:	8809      	ldrh	r1, [r1, #0]
 800919a:	b289      	uxth	r1, r1
 800919c:	fb01 f102 	mul.w	r1, r1, r2
 80091a0:	88fa      	ldrh	r2, [r7, #6]
 80091a2:	440a      	add	r2, r1
 80091a4:	fb02 f200 	mul.w	r2, r2, r0
 80091a8:	4413      	add	r3, r2
 80091aa:	461a      	mov	r2, r3
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	6013      	str	r3, [r2, #0]
	} else if (DIS.Orientation == 3) { /* 90 */ /* x + width * y */
		*(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * ((x) * DIS.Width + DIS.Width - y - 1)) = color;
	} else if (DIS.Orientation == 2) { /* 270 */
		*(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * ((DIS.Height - x - 1) * DIS.Width + y)) = color;
	}
}
 80091b0:	e06c      	b.n	800928c <TM_DMA2DGRAPHIC_DrawPixel+0x124>
	} else if (DIS.Orientation == 0) { /* 180 */
 80091b2:	4b39      	ldr	r3, [pc, #228]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 80091b4:	7f5b      	ldrb	r3, [r3, #29]
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d123      	bne.n	8009204 <TM_DMA2DGRAPHIC_DrawPixel+0x9c>
		*(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * ((DIS.Height - y - 1) * DIS.Width + (DIS.Width - x - 1))) = color;
 80091bc:	4b36      	ldr	r3, [pc, #216]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 80091be:	689a      	ldr	r2, [r3, #8]
 80091c0:	4b35      	ldr	r3, [pc, #212]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 80091c2:	695b      	ldr	r3, [r3, #20]
 80091c4:	4413      	add	r3, r2
 80091c6:	4a34      	ldr	r2, [pc, #208]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 80091c8:	7f92      	ldrb	r2, [r2, #30]
 80091ca:	b2d2      	uxtb	r2, r2
 80091cc:	4610      	mov	r0, r2
 80091ce:	4a32      	ldr	r2, [pc, #200]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 80091d0:	8852      	ldrh	r2, [r2, #2]
 80091d2:	b292      	uxth	r2, r2
 80091d4:	4611      	mov	r1, r2
 80091d6:	88ba      	ldrh	r2, [r7, #4]
 80091d8:	1a8a      	subs	r2, r1, r2
 80091da:	3a01      	subs	r2, #1
 80091dc:	492e      	ldr	r1, [pc, #184]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 80091de:	8809      	ldrh	r1, [r1, #0]
 80091e0:	b289      	uxth	r1, r1
 80091e2:	fb01 f102 	mul.w	r1, r1, r2
 80091e6:	4a2c      	ldr	r2, [pc, #176]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 80091e8:	8812      	ldrh	r2, [r2, #0]
 80091ea:	b292      	uxth	r2, r2
 80091ec:	4614      	mov	r4, r2
 80091ee:	88fa      	ldrh	r2, [r7, #6]
 80091f0:	1aa2      	subs	r2, r4, r2
 80091f2:	3a01      	subs	r2, #1
 80091f4:	440a      	add	r2, r1
 80091f6:	fb02 f200 	mul.w	r2, r2, r0
 80091fa:	4413      	add	r3, r2
 80091fc:	461a      	mov	r2, r3
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	6013      	str	r3, [r2, #0]
}
 8009202:	e043      	b.n	800928c <TM_DMA2DGRAPHIC_DrawPixel+0x124>
	} else if (DIS.Orientation == 3) { /* 90 */ /* x + width * y */
 8009204:	4b24      	ldr	r3, [pc, #144]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009206:	7f5b      	ldrb	r3, [r3, #29]
 8009208:	b2db      	uxtb	r3, r3
 800920a:	2b03      	cmp	r3, #3
 800920c:	d11c      	bne.n	8009248 <TM_DMA2DGRAPHIC_DrawPixel+0xe0>
		*(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * ((x) * DIS.Width + DIS.Width - y - 1)) = color;
 800920e:	4b22      	ldr	r3, [pc, #136]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009210:	689a      	ldr	r2, [r3, #8]
 8009212:	4b21      	ldr	r3, [pc, #132]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	4413      	add	r3, r2
 8009218:	4a1f      	ldr	r2, [pc, #124]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 800921a:	7f92      	ldrb	r2, [r2, #30]
 800921c:	b2d2      	uxtb	r2, r2
 800921e:	4610      	mov	r0, r2
 8009220:	88fa      	ldrh	r2, [r7, #6]
 8009222:	491d      	ldr	r1, [pc, #116]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009224:	8809      	ldrh	r1, [r1, #0]
 8009226:	b289      	uxth	r1, r1
 8009228:	fb01 f202 	mul.w	r2, r1, r2
 800922c:	491a      	ldr	r1, [pc, #104]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 800922e:	8809      	ldrh	r1, [r1, #0]
 8009230:	b289      	uxth	r1, r1
 8009232:	4411      	add	r1, r2
 8009234:	88ba      	ldrh	r2, [r7, #4]
 8009236:	1a8a      	subs	r2, r1, r2
 8009238:	3a01      	subs	r2, #1
 800923a:	fb02 f200 	mul.w	r2, r2, r0
 800923e:	4413      	add	r3, r2
 8009240:	461a      	mov	r2, r3
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	6013      	str	r3, [r2, #0]
}
 8009246:	e021      	b.n	800928c <TM_DMA2DGRAPHIC_DrawPixel+0x124>
	} else if (DIS.Orientation == 2) { /* 270 */
 8009248:	4b13      	ldr	r3, [pc, #76]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 800924a:	7f5b      	ldrb	r3, [r3, #29]
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2b02      	cmp	r3, #2
 8009250:	d11c      	bne.n	800928c <TM_DMA2DGRAPHIC_DrawPixel+0x124>
		*(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * ((DIS.Height - x - 1) * DIS.Width + y)) = color;
 8009252:	4b11      	ldr	r3, [pc, #68]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009254:	689a      	ldr	r2, [r3, #8]
 8009256:	4b10      	ldr	r3, [pc, #64]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	4413      	add	r3, r2
 800925c:	4a0e      	ldr	r2, [pc, #56]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 800925e:	7f92      	ldrb	r2, [r2, #30]
 8009260:	b2d2      	uxtb	r2, r2
 8009262:	4610      	mov	r0, r2
 8009264:	4a0c      	ldr	r2, [pc, #48]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009266:	8852      	ldrh	r2, [r2, #2]
 8009268:	b292      	uxth	r2, r2
 800926a:	4611      	mov	r1, r2
 800926c:	88fa      	ldrh	r2, [r7, #6]
 800926e:	1a8a      	subs	r2, r1, r2
 8009270:	3a01      	subs	r2, #1
 8009272:	4909      	ldr	r1, [pc, #36]	; (8009298 <TM_DMA2DGRAPHIC_DrawPixel+0x130>)
 8009274:	8809      	ldrh	r1, [r1, #0]
 8009276:	b289      	uxth	r1, r1
 8009278:	fb01 f102 	mul.w	r1, r1, r2
 800927c:	88ba      	ldrh	r2, [r7, #4]
 800927e:	440a      	add	r2, r1
 8009280:	fb02 f200 	mul.w	r2, r2, r0
 8009284:	4413      	add	r3, r2
 8009286:	461a      	mov	r2, r3
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	6013      	str	r3, [r2, #0]
}
 800928c:	bf00      	nop
 800928e:	3708      	adds	r7, #8
 8009290:	46bd      	mov	sp, r7
 8009292:	bc90      	pop	{r4, r7}
 8009294:	4770      	bx	lr
 8009296:	bf00      	nop
 8009298:	20006fbc 	.word	0x20006fbc

0800929c <TM_DMA2DGRAPHIC_GetPixel>:

uint32_t TM_DMA2DGRAPHIC_GetPixel(uint16_t x, uint16_t y) {
 800929c:	b490      	push	{r4, r7}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	4603      	mov	r3, r0
 80092a4:	460a      	mov	r2, r1
 80092a6:	80fb      	strh	r3, [r7, #6]
 80092a8:	4613      	mov	r3, r2
 80092aa:	80bb      	strh	r3, [r7, #4]
	if (DIS.Orientation == 1) { /* Normal */
 80092ac:	4b44      	ldr	r3, [pc, #272]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092ae:	7f5b      	ldrb	r3, [r3, #29]
 80092b0:	b2db      	uxtb	r3, r3
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d115      	bne.n	80092e2 <TM_DMA2DGRAPHIC_GetPixel+0x46>
		return *(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * (y * DIS.Width + x));
 80092b6:	4b42      	ldr	r3, [pc, #264]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092b8:	689a      	ldr	r2, [r3, #8]
 80092ba:	4b41      	ldr	r3, [pc, #260]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	4413      	add	r3, r2
 80092c0:	4a3f      	ldr	r2, [pc, #252]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092c2:	7f92      	ldrb	r2, [r2, #30]
 80092c4:	b2d2      	uxtb	r2, r2
 80092c6:	4610      	mov	r0, r2
 80092c8:	88ba      	ldrh	r2, [r7, #4]
 80092ca:	493d      	ldr	r1, [pc, #244]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092cc:	8809      	ldrh	r1, [r1, #0]
 80092ce:	b289      	uxth	r1, r1
 80092d0:	fb01 f102 	mul.w	r1, r1, r2
 80092d4:	88fa      	ldrh	r2, [r7, #6]
 80092d6:	440a      	add	r2, r1
 80092d8:	fb02 f200 	mul.w	r2, r2, r0
 80092dc:	4413      	add	r3, r2
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	e068      	b.n	80093b4 <TM_DMA2DGRAPHIC_GetPixel+0x118>
	} else if (DIS.Orientation == 0) { /* 180 */
 80092e2:	4b37      	ldr	r3, [pc, #220]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092e4:	7f5b      	ldrb	r3, [r3, #29]
 80092e6:	b2db      	uxtb	r3, r3
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d121      	bne.n	8009330 <TM_DMA2DGRAPHIC_GetPixel+0x94>
		return *(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * ((DIS.Height - y - 1) * DIS.Width + (DIS.Width - x - 1)));
 80092ec:	4b34      	ldr	r3, [pc, #208]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092ee:	689a      	ldr	r2, [r3, #8]
 80092f0:	4b33      	ldr	r3, [pc, #204]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092f2:	695b      	ldr	r3, [r3, #20]
 80092f4:	4413      	add	r3, r2
 80092f6:	4a32      	ldr	r2, [pc, #200]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 80092f8:	7f92      	ldrb	r2, [r2, #30]
 80092fa:	b2d2      	uxtb	r2, r2
 80092fc:	4610      	mov	r0, r2
 80092fe:	4a30      	ldr	r2, [pc, #192]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009300:	8852      	ldrh	r2, [r2, #2]
 8009302:	b292      	uxth	r2, r2
 8009304:	4611      	mov	r1, r2
 8009306:	88ba      	ldrh	r2, [r7, #4]
 8009308:	1a8a      	subs	r2, r1, r2
 800930a:	3a01      	subs	r2, #1
 800930c:	492c      	ldr	r1, [pc, #176]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 800930e:	8809      	ldrh	r1, [r1, #0]
 8009310:	b289      	uxth	r1, r1
 8009312:	fb01 f102 	mul.w	r1, r1, r2
 8009316:	4a2a      	ldr	r2, [pc, #168]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009318:	8812      	ldrh	r2, [r2, #0]
 800931a:	b292      	uxth	r2, r2
 800931c:	4614      	mov	r4, r2
 800931e:	88fa      	ldrh	r2, [r7, #6]
 8009320:	1aa2      	subs	r2, r4, r2
 8009322:	3a01      	subs	r2, #1
 8009324:	440a      	add	r2, r1
 8009326:	fb02 f200 	mul.w	r2, r2, r0
 800932a:	4413      	add	r3, r2
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	e041      	b.n	80093b4 <TM_DMA2DGRAPHIC_GetPixel+0x118>
	} else if (DIS.Orientation == 3) { /* 90 */ /* x + width * y */
 8009330:	4b23      	ldr	r3, [pc, #140]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009332:	7f5b      	ldrb	r3, [r3, #29]
 8009334:	b2db      	uxtb	r3, r3
 8009336:	2b03      	cmp	r3, #3
 8009338:	d11a      	bne.n	8009370 <TM_DMA2DGRAPHIC_GetPixel+0xd4>
		return *(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * ((x) * DIS.Width + DIS.Width - y - 1));
 800933a:	4b21      	ldr	r3, [pc, #132]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 800933c:	689a      	ldr	r2, [r3, #8]
 800933e:	4b20      	ldr	r3, [pc, #128]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009340:	695b      	ldr	r3, [r3, #20]
 8009342:	4413      	add	r3, r2
 8009344:	4a1e      	ldr	r2, [pc, #120]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009346:	7f92      	ldrb	r2, [r2, #30]
 8009348:	b2d2      	uxtb	r2, r2
 800934a:	4610      	mov	r0, r2
 800934c:	88fa      	ldrh	r2, [r7, #6]
 800934e:	491c      	ldr	r1, [pc, #112]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009350:	8809      	ldrh	r1, [r1, #0]
 8009352:	b289      	uxth	r1, r1
 8009354:	fb01 f202 	mul.w	r2, r1, r2
 8009358:	4919      	ldr	r1, [pc, #100]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 800935a:	8809      	ldrh	r1, [r1, #0]
 800935c:	b289      	uxth	r1, r1
 800935e:	4411      	add	r1, r2
 8009360:	88ba      	ldrh	r2, [r7, #4]
 8009362:	1a8a      	subs	r2, r1, r2
 8009364:	3a01      	subs	r2, #1
 8009366:	fb02 f200 	mul.w	r2, r2, r0
 800936a:	4413      	add	r3, r2
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	e021      	b.n	80093b4 <TM_DMA2DGRAPHIC_GetPixel+0x118>
	} else if (DIS.Orientation == 2) { /* 270 */
 8009370:	4b13      	ldr	r3, [pc, #76]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009372:	7f5b      	ldrb	r3, [r3, #29]
 8009374:	b2db      	uxtb	r3, r3
 8009376:	2b02      	cmp	r3, #2
 8009378:	d11b      	bne.n	80093b2 <TM_DMA2DGRAPHIC_GetPixel+0x116>
		return *(__IO uint32_t *) (DIS.StartAddress + DIS.Offset + DIS.PixelSize * ((DIS.Height - x - 1) * DIS.Width + y));
 800937a:	4b11      	ldr	r3, [pc, #68]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 800937c:	689a      	ldr	r2, [r3, #8]
 800937e:	4b10      	ldr	r3, [pc, #64]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009380:	695b      	ldr	r3, [r3, #20]
 8009382:	4413      	add	r3, r2
 8009384:	4a0e      	ldr	r2, [pc, #56]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 8009386:	7f92      	ldrb	r2, [r2, #30]
 8009388:	b2d2      	uxtb	r2, r2
 800938a:	4610      	mov	r0, r2
 800938c:	4a0c      	ldr	r2, [pc, #48]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 800938e:	8852      	ldrh	r2, [r2, #2]
 8009390:	b292      	uxth	r2, r2
 8009392:	4611      	mov	r1, r2
 8009394:	88fa      	ldrh	r2, [r7, #6]
 8009396:	1a8a      	subs	r2, r1, r2
 8009398:	3a01      	subs	r2, #1
 800939a:	4909      	ldr	r1, [pc, #36]	; (80093c0 <TM_DMA2DGRAPHIC_GetPixel+0x124>)
 800939c:	8809      	ldrh	r1, [r1, #0]
 800939e:	b289      	uxth	r1, r1
 80093a0:	fb01 f102 	mul.w	r1, r1, r2
 80093a4:	88ba      	ldrh	r2, [r7, #4]
 80093a6:	440a      	add	r2, r1
 80093a8:	fb02 f200 	mul.w	r2, r2, r0
 80093ac:	4413      	add	r3, r2
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	e000      	b.n	80093b4 <TM_DMA2DGRAPHIC_GetPixel+0x118>
	}
	return 0;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3708      	adds	r7, #8
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bc90      	pop	{r4, r7}
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	20006fbc 	.word	0x20006fbc

080093c4 <TM_DMA2DGRAPHIC_SetOrientation>:

void TM_DMA2DGRAPHIC_SetOrientation(uint8_t orientation) {
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	4603      	mov	r3, r0
 80093cc:	71fb      	strb	r3, [r7, #7]
	/* Filter */
	if (orientation > 3) {
 80093ce:	79fb      	ldrb	r3, [r7, #7]
 80093d0:	2b03      	cmp	r3, #3
 80093d2:	d81e      	bhi.n	8009412 <TM_DMA2DGRAPHIC_SetOrientation+0x4e>
		return;
	}
	
	/* Save new orientation */
	DIS.Orientation = orientation;
 80093d4:	4a12      	ldr	r2, [pc, #72]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 80093d6:	79fb      	ldrb	r3, [r7, #7]
 80093d8:	7753      	strb	r3, [r2, #29]
	
	if (
 80093da:	79fb      	ldrb	r3, [r7, #7]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d002      	beq.n	80093e6 <TM_DMA2DGRAPHIC_SetOrientation+0x22>
		orientation == 0 ||
 80093e0:	79fb      	ldrb	r3, [r7, #7]
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d10a      	bne.n	80093fc <TM_DMA2DGRAPHIC_SetOrientation+0x38>
		orientation == 1
	) {
		DIS.CurrentHeight = DIS.Height;
 80093e6:	4b0e      	ldr	r3, [pc, #56]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 80093e8:	885b      	ldrh	r3, [r3, #2]
 80093ea:	b29a      	uxth	r2, r3
 80093ec:	4b0c      	ldr	r3, [pc, #48]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 80093ee:	80da      	strh	r2, [r3, #6]
		DIS.CurrentWidth = DIS.Width;
 80093f0:	4b0b      	ldr	r3, [pc, #44]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 80093f2:	881b      	ldrh	r3, [r3, #0]
 80093f4:	b29a      	uxth	r2, r3
 80093f6:	4b0a      	ldr	r3, [pc, #40]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 80093f8:	809a      	strh	r2, [r3, #4]
 80093fa:	e00b      	b.n	8009414 <TM_DMA2DGRAPHIC_SetOrientation+0x50>
	} else {
		DIS.CurrentHeight = DIS.Width;
 80093fc:	4b08      	ldr	r3, [pc, #32]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 80093fe:	881b      	ldrh	r3, [r3, #0]
 8009400:	b29a      	uxth	r2, r3
 8009402:	4b07      	ldr	r3, [pc, #28]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 8009404:	80da      	strh	r2, [r3, #6]
		DIS.CurrentWidth = DIS.Height;
 8009406:	4b06      	ldr	r3, [pc, #24]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 8009408:	885b      	ldrh	r3, [r3, #2]
 800940a:	b29a      	uxth	r2, r3
 800940c:	4b04      	ldr	r3, [pc, #16]	; (8009420 <TM_DMA2DGRAPHIC_SetOrientation+0x5c>)
 800940e:	809a      	strh	r2, [r3, #4]
 8009410:	e000      	b.n	8009414 <TM_DMA2DGRAPHIC_SetOrientation+0x50>
		return;
 8009412:	bf00      	nop
	}
}
 8009414:	370c      	adds	r7, #12
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr
 800941e:	bf00      	nop
 8009420:	20006fbc 	.word	0x20006fbc

08009424 <TM_DMA2DGRAPHIC_Fill>:

void TM_DMA2DGRAPHIC_Fill(uint32_t color) {
 8009424:	b580      	push	{r7, lr}
 8009426:	b084      	sub	sp, #16
 8009428:	af02      	add	r7, sp, #8
 800942a:	6078      	str	r0, [r7, #4]
	/* Set parameters */
	DMA2DHandle.Init.Mode = DMA2D_R2M;
 800942c:	4b1d      	ldr	r3, [pc, #116]	; (80094a4 <TM_DMA2DGRAPHIC_Fill+0x80>)
 800942e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009432:	605a      	str	r2, [r3, #4]
	DMA2DHandle.Init.ColorMode = DMA2D_ARGB8888;
 8009434:	4b1b      	ldr	r3, [pc, #108]	; (80094a4 <TM_DMA2DGRAPHIC_Fill+0x80>)
 8009436:	2200      	movs	r2, #0
 8009438:	609a      	str	r2, [r3, #8]
	DMA2DHandle.Init.OutputOffset = 0;
 800943a:	4b1a      	ldr	r3, [pc, #104]	; (80094a4 <TM_DMA2DGRAPHIC_Fill+0x80>)
 800943c:	2200      	movs	r2, #0
 800943e:	60da      	str	r2, [r3, #12]

	/* Convert color */
	DMA2D_Convert565ToARGB8888(color);
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f7ff fe17 	bl	8009074 <DMA2D_Convert565ToARGB8888>

	/* Init DMA2D and start transfer */
	if (HAL_DMA2D_Init(&DMA2DHandle) == HAL_OK) {
 8009446:	4817      	ldr	r0, [pc, #92]	; (80094a4 <TM_DMA2DGRAPHIC_Fill+0x80>)
 8009448:	f7fc fbf4 	bl	8005c34 <HAL_DMA2D_Init>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d123      	bne.n	800949a <TM_DMA2DGRAPHIC_Fill+0x76>
		if (HAL_DMA2D_ConfigLayer(&DMA2DHandle, DIS.LayerNumber) == HAL_OK) {
 8009452:	4b15      	ldr	r3, [pc, #84]	; (80094a8 <TM_DMA2DGRAPHIC_Fill+0x84>)
 8009454:	7c1b      	ldrb	r3, [r3, #16]
 8009456:	b2db      	uxtb	r3, r3
 8009458:	4619      	mov	r1, r3
 800945a:	4812      	ldr	r0, [pc, #72]	; (80094a4 <TM_DMA2DGRAPHIC_Fill+0x80>)
 800945c:	f7fc fd48 	bl	8005ef0 <HAL_DMA2D_ConfigLayer>
 8009460:	4603      	mov	r3, r0
 8009462:	2b00      	cmp	r3, #0
 8009464:	d119      	bne.n	800949a <TM_DMA2DGRAPHIC_Fill+0x76>
			if (HAL_DMA2D_Start(&DMA2DHandle, DMA2D_Color, (uint32_t)(DIS.StartAddress + DIS.Offset), DIS.Width, DIS.Height) == HAL_OK) {        
 8009466:	4b11      	ldr	r3, [pc, #68]	; (80094ac <TM_DMA2DGRAPHIC_Fill+0x88>)
 8009468:	6819      	ldr	r1, [r3, #0]
 800946a:	4b0f      	ldr	r3, [pc, #60]	; (80094a8 <TM_DMA2DGRAPHIC_Fill+0x84>)
 800946c:	689a      	ldr	r2, [r3, #8]
 800946e:	4b0e      	ldr	r3, [pc, #56]	; (80094a8 <TM_DMA2DGRAPHIC_Fill+0x84>)
 8009470:	695b      	ldr	r3, [r3, #20]
 8009472:	441a      	add	r2, r3
 8009474:	4b0c      	ldr	r3, [pc, #48]	; (80094a8 <TM_DMA2DGRAPHIC_Fill+0x84>)
 8009476:	881b      	ldrh	r3, [r3, #0]
 8009478:	b29b      	uxth	r3, r3
 800947a:	4618      	mov	r0, r3
 800947c:	4b0a      	ldr	r3, [pc, #40]	; (80094a8 <TM_DMA2DGRAPHIC_Fill+0x84>)
 800947e:	885b      	ldrh	r3, [r3, #2]
 8009480:	b29b      	uxth	r3, r3
 8009482:	9300      	str	r3, [sp, #0]
 8009484:	4603      	mov	r3, r0
 8009486:	4807      	ldr	r0, [pc, #28]	; (80094a4 <TM_DMA2DGRAPHIC_Fill+0x80>)
 8009488:	f7fc fc1d 	bl	8005cc6 <HAL_DMA2D_Start>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d103      	bne.n	800949a <TM_DMA2DGRAPHIC_Fill+0x76>
				HAL_DMA2D_PollForTransfer(&DMA2DHandle, 20);
 8009492:	2114      	movs	r1, #20
 8009494:	4803      	ldr	r0, [pc, #12]	; (80094a4 <TM_DMA2DGRAPHIC_Fill+0x80>)
 8009496:	f7fc fc41 	bl	8005d1c <HAL_DMA2D_PollForTransfer>
			}
		}
	}
}
 800949a:	bf00      	nop
 800949c:	3708      	adds	r7, #8
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}
 80094a2:	bf00      	nop
 80094a4:	2000024c 	.word	0x2000024c
 80094a8:	20006fbc 	.word	0x20006fbc
 80094ac:	20000018 	.word	0x20000018

080094b0 <TM_INT_DMA2DGRAPHIC_SetConf>:
	/* Start DMA2D */
	DMA2D->CR |= DMA2D_CR_START; 
}

/* Private functions */
void TM_INT_DMA2DGRAPHIC_SetConf(TM_DMA2DGRAPHIC_INT_Conf_t* Conf) {
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
	/* Fill settings for DMA2D */
	DIS.Width = Conf->Width;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	881a      	ldrh	r2, [r3, #0]
 80094bc:	4b1a      	ldr	r3, [pc, #104]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094be:	801a      	strh	r2, [r3, #0]
	DIS.Height = Conf->Height;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	885a      	ldrh	r2, [r3, #2]
 80094c4:	4b18      	ldr	r3, [pc, #96]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094c6:	805a      	strh	r2, [r3, #2]
	DIS.StartAddress = Conf->BufferStart;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	4a16      	ldr	r2, [pc, #88]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094ce:	6093      	str	r3, [r2, #8]
	DIS.LayerOffset = Conf->BufferOffset;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	68db      	ldr	r3, [r3, #12]
 80094d4:	4a14      	ldr	r2, [pc, #80]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094d6:	60d3      	str	r3, [r2, #12]
	DIS.PixelSize = Conf->BytesPerPixel;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	791a      	ldrb	r2, [r3, #4]
 80094dc:	4b12      	ldr	r3, [pc, #72]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094de:	779a      	strb	r2, [r3, #30]
	DIS.Pixels = DIS.Width * DIS.Height;
 80094e0:	4b11      	ldr	r3, [pc, #68]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094e2:	881b      	ldrh	r3, [r3, #0]
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	461a      	mov	r2, r3
 80094e8:	4b0f      	ldr	r3, [pc, #60]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094ea:	885b      	ldrh	r3, [r3, #2]
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	fb03 f302 	mul.w	r3, r3, r2
 80094f2:	461a      	mov	r2, r3
 80094f4:	4b0c      	ldr	r3, [pc, #48]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094f6:	619a      	str	r2, [r3, #24]
	DIS.Orientation = Conf->Orientation;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	7c1a      	ldrb	r2, [r3, #16]
 80094fc:	4b0a      	ldr	r3, [pc, #40]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 80094fe:	775a      	strb	r2, [r3, #29]
	DIS.CurrentWidth = DIS.Width;
 8009500:	4b09      	ldr	r3, [pc, #36]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 8009502:	881b      	ldrh	r3, [r3, #0]
 8009504:	b29a      	uxth	r2, r3
 8009506:	4b08      	ldr	r3, [pc, #32]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 8009508:	809a      	strh	r2, [r3, #4]
	DIS.CurrentHeight = DIS.Height;
 800950a:	4b07      	ldr	r3, [pc, #28]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 800950c:	885b      	ldrh	r3, [r3, #2]
 800950e:	b29a      	uxth	r2, r3
 8009510:	4b05      	ldr	r3, [pc, #20]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 8009512:	80da      	strh	r2, [r3, #6]
	
	/* Set DMA2D orientation */
	TM_DMA2DGRAPHIC_SetOrientation(DIS.Orientation);
 8009514:	4b04      	ldr	r3, [pc, #16]	; (8009528 <TM_INT_DMA2DGRAPHIC_SetConf+0x78>)
 8009516:	7f5b      	ldrb	r3, [r3, #29]
 8009518:	b2db      	uxtb	r3, r3
 800951a:	4618      	mov	r0, r3
 800951c:	f7ff ff52 	bl	80093c4 <TM_DMA2DGRAPHIC_SetOrientation>
}
 8009520:	bf00      	nop
 8009522:	3708      	adds	r7, #8
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	20006fbc 	.word	0x20006fbc

0800952c <TM_EXTI_Handler>:
	EXTI->FTSR &= 0xFFFF0000;
	EXTI->RTSR &= 0xFFFF0000;
	EXTI->PR &= 0xFFFF0000;
}

__weak void TM_EXTI_Handler(uint16_t GPIO_Pin) {
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	4603      	mov	r3, r0
 8009534:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the TM_EXTI_Handler could be implemented in the user file
   */ 
}
 8009536:	bf00      	nop
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr
	...

08009544 <EXTI0_IRQHandler>:
/******************************************************************/

#if defined(STM32F4xx) || defined(STM32F7xx)

#ifndef TM_EXTI_DISABLE_DEFAULT_HANDLER_0
void EXTI0_IRQHandler(void) {
 8009544:	b580      	push	{r7, lr}
 8009546:	af00      	add	r7, sp, #0
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR0)) {
 8009548:	4b06      	ldr	r3, [pc, #24]	; (8009564 <EXTI0_IRQHandler+0x20>)
 800954a:	695b      	ldr	r3, [r3, #20]
 800954c:	f003 0301 	and.w	r3, r3, #1
 8009550:	2b00      	cmp	r3, #0
 8009552:	d005      	beq.n	8009560 <EXTI0_IRQHandler+0x1c>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR0;
 8009554:	4b03      	ldr	r3, [pc, #12]	; (8009564 <EXTI0_IRQHandler+0x20>)
 8009556:	2201      	movs	r2, #1
 8009558:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_0);
 800955a:	2001      	movs	r0, #1
 800955c:	f7ff ffe6 	bl	800952c <TM_EXTI_Handler>
	}
}
 8009560:	bf00      	nop
 8009562:	bd80      	pop	{r7, pc}
 8009564:	40013c00 	.word	0x40013c00

08009568 <EXTI1_IRQHandler>:
#endif

#ifndef EXTI_DISABLE_DEFAULT_HANDLER_1
void EXTI1_IRQHandler(void) {
 8009568:	b580      	push	{r7, lr}
 800956a:	af00      	add	r7, sp, #0
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR1)) {
 800956c:	4b06      	ldr	r3, [pc, #24]	; (8009588 <EXTI1_IRQHandler+0x20>)
 800956e:	695b      	ldr	r3, [r3, #20]
 8009570:	f003 0302 	and.w	r3, r3, #2
 8009574:	2b00      	cmp	r3, #0
 8009576:	d005      	beq.n	8009584 <EXTI1_IRQHandler+0x1c>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR1;
 8009578:	4b03      	ldr	r3, [pc, #12]	; (8009588 <EXTI1_IRQHandler+0x20>)
 800957a:	2202      	movs	r2, #2
 800957c:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_1);
 800957e:	2002      	movs	r0, #2
 8009580:	f7ff ffd4 	bl	800952c <TM_EXTI_Handler>
	}
}
 8009584:	bf00      	nop
 8009586:	bd80      	pop	{r7, pc}
 8009588:	40013c00 	.word	0x40013c00

0800958c <EXTI2_IRQHandler>:
#endif

#ifndef EXTI_DISABLE_DEFAULT_HANDLER_2
void EXTI2_IRQHandler(void) {
 800958c:	b580      	push	{r7, lr}
 800958e:	af00      	add	r7, sp, #0
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR2)) {
 8009590:	4b06      	ldr	r3, [pc, #24]	; (80095ac <EXTI2_IRQHandler+0x20>)
 8009592:	695b      	ldr	r3, [r3, #20]
 8009594:	f003 0304 	and.w	r3, r3, #4
 8009598:	2b00      	cmp	r3, #0
 800959a:	d005      	beq.n	80095a8 <EXTI2_IRQHandler+0x1c>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR2;
 800959c:	4b03      	ldr	r3, [pc, #12]	; (80095ac <EXTI2_IRQHandler+0x20>)
 800959e:	2204      	movs	r2, #4
 80095a0:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_2);
 80095a2:	2004      	movs	r0, #4
 80095a4:	f7ff ffc2 	bl	800952c <TM_EXTI_Handler>
	}
}
 80095a8:	bf00      	nop
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	40013c00 	.word	0x40013c00

080095b0 <EXTI3_IRQHandler>:
#endif

#ifndef EXTI_DISABLE_DEFAULT_HANDLER_3
void EXTI3_IRQHandler(void) {
 80095b0:	b580      	push	{r7, lr}
 80095b2:	af00      	add	r7, sp, #0
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR3)) {
 80095b4:	4b06      	ldr	r3, [pc, #24]	; (80095d0 <EXTI3_IRQHandler+0x20>)
 80095b6:	695b      	ldr	r3, [r3, #20]
 80095b8:	f003 0308 	and.w	r3, r3, #8
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d005      	beq.n	80095cc <EXTI3_IRQHandler+0x1c>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR3;
 80095c0:	4b03      	ldr	r3, [pc, #12]	; (80095d0 <EXTI3_IRQHandler+0x20>)
 80095c2:	2208      	movs	r2, #8
 80095c4:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_3);
 80095c6:	2008      	movs	r0, #8
 80095c8:	f7ff ffb0 	bl	800952c <TM_EXTI_Handler>
	}
}
 80095cc:	bf00      	nop
 80095ce:	bd80      	pop	{r7, pc}
 80095d0:	40013c00 	.word	0x40013c00

080095d4 <EXTI4_IRQHandler>:
#endif

#ifndef EXTI_DISABLE_DEFAULT_HANDLER_4
void EXTI4_IRQHandler(void) {
 80095d4:	b580      	push	{r7, lr}
 80095d6:	af00      	add	r7, sp, #0
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR4)) {
 80095d8:	4b06      	ldr	r3, [pc, #24]	; (80095f4 <EXTI4_IRQHandler+0x20>)
 80095da:	695b      	ldr	r3, [r3, #20]
 80095dc:	f003 0310 	and.w	r3, r3, #16
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d005      	beq.n	80095f0 <EXTI4_IRQHandler+0x1c>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR4;
 80095e4:	4b03      	ldr	r3, [pc, #12]	; (80095f4 <EXTI4_IRQHandler+0x20>)
 80095e6:	2210      	movs	r2, #16
 80095e8:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_4);
 80095ea:	2010      	movs	r0, #16
 80095ec:	f7ff ff9e 	bl	800952c <TM_EXTI_Handler>
	}
}
 80095f0:	bf00      	nop
 80095f2:	bd80      	pop	{r7, pc}
 80095f4:	40013c00 	.word	0x40013c00

080095f8 <EXTI9_5_IRQHandler>:
#endif

#ifndef EXTI_DISABLE_DEFAULT_HANDLER_9_5
void EXTI9_5_IRQHandler(void) {
 80095f8:	b580      	push	{r7, lr}
 80095fa:	af00      	add	r7, sp, #0
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR5)) {
 80095fc:	4b20      	ldr	r3, [pc, #128]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 80095fe:	695b      	ldr	r3, [r3, #20]
 8009600:	f003 0320 	and.w	r3, r3, #32
 8009604:	2b00      	cmp	r3, #0
 8009606:	d005      	beq.n	8009614 <EXTI9_5_IRQHandler+0x1c>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR5;
 8009608:	4b1d      	ldr	r3, [pc, #116]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 800960a:	2220      	movs	r2, #32
 800960c:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_5);
 800960e:	2020      	movs	r0, #32
 8009610:	f7ff ff8c 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR6)) {
 8009614:	4b1a      	ldr	r3, [pc, #104]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 8009616:	695b      	ldr	r3, [r3, #20]
 8009618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800961c:	2b00      	cmp	r3, #0
 800961e:	d005      	beq.n	800962c <EXTI9_5_IRQHandler+0x34>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR6;
 8009620:	4b17      	ldr	r3, [pc, #92]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 8009622:	2240      	movs	r2, #64	; 0x40
 8009624:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_6);
 8009626:	2040      	movs	r0, #64	; 0x40
 8009628:	f7ff ff80 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR7)) {
 800962c:	4b14      	ldr	r3, [pc, #80]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 800962e:	695b      	ldr	r3, [r3, #20]
 8009630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009634:	2b00      	cmp	r3, #0
 8009636:	d005      	beq.n	8009644 <EXTI9_5_IRQHandler+0x4c>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR7;
 8009638:	4b11      	ldr	r3, [pc, #68]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 800963a:	2280      	movs	r2, #128	; 0x80
 800963c:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_7);
 800963e:	2080      	movs	r0, #128	; 0x80
 8009640:	f7ff ff74 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR8)) {
 8009644:	4b0e      	ldr	r3, [pc, #56]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 8009646:	695b      	ldr	r3, [r3, #20]
 8009648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800964c:	2b00      	cmp	r3, #0
 800964e:	d007      	beq.n	8009660 <EXTI9_5_IRQHandler+0x68>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR8;
 8009650:	4b0b      	ldr	r3, [pc, #44]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 8009652:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009656:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_8);
 8009658:	f44f 7080 	mov.w	r0, #256	; 0x100
 800965c:	f7ff ff66 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR9)) {
 8009660:	4b07      	ldr	r3, [pc, #28]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 8009662:	695b      	ldr	r3, [r3, #20]
 8009664:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009668:	2b00      	cmp	r3, #0
 800966a:	d007      	beq.n	800967c <EXTI9_5_IRQHandler+0x84>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR9;
 800966c:	4b04      	ldr	r3, [pc, #16]	; (8009680 <EXTI9_5_IRQHandler+0x88>)
 800966e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009672:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_9);
 8009674:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009678:	f7ff ff58 	bl	800952c <TM_EXTI_Handler>
	}
}
 800967c:	bf00      	nop
 800967e:	bd80      	pop	{r7, pc}
 8009680:	40013c00 	.word	0x40013c00

08009684 <EXTI15_10_IRQHandler>:
#endif

#ifndef EXTI_DISABLE_DEFAULT_HANDLER_15_10
void EXTI15_10_IRQHandler(void) {
 8009684:	b580      	push	{r7, lr}
 8009686:	af00      	add	r7, sp, #0
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR10)) {
 8009688:	4b2a      	ldr	r3, [pc, #168]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 800968a:	695b      	ldr	r3, [r3, #20]
 800968c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009690:	2b00      	cmp	r3, #0
 8009692:	d007      	beq.n	80096a4 <EXTI15_10_IRQHandler+0x20>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR10;
 8009694:	4b27      	ldr	r3, [pc, #156]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 8009696:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800969a:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_10);
 800969c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80096a0:	f7ff ff44 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR11)) {
 80096a4:	4b23      	ldr	r3, [pc, #140]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 80096a6:	695b      	ldr	r3, [r3, #20]
 80096a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d007      	beq.n	80096c0 <EXTI15_10_IRQHandler+0x3c>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR11;
 80096b0:	4b20      	ldr	r3, [pc, #128]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 80096b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80096b6:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_11);
 80096b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80096bc:	f7ff ff36 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR12)) {
 80096c0:	4b1c      	ldr	r3, [pc, #112]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 80096c2:	695b      	ldr	r3, [r3, #20]
 80096c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d007      	beq.n	80096dc <EXTI15_10_IRQHandler+0x58>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR12;
 80096cc:	4b19      	ldr	r3, [pc, #100]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 80096ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80096d2:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_12);
 80096d4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80096d8:	f7ff ff28 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR13)) {
 80096dc:	4b15      	ldr	r3, [pc, #84]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 80096de:	695b      	ldr	r3, [r3, #20]
 80096e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d007      	beq.n	80096f8 <EXTI15_10_IRQHandler+0x74>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR13;
 80096e8:	4b12      	ldr	r3, [pc, #72]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 80096ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80096ee:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_13);
 80096f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80096f4:	f7ff ff1a 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR14)) {
 80096f8:	4b0e      	ldr	r3, [pc, #56]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 80096fa:	695b      	ldr	r3, [r3, #20]
 80096fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009700:	2b00      	cmp	r3, #0
 8009702:	d007      	beq.n	8009714 <EXTI15_10_IRQHandler+0x90>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR14;
 8009704:	4b0b      	ldr	r3, [pc, #44]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 8009706:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800970a:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_14);
 800970c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8009710:	f7ff ff0c 	bl	800952c <TM_EXTI_Handler>
	}
	/* Check status */
	if (EXTI->PR & (EXTI_PR_PR15)) {
 8009714:	4b07      	ldr	r3, [pc, #28]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 8009716:	695b      	ldr	r3, [r3, #20]
 8009718:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800971c:	2b00      	cmp	r3, #0
 800971e:	d007      	beq.n	8009730 <EXTI15_10_IRQHandler+0xac>
		/* Clear bit */
		EXTI->PR = EXTI_PR_PR15;
 8009720:	4b04      	ldr	r3, [pc, #16]	; (8009734 <EXTI15_10_IRQHandler+0xb0>)
 8009722:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009726:	615a      	str	r2, [r3, #20]
		/* Call global function */
		TM_EXTI_Handler(GPIO_PIN_15);
 8009728:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800972c:	f7ff fefe 	bl	800952c <TM_EXTI_Handler>
	}
}
 8009730:	bf00      	nop
 8009732:	bd80      	pop	{r7, pc}
 8009734:	40013c00 	.word	0x40013c00

08009738 <TM_GPIO_Init>:
/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af02      	add	r7, sp, #8
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	4608      	mov	r0, r1
 8009742:	4611      	mov	r1, r2
 8009744:	461a      	mov	r2, r3
 8009746:	4603      	mov	r3, r0
 8009748:	807b      	strh	r3, [r7, #2]
 800974a:	460b      	mov	r3, r1
 800974c:	707b      	strb	r3, [r7, #1]
 800974e:	4613      	mov	r3, r2
 8009750:	703b      	strb	r3, [r7, #0]
	/* Check input */
	if (GPIO_Pin == 0x00) {
 8009752:	887b      	ldrh	r3, [r7, #2]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d00e      	beq.n	8009776 <TM_GPIO_Init+0x3e>
		return;
	}
	
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 f875 	bl	8009848 <TM_GPIO_INT_EnableClock>
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 800975e:	7838      	ldrb	r0, [r7, #0]
 8009760:	787a      	ldrb	r2, [r7, #1]
 8009762:	8879      	ldrh	r1, [r7, #2]
 8009764:	7d3b      	ldrb	r3, [r7, #20]
 8009766:	9301      	str	r3, [sp, #4]
 8009768:	7c3b      	ldrb	r3, [r7, #16]
 800976a:	9300      	str	r3, [sp, #0]
 800976c:	4603      	mov	r3, r0
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 f882 	bl	8009878 <TM_GPIO_INT_Init>
 8009774:	e000      	b.n	8009778 <TM_GPIO_Init+0x40>
		return;
 8009776:	bf00      	nop
}
 8009778:	3708      	adds	r7, #8
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}

0800977e <TM_GPIO_InitAlternate>:

void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
 800977e:	b580      	push	{r7, lr}
 8009780:	b086      	sub	sp, #24
 8009782:	af02      	add	r7, sp, #8
 8009784:	6078      	str	r0, [r7, #4]
 8009786:	4608      	mov	r0, r1
 8009788:	4611      	mov	r1, r2
 800978a:	461a      	mov	r2, r3
 800978c:	4603      	mov	r3, r0
 800978e:	807b      	strh	r3, [r7, #2]
 8009790:	460b      	mov	r3, r1
 8009792:	707b      	strb	r3, [r7, #1]
 8009794:	4613      	mov	r3, r2
 8009796:	703b      	strb	r3, [r7, #0]
	uint32_t pinpos;

	/* Check input */
	if (GPIO_Pin == 0x00) {
 8009798:	887b      	ldrh	r3, [r7, #2]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d03f      	beq.n	800981e <TM_GPIO_InitAlternate+0xa0>
		return;
	}
	
	/* Enable GPIOx clock */
	TM_GPIO_INT_EnableClock(GPIOx);
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 f852 	bl	8009848 <TM_GPIO_INT_EnableClock>
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80097a4:	2300      	movs	r3, #0
 80097a6:	60fb      	str	r3, [r7, #12]
 80097a8:	e02a      	b.n	8009800 <TM_GPIO_InitAlternate+0x82>
		/* Check pin */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 80097aa:	887a      	ldrh	r2, [r7, #2]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	fa42 f303 	asr.w	r3, r2, r3
 80097b2:	f003 0301 	and.w	r3, r3, #1
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d01e      	beq.n	80097f8 <TM_GPIO_InitAlternate+0x7a>
			continue;
		}
		
		/* Set alternate function */
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	08da      	lsrs	r2, r3, #3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	3208      	adds	r2, #8
 80097c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097c6:	68fa      	ldr	r2, [r7, #12]
 80097c8:	f002 0207 	and.w	r2, r2, #7
 80097cc:	0092      	lsls	r2, r2, #2
 80097ce:	210f      	movs	r1, #15
 80097d0:	fa01 f202 	lsl.w	r2, r1, r2
 80097d4:	43d2      	mvns	r2, r2
 80097d6:	4013      	ands	r3, r2
 80097d8:	7f39      	ldrb	r1, [r7, #28]
 80097da:	68fa      	ldr	r2, [r7, #12]
 80097dc:	f002 0207 	and.w	r2, r2, #7
 80097e0:	0092      	lsls	r2, r2, #2
 80097e2:	fa01 f202 	lsl.w	r2, r1, r2
 80097e6:	4611      	mov	r1, r2
 80097e8:	68fa      	ldr	r2, [r7, #12]
 80097ea:	08d2      	lsrs	r2, r2, #3
 80097ec:	4319      	orrs	r1, r3
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	3208      	adds	r2, #8
 80097f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80097f6:	e000      	b.n	80097fa <TM_GPIO_InitAlternate+0x7c>
			continue;
 80097f8:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	3301      	adds	r3, #1
 80097fe:	60fb      	str	r3, [r7, #12]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2b0f      	cmp	r3, #15
 8009804:	d9d1      	bls.n	80097aa <TM_GPIO_InitAlternate+0x2c>
	}
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8009806:	787a      	ldrb	r2, [r7, #1]
 8009808:	8879      	ldrh	r1, [r7, #2]
 800980a:	7e3b      	ldrb	r3, [r7, #24]
 800980c:	9301      	str	r3, [sp, #4]
 800980e:	783b      	ldrb	r3, [r7, #0]
 8009810:	9300      	str	r3, [sp, #0]
 8009812:	4613      	mov	r3, r2
 8009814:	2202      	movs	r2, #2
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 f82e 	bl	8009878 <TM_GPIO_INT_Init>
 800981c:	e000      	b.n	8009820 <TM_GPIO_InitAlternate+0xa2>
		return;
 800981e:	bf00      	nop
}
 8009820:	3710      	adds	r7, #16
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 8009826:	b480      	push	{r7}
 8009828:	b083      	sub	sp, #12
 800982a:	af00      	add	r7, sp, #0
 800982c:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f103 433f 	add.w	r3, r3, #3204448256	; 0xbf000000
 8009834:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8009838:	0a9b      	lsrs	r3, r3, #10
 800983a:	b29b      	uxth	r3, r3
}
 800983c:	4618      	mov	r0, r3
 800983e:	370c      	adds	r7, #12
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 8009848:	b580      	push	{r7, lr}
 800984a:	b082      	sub	sp, #8
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
#if defined(STM32F0xx)
	RCC->AHBENR |= (1 << (TM_GPIO_GetPortSource(GPIOx) + 17));
#else
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f7ff ffe8 	bl	8009826 <TM_GPIO_GetPortSource>
 8009856:	4603      	mov	r3, r0
 8009858:	461a      	mov	r2, r3
 800985a:	2301      	movs	r3, #1
 800985c:	fa03 f202 	lsl.w	r2, r3, r2
 8009860:	4b04      	ldr	r3, [pc, #16]	; (8009874 <TM_GPIO_INT_EnableClock+0x2c>)
 8009862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009864:	4611      	mov	r1, r2
 8009866:	4a03      	ldr	r2, [pc, #12]	; (8009874 <TM_GPIO_INT_EnableClock+0x2c>)
 8009868:	430b      	orrs	r3, r1
 800986a:	6313      	str	r3, [r2, #48]	; 0x30
#endif
}
 800986c:	bf00      	nop
 800986e:	3708      	adds	r7, #8
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}
 8009874:	40023800 	.word	0x40023800

08009878 <TM_GPIO_INT_Init>:
#else
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
#endif
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	4608      	mov	r0, r1
 8009882:	4611      	mov	r1, r2
 8009884:	461a      	mov	r2, r3
 8009886:	4603      	mov	r3, r0
 8009888:	807b      	strh	r3, [r7, #2]
 800988a:	460b      	mov	r3, r1
 800988c:	707b      	strb	r3, [r7, #1]
 800988e:	4613      	mov	r3, r2
 8009890:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f7ff ffc7 	bl	8009826 <TM_GPIO_GetPortSource>
 8009898:	4603      	mov	r3, r0
 800989a:	73bb      	strb	r3, [r7, #14]
		GPIO_Speed = TM_GPIO_Speed_High;
	}
#endif
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 800989c:	2300      	movs	r3, #0
 800989e:	73fb      	strb	r3, [r7, #15]
 80098a0:	e067      	b.n	8009972 <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 80098a2:	887a      	ldrh	r2, [r7, #2]
 80098a4:	7bfb      	ldrb	r3, [r7, #15]
 80098a6:	fa42 f303 	asr.w	r3, r2, r3
 80098aa:	f003 0301 	and.w	r3, r3, #1
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d05b      	beq.n	800996a <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80098b2:	7bbb      	ldrb	r3, [r7, #14]
 80098b4:	4a32      	ldr	r2, [pc, #200]	; (8009980 <TM_GPIO_INT_Init+0x108>)
 80098b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098ba:	b21a      	sxth	r2, r3
 80098bc:	7bfb      	ldrb	r3, [r7, #15]
 80098be:	2101      	movs	r1, #1
 80098c0:	fa01 f303 	lsl.w	r3, r1, r3
 80098c4:	b21b      	sxth	r3, r3
 80098c6:	4313      	orrs	r3, r2
 80098c8:	b21a      	sxth	r2, r3
 80098ca:	7bbb      	ldrb	r3, [r7, #14]
 80098cc:	b291      	uxth	r1, r2
 80098ce:	4a2c      	ldr	r2, [pc, #176]	; (8009980 <TM_GPIO_INT_Init+0x108>)
 80098d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	68db      	ldr	r3, [r3, #12]
 80098d8:	7bfa      	ldrb	r2, [r7, #15]
 80098da:	0052      	lsls	r2, r2, #1
 80098dc:	2103      	movs	r1, #3
 80098de:	fa01 f202 	lsl.w	r2, r1, r2
 80098e2:	43d2      	mvns	r2, r2
 80098e4:	4013      	ands	r3, r2
 80098e6:	7e39      	ldrb	r1, [r7, #24]
 80098e8:	7bfa      	ldrb	r2, [r7, #15]
 80098ea:	0052      	lsls	r2, r2, #1
 80098ec:	fa01 f202 	lsl.w	r2, r1, r2
 80098f0:	431a      	orrs	r2, r3
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	7bfb      	ldrb	r3, [r7, #15]
 80098fc:	005b      	lsls	r3, r3, #1
 80098fe:	2103      	movs	r1, #3
 8009900:	fa01 f303 	lsl.w	r3, r1, r3
 8009904:	43db      	mvns	r3, r3
 8009906:	4013      	ands	r3, r2
 8009908:	7879      	ldrb	r1, [r7, #1]
 800990a:	7bfa      	ldrb	r2, [r7, #15]
 800990c:	0052      	lsls	r2, r2, #1
 800990e:	fa01 f202 	lsl.w	r2, r1, r2
 8009912:	431a      	orrs	r2, r3
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8009918:	787b      	ldrb	r3, [r7, #1]
 800991a:	2b01      	cmp	r3, #1
 800991c:	d002      	beq.n	8009924 <TM_GPIO_INT_Init+0xac>
 800991e:	787b      	ldrb	r3, [r7, #1]
 8009920:	2b02      	cmp	r3, #2
 8009922:	d123      	bne.n	800996c <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	7bfa      	ldrb	r2, [r7, #15]
 800992a:	2101      	movs	r1, #1
 800992c:	fa01 f202 	lsl.w	r2, r1, r2
 8009930:	b292      	uxth	r2, r2
 8009932:	43d2      	mvns	r2, r2
 8009934:	4013      	ands	r3, r2
 8009936:	7839      	ldrb	r1, [r7, #0]
 8009938:	7bfa      	ldrb	r2, [r7, #15]
 800993a:	fa01 f202 	lsl.w	r2, r1, r2
 800993e:	b292      	uxth	r2, r2
 8009940:	431a      	orrs	r2, r3
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	689a      	ldr	r2, [r3, #8]
 800994a:	7bfb      	ldrb	r3, [r7, #15]
 800994c:	005b      	lsls	r3, r3, #1
 800994e:	2103      	movs	r1, #3
 8009950:	fa01 f303 	lsl.w	r3, r1, r3
 8009954:	43db      	mvns	r3, r3
 8009956:	4013      	ands	r3, r2
 8009958:	7f39      	ldrb	r1, [r7, #28]
 800995a:	7bfa      	ldrb	r2, [r7, #15]
 800995c:	0052      	lsls	r2, r2, #1
 800995e:	fa01 f202 	lsl.w	r2, r1, r2
 8009962:	431a      	orrs	r2, r3
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	609a      	str	r2, [r3, #8]
 8009968:	e000      	b.n	800996c <TM_GPIO_INT_Init+0xf4>
			continue;
 800996a:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 800996c:	7bfb      	ldrb	r3, [r7, #15]
 800996e:	3301      	adds	r3, #1
 8009970:	73fb      	strb	r3, [r7, #15]
 8009972:	7bfb      	ldrb	r3, [r7, #15]
 8009974:	2b0f      	cmp	r3, #15
 8009976:	d994      	bls.n	80098a2 <TM_GPIO_INT_Init+0x2a>
		}
	}
}
 8009978:	bf00      	nop
 800997a:	3710      	adds	r7, #16
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}
 8009980:	2000028c 	.word	0x2000028c

08009984 <TM_SPI_Send>:
 * @brief  Sends single byte over SPI
 * @param  *SPIx: Pointer to SPIx peripheral you will use, where x is between 1 to 6
 * @param  data: 8-bit data size to send over SPI
 * @retval Received byte from slave device
 */
static __INLINE uint8_t TM_SPI_Send(SPI_TypeDef* SPIx, uint8_t data) {
 8009984:	b480      	push	{r7}
 8009986:	b083      	sub	sp, #12
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
 800998c:	460b      	mov	r3, r1
 800998e:	70fb      	strb	r3, [r7, #3]
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED_RESP(SPIx, 0);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009998:	2b00      	cmp	r3, #0
 800999a:	d101      	bne.n	80099a0 <TM_SPI_Send+0x1c>
 800999c:	2300      	movs	r3, #0
 800999e:	e01f      	b.n	80099e0 <TM_SPI_Send+0x5c>
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT_TX(SPIx);
 80099a0:	bf00      	nop
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	689b      	ldr	r3, [r3, #8]
 80099a6:	f003 0302 	and.w	r3, r3, #2
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d0f9      	beq.n	80099a2 <TM_SPI_Send+0x1e>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d1f3      	bne.n	80099a2 <TM_SPI_Send+0x1e>
	
	/* Fill output buffer with data */
	SPIx->DR = data;
 80099ba:	78fa      	ldrb	r2, [r7, #3]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	60da      	str	r2, [r3, #12]
	
	/* Wait for transmission to complete */
	SPI_WAIT_RX(SPIx);
 80099c0:	bf00      	nop
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	f003 0301 	and.w	r3, r3, #1
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d0f9      	beq.n	80099c2 <TM_SPI_Send+0x3e>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d1f3      	bne.n	80099c2 <TM_SPI_Send+0x3e>
	
	/* Return data from buffer */
	return SPIx->DR;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	68db      	ldr	r3, [r3, #12]
 80099de:	b2db      	uxtb	r3, r3
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <TM_LCD_Init>:
	uint16_t StartX;
	uint16_t CurrentY;
} TM_LCD_INT_t;
static TM_LCD_INT_t LCD;

TM_LCD_Result_t TM_LCD_Init(void) {
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b086      	sub	sp, #24
 80099f0:	af00      	add	r7, sp, #0
	TM_DMA2DGRAPHIC_INT_Conf_t DMA2DConf;
	
	/* Init SDRAM */
	if (!TM_SDRAM_Init()) {
 80099f2:	f000 fd6f 	bl	800a4d4 <TM_SDRAM_Init>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d101      	bne.n	8009a00 <TM_LCD_Init+0x14>
		/* Return error */
		return TM_LCD_Result_SDRAM_Error;
 80099fc:	2302      	movs	r3, #2
 80099fe:	e058      	b.n	8009ab2 <TM_LCD_Init+0xc6>
	}
	
	/* Fill default structure */
	LCD.Width = LCD_PIXEL_WIDTH;
 8009a00:	4b2e      	ldr	r3, [pc, #184]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a02:	22f0      	movs	r2, #240	; 0xf0
 8009a04:	801a      	strh	r2, [r3, #0]
	LCD.Height = LCD_PIXEL_HEIGHT;
 8009a06:	4b2d      	ldr	r3, [pc, #180]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a08:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8009a0c:	805a      	strh	r2, [r3, #2]
	LCD.CurrentFrameBuffer = LCD_FRAME_BUFFER;
 8009a0e:	4b2b      	ldr	r3, [pc, #172]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a10:	f04f 4250 	mov.w	r2, #3489660928	; 0xd0000000
 8009a14:	60da      	str	r2, [r3, #12]
	LCD.FrameStart = LCD_FRAME_BUFFER;
 8009a16:	4b29      	ldr	r3, [pc, #164]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a18:	f04f 4250 	mov.w	r2, #3489660928	; 0xd0000000
 8009a1c:	611a      	str	r2, [r3, #16]
	LCD.FrameOffset = LCD_BUFFER_OFFSET;
 8009a1e:	4b27      	ldr	r3, [pc, #156]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a20:	f44f 3216 	mov.w	r2, #153600	; 0x25800
 8009a24:	615a      	str	r2, [r3, #20]
	LCD.CurrentFont = &TM_Font_11x18;
 8009a26:	4b25      	ldr	r3, [pc, #148]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a28:	4a25      	ldr	r2, [pc, #148]	; (8009ac0 <TM_LCD_Init+0xd4>)
 8009a2a:	625a      	str	r2, [r3, #36]	; 0x24
	LCD.ForegroundColor = LCD_COLOR_BLACK;
 8009a2c:	4b23      	ldr	r3, [pc, #140]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a2e:	2200      	movs	r2, #0
 8009a30:	61da      	str	r2, [r3, #28]
	LCD.BackgroundColor = LCD_COLOR_WHITE;
 8009a32:	4b22      	ldr	r3, [pc, #136]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a38:	621a      	str	r2, [r3, #32]
	LCD.Orientation = 1;
 8009a3a:	4b20      	ldr	r3, [pc, #128]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	721a      	strb	r2, [r3, #8]
	
	/* Set orientation */
	TM_LCD_SetOrientation(LCD.Orientation);
 8009a40:	4b1e      	ldr	r3, [pc, #120]	; (8009abc <TM_LCD_Init+0xd0>)
 8009a42:	7a1b      	ldrb	r3, [r3, #8]
 8009a44:	4618      	mov	r0, r3
 8009a46:	f000 f849 	bl	8009adc <TM_LCD_SetOrientation>
	
	/* Set configrations for DMA2D */
	DMA2DConf.BufferStart = LCD_FRAME_BUFFER;
 8009a4a:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8009a4e:	60fb      	str	r3, [r7, #12]
	DMA2DConf.BufferOffset = LCD_BUFFER_OFFSET;
 8009a50:	f44f 3316 	mov.w	r3, #153600	; 0x25800
 8009a54:	613b      	str	r3, [r7, #16]
	DMA2DConf.BytesPerPixel = LCD_PIXEL_SIZE;
 8009a56:	2302      	movs	r3, #2
 8009a58:	723b      	strb	r3, [r7, #8]
	DMA2DConf.Width = LCD_PIXEL_WIDTH;
 8009a5a:	23f0      	movs	r3, #240	; 0xf0
 8009a5c:	80bb      	strh	r3, [r7, #4]
	DMA2DConf.Height = LCD_PIXEL_HEIGHT;
 8009a5e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8009a62:	80fb      	strh	r3, [r7, #6]
	DMA2DConf.Orientation = 1;
 8009a64:	2301      	movs	r3, #1
 8009a66:	753b      	strb	r3, [r7, #20]
	
	/* Init LCD pins */
	TM_LCD_INT_InitPins();
 8009a68:	f000 fc82 	bl	800a370 <TM_LCD_INT_InitPins>
	
	/* Init LCD dependant settings */
	TM_LCD_INT_InitLCD();
 8009a6c:	f000 fb2a 	bl	800a0c4 <TM_LCD_INT_InitLCD>
	
	/* Init LTDC peripheral */
	TM_LCD_INT_InitLTDC();
 8009a70:	f000 f9e8 	bl	8009e44 <TM_LCD_INT_InitLTDC>
	
	/* Init LTDC layers */
	TM_LCD_INT_InitLayers();
 8009a74:	f000 fa64 	bl	8009f40 <TM_LCD_INT_InitLayers>
	
	/* Init DMA2D GRAPHICS */
	TM_DMA2DGRAPHIC_Init();
 8009a78:	f7ff fb0c 	bl	8009094 <TM_DMA2DGRAPHIC_Init>
	
	/* Set settings */
	TM_INT_DMA2DGRAPHIC_SetConf(&DMA2DConf);
 8009a7c:	1d3b      	adds	r3, r7, #4
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7ff fd16 	bl	80094b0 <TM_INT_DMA2DGRAPHIC_SetConf>
	
	/* Enable LCD */
	TM_LCD_DisplayOn();
 8009a84:	f000 f85a 	bl	8009b3c <TM_LCD_DisplayOn>
	
	/* Set layer 1 as active layer */
	TM_LCD_SetLayer1();
 8009a88:	f000 f982 	bl	8009d90 <TM_LCD_SetLayer1>
	TM_LCD_Fill(LCD_COLOR_WHITE);
 8009a8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a90:	f000 f818 	bl	8009ac4 <TM_LCD_Fill>
	TM_LCD_SetLayer2();
 8009a94:	f000 f990 	bl	8009db8 <TM_LCD_SetLayer2>
	TM_LCD_Fill(LCD_COLOR_WHITE);
 8009a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a9c:	f000 f812 	bl	8009ac4 <TM_LCD_Fill>
	TM_LCD_SetLayer1();
 8009aa0:	f000 f976 	bl	8009d90 <TM_LCD_SetLayer1>
	
	/* Set layer 1 as active layer */
	TM_LCD_SetLayer1Opacity(255);
 8009aa4:	20ff      	movs	r0, #255	; 0xff
 8009aa6:	f000 f99d 	bl	8009de4 <TM_LCD_SetLayer1Opacity>
	TM_LCD_SetLayer2Opacity(0);
 8009aaa:	2000      	movs	r0, #0
 8009aac:	f000 f9ac 	bl	8009e08 <TM_LCD_SetLayer2Opacity>
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009ab0:	2300      	movs	r3, #0
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3718      	adds	r7, #24
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop
 8009abc:	20000350 	.word	0x20000350
 8009ac0:	20000024 	.word	0x20000024

08009ac4 <TM_LCD_Fill>:

TM_LCD_Result_t TM_LCD_Fill(uint32_t color) {
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b082      	sub	sp, #8
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
	/* Erase memory */
	TM_DMA2DGRAPHIC_Fill(color);
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f7ff fca9 	bl	8009424 <TM_DMA2DGRAPHIC_Fill>
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009ad2:	2300      	movs	r3, #0
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3708      	adds	r7, #8
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <TM_LCD_SetOrientation>:

TM_LCD_Result_t TM_LCD_SetOrientation(uint8_t orientation) {
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b082      	sub	sp, #8
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	71fb      	strb	r3, [r7, #7]
	/* Check input */
	if (orientation > 3) {
 8009ae6:	79fb      	ldrb	r3, [r7, #7]
 8009ae8:	2b03      	cmp	r3, #3
 8009aea:	d901      	bls.n	8009af0 <TM_LCD_SetOrientation+0x14>
		return TM_LCD_Result_Error;
 8009aec:	2301      	movs	r3, #1
 8009aee:	e01e      	b.n	8009b2e <TM_LCD_SetOrientation+0x52>
	}
	
	/* Save rotation */
	LCD.Orientation = orientation;
 8009af0:	4a11      	ldr	r2, [pc, #68]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009af2:	79fb      	ldrb	r3, [r7, #7]
 8009af4:	7213      	strb	r3, [r2, #8]
	
	/* Check X and Y values */
	if (
 8009af6:	79fb      	ldrb	r3, [r7, #7]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d002      	beq.n	8009b02 <TM_LCD_SetOrientation+0x26>
		orientation == 0 ||
 8009afc:	79fb      	ldrb	r3, [r7, #7]
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d108      	bne.n	8009b14 <TM_LCD_SetOrientation+0x38>
		orientation == 1
	) {
		LCD.CurrentHeight = LCD.Height;
 8009b02:	4b0d      	ldr	r3, [pc, #52]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009b04:	885a      	ldrh	r2, [r3, #2]
 8009b06:	4b0c      	ldr	r3, [pc, #48]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009b08:	80da      	strh	r2, [r3, #6]
		LCD.CurrentWidth = LCD.Width;
 8009b0a:	4b0b      	ldr	r3, [pc, #44]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009b0c:	881a      	ldrh	r2, [r3, #0]
 8009b0e:	4b0a      	ldr	r3, [pc, #40]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009b10:	809a      	strh	r2, [r3, #4]
 8009b12:	e007      	b.n	8009b24 <TM_LCD_SetOrientation+0x48>
	} else {
		LCD.CurrentHeight = LCD.Width;
 8009b14:	4b08      	ldr	r3, [pc, #32]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009b16:	881a      	ldrh	r2, [r3, #0]
 8009b18:	4b07      	ldr	r3, [pc, #28]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009b1a:	80da      	strh	r2, [r3, #6]
		LCD.CurrentWidth = LCD.Height;
 8009b1c:	4b06      	ldr	r3, [pc, #24]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009b1e:	885a      	ldrh	r2, [r3, #2]
 8009b20:	4b05      	ldr	r3, [pc, #20]	; (8009b38 <TM_LCD_SetOrientation+0x5c>)
 8009b22:	809a      	strh	r2, [r3, #4]
	}
	
	/* Rotate DMA2D graphic library */
	TM_DMA2DGRAPHIC_SetOrientation(orientation);
 8009b24:	79fb      	ldrb	r3, [r7, #7]
 8009b26:	4618      	mov	r0, r3
 8009b28:	f7ff fc4c 	bl	80093c4 <TM_DMA2DGRAPHIC_SetOrientation>
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009b2c:	2300      	movs	r3, #0
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3708      	adds	r7, #8
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	20000350 	.word	0x20000350

08009b3c <TM_LCD_DisplayOn>:

TM_LCD_Result_t TM_LCD_DisplayOn(void) {
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	af00      	add	r7, sp, #0
	/* Enable LTDC */
	LTDC->GCR |= LTDC_GCR_LTDCEN;
 8009b40:	4b05      	ldr	r3, [pc, #20]	; (8009b58 <TM_LCD_DisplayOn+0x1c>)
 8009b42:	699b      	ldr	r3, [r3, #24]
 8009b44:	4a04      	ldr	r2, [pc, #16]	; (8009b58 <TM_LCD_DisplayOn+0x1c>)
 8009b46:	f043 0301 	orr.w	r3, r3, #1
 8009b4a:	6193      	str	r3, [r2, #24]
	TM_GPIO_SetPinHigh(GPIOI, GPIO_PIN_12);	
    TM_GPIO_SetPinHigh(GPIOK, GPIO_PIN_3);
#endif
#if defined(LCD_USE_STM32F429_DISCOVERY)
	/* Send command to display on */
	TM_ILI9341_SendCommand(0x29);
 8009b4c:	2029      	movs	r0, #41	; 0x29
 8009b4e:	f000 fa67 	bl	800a020 <TM_ILI9341_SendCommand>
#endif
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009b52:	2300      	movs	r3, #0
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	bd80      	pop	{r7, pc}
 8009b58:	40016800 	.word	0x40016800

08009b5c <TM_LCD_SetXY>:
	
	/* Return OK */
	return TM_LCD_Result_Ok;
}

TM_LCD_Result_t TM_LCD_SetXY(uint16_t X, uint16_t Y) {
 8009b5c:	b480      	push	{r7}
 8009b5e:	b083      	sub	sp, #12
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	4603      	mov	r3, r0
 8009b64:	460a      	mov	r2, r1
 8009b66:	80fb      	strh	r3, [r7, #6]
 8009b68:	4613      	mov	r3, r2
 8009b6a:	80bb      	strh	r3, [r7, #4]
	/* Check if we are inside LCD */
	if (X >= LCD.CurrentWidth || Y >= LCD.CurrentHeight) {
 8009b6c:	4b0d      	ldr	r3, [pc, #52]	; (8009ba4 <TM_LCD_SetXY+0x48>)
 8009b6e:	889b      	ldrh	r3, [r3, #4]
 8009b70:	88fa      	ldrh	r2, [r7, #6]
 8009b72:	429a      	cmp	r2, r3
 8009b74:	d204      	bcs.n	8009b80 <TM_LCD_SetXY+0x24>
 8009b76:	4b0b      	ldr	r3, [pc, #44]	; (8009ba4 <TM_LCD_SetXY+0x48>)
 8009b78:	88db      	ldrh	r3, [r3, #6]
 8009b7a:	88ba      	ldrh	r2, [r7, #4]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d301      	bcc.n	8009b84 <TM_LCD_SetXY+0x28>
		return TM_LCD_Result_Error;
 8009b80:	2301      	movs	r3, #1
 8009b82:	e009      	b.n	8009b98 <TM_LCD_SetXY+0x3c>
	}
	
	/* Set new values */
	LCD.CurrentX = X;
 8009b84:	4a07      	ldr	r2, [pc, #28]	; (8009ba4 <TM_LCD_SetXY+0x48>)
 8009b86:	88fb      	ldrh	r3, [r7, #6]
 8009b88:	8513      	strh	r3, [r2, #40]	; 0x28
	LCD.CurrentY = Y;
 8009b8a:	4a06      	ldr	r2, [pc, #24]	; (8009ba4 <TM_LCD_SetXY+0x48>)
 8009b8c:	88bb      	ldrh	r3, [r7, #4]
 8009b8e:	8593      	strh	r3, [r2, #44]	; 0x2c
	LCD.StartX = X;
 8009b90:	4a04      	ldr	r2, [pc, #16]	; (8009ba4 <TM_LCD_SetXY+0x48>)
 8009b92:	88fb      	ldrh	r3, [r7, #6]
 8009b94:	8553      	strh	r3, [r2, #42]	; 0x2a
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009b96:	2300      	movs	r3, #0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr
 8009ba4:	20000350 	.word	0x20000350

08009ba8 <TM_LCD_SetFont>:
uint16_t TM_LCD_GetCurrentY(void) {
	/* Return current Y location for strings */
	return LCD.CurrentY;
}

TM_LCD_Result_t TM_LCD_SetFont(TM_FONT_t* Font) {
 8009ba8:	b480      	push	{r7}
 8009baa:	b083      	sub	sp, #12
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
	/* Set new font used for drawing */
	LCD.CurrentFont = Font;
 8009bb0:	4a04      	ldr	r2, [pc, #16]	; (8009bc4 <TM_LCD_SetFont+0x1c>)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6253      	str	r3, [r2, #36]	; 0x24
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	370c      	adds	r7, #12
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr
 8009bc4:	20000350 	.word	0x20000350

08009bc8 <TM_LCD_Putc>:
	
	/* Return OK */
	return TM_LCD_Result_Ok;
}

TM_LCD_Result_t TM_LCD_Putc(char c) {
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b086      	sub	sp, #24
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	4603      	mov	r3, r0
 8009bd0:	71fb      	strb	r3, [r7, #7]
	uint32_t i, b, j;
	
	/* Check current coordinates */
	if ((LCD.CurrentX + LCD.CurrentFont->FontWidth) >= LCD.CurrentWidth || c == '\n') {
 8009bd2:	4b4d      	ldr	r3, [pc, #308]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	4b4b      	ldr	r3, [pc, #300]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	4413      	add	r3, r2
 8009be0:	4a49      	ldr	r2, [pc, #292]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009be2:	8892      	ldrh	r2, [r2, #4]
 8009be4:	4293      	cmp	r3, r2
 8009be6:	da02      	bge.n	8009bee <TM_LCD_Putc+0x26>
 8009be8:	79fb      	ldrb	r3, [r7, #7]
 8009bea:	2b0a      	cmp	r3, #10
 8009bec:	d123      	bne.n	8009c36 <TM_LCD_Putc+0x6e>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		LCD.CurrentY += LCD.CurrentFont->FontHeight;
 8009bee:	4b46      	ldr	r3, [pc, #280]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009bf0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009bf2:	4b45      	ldr	r3, [pc, #276]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bf6:	785b      	ldrb	r3, [r3, #1]
 8009bf8:	b29b      	uxth	r3, r3
 8009bfa:	4413      	add	r3, r2
 8009bfc:	b29a      	uxth	r2, r3
 8009bfe:	4b42      	ldr	r3, [pc, #264]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c00:	859a      	strh	r2, [r3, #44]	; 0x2c
		LCD.CurrentX = LCD.StartX;
 8009c02:	4b41      	ldr	r3, [pc, #260]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c04:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8009c06:	4b40      	ldr	r3, [pc, #256]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c08:	851a      	strh	r2, [r3, #40]	; 0x28
		
		/* Check X */
		if ((LCD.CurrentX + LCD.CurrentFont->FontWidth) >= LCD.CurrentWidth) {
 8009c0a:	4b3f      	ldr	r3, [pc, #252]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c0e:	461a      	mov	r2, r3
 8009c10:	4b3d      	ldr	r3, [pc, #244]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	4413      	add	r3, r2
 8009c18:	4a3b      	ldr	r2, [pc, #236]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c1a:	8892      	ldrh	r2, [r2, #4]
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	db02      	blt.n	8009c26 <TM_LCD_Putc+0x5e>
			LCD.CurrentX = 0;
 8009c20:	4b39      	ldr	r3, [pc, #228]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c22:	2200      	movs	r2, #0
 8009c24:	851a      	strh	r2, [r3, #40]	; 0x28
		}
		
		/* Check for Y position */
		if (LCD.CurrentY >= LCD.CurrentHeight) {
 8009c26:	4b38      	ldr	r3, [pc, #224]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c28:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009c2a:	4b37      	ldr	r3, [pc, #220]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c2c:	88db      	ldrh	r3, [r3, #6]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d301      	bcc.n	8009c36 <TM_LCD_Putc+0x6e>
			/* Return error */
			return TM_LCD_Result_Error;
 8009c32:	2301      	movs	r3, #1
 8009c34:	e063      	b.n	8009cfe <TM_LCD_Putc+0x136>
		}
	}
	
	/* Draw character */
	if (c != '\n') {
 8009c36:	79fb      	ldrb	r3, [r7, #7]
 8009c38:	2b0a      	cmp	r3, #10
 8009c3a:	d05f      	beq.n	8009cfc <TM_LCD_Putc+0x134>
		/* Draw all pixels */
		for (i = 0; i < LCD.CurrentFont->FontHeight; i++) {
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	617b      	str	r3, [r7, #20]
 8009c40:	e04b      	b.n	8009cda <TM_LCD_Putc+0x112>
			b = LCD.CurrentFont->data[(c - 32) * LCD.CurrentFont->FontHeight + i];
 8009c42:	4b31      	ldr	r3, [pc, #196]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c46:	685a      	ldr	r2, [r3, #4]
 8009c48:	79fb      	ldrb	r3, [r7, #7]
 8009c4a:	3b20      	subs	r3, #32
 8009c4c:	492e      	ldr	r1, [pc, #184]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c4e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8009c50:	7849      	ldrb	r1, [r1, #1]
 8009c52:	fb01 f303 	mul.w	r3, r1, r3
 8009c56:	4619      	mov	r1, r3
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	440b      	add	r3, r1
 8009c5c:	005b      	lsls	r3, r3, #1
 8009c5e:	4413      	add	r3, r2
 8009c60:	881b      	ldrh	r3, [r3, #0]
 8009c62:	60fb      	str	r3, [r7, #12]
			for (j = 0; j < LCD.CurrentFont->FontWidth; j++) {
 8009c64:	2300      	movs	r3, #0
 8009c66:	613b      	str	r3, [r7, #16]
 8009c68:	e02d      	b.n	8009cc6 <TM_LCD_Putc+0xfe>
				if ((b << j) & 0x8000) {
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8009c72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d011      	beq.n	8009c9e <TM_LCD_Putc+0xd6>
					TM_DMA2DGRAPHIC_DrawPixel(LCD.CurrentX + j, (LCD.CurrentY + i), LCD.ForegroundColor);
 8009c7a:	4b23      	ldr	r3, [pc, #140]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c7c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	4413      	add	r3, r2
 8009c84:	b298      	uxth	r0, r3
 8009c86:	4b20      	ldr	r3, [pc, #128]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c88:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	4413      	add	r3, r2
 8009c90:	b299      	uxth	r1, r3
 8009c92:	4b1d      	ldr	r3, [pc, #116]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009c94:	69db      	ldr	r3, [r3, #28]
 8009c96:	461a      	mov	r2, r3
 8009c98:	f7ff fa66 	bl	8009168 <TM_DMA2DGRAPHIC_DrawPixel>
 8009c9c:	e010      	b.n	8009cc0 <TM_LCD_Putc+0xf8>
				} else {
					TM_DMA2DGRAPHIC_DrawPixel(LCD.CurrentX + j, (LCD.CurrentY + i), LCD.BackgroundColor);
 8009c9e:	4b1a      	ldr	r3, [pc, #104]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009ca0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	4413      	add	r3, r2
 8009ca8:	b298      	uxth	r0, r3
 8009caa:	4b17      	ldr	r3, [pc, #92]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009cac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	b29b      	uxth	r3, r3
 8009cb2:	4413      	add	r3, r2
 8009cb4:	b299      	uxth	r1, r3
 8009cb6:	4b14      	ldr	r3, [pc, #80]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009cb8:	6a1b      	ldr	r3, [r3, #32]
 8009cba:	461a      	mov	r2, r3
 8009cbc:	f7ff fa54 	bl	8009168 <TM_DMA2DGRAPHIC_DrawPixel>
			for (j = 0; j < LCD.CurrentFont->FontWidth; j++) {
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	613b      	str	r3, [r7, #16]
 8009cc6:	4b10      	ldr	r3, [pc, #64]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cca:	781b      	ldrb	r3, [r3, #0]
 8009ccc:	461a      	mov	r2, r3
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d3ca      	bcc.n	8009c6a <TM_LCD_Putc+0xa2>
		for (i = 0; i < LCD.CurrentFont->FontHeight; i++) {
 8009cd4:	697b      	ldr	r3, [r7, #20]
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	617b      	str	r3, [r7, #20]
 8009cda:	4b0b      	ldr	r3, [pc, #44]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cde:	785b      	ldrb	r3, [r3, #1]
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d3ac      	bcc.n	8009c42 <TM_LCD_Putc+0x7a>
				}
			}
		}
	
		/* Set new current X location */
		LCD.CurrentX += LCD.CurrentFont->FontWidth;
 8009ce8:	4b07      	ldr	r3, [pc, #28]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009cea:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8009cec:	4b06      	ldr	r3, [pc, #24]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	b29b      	uxth	r3, r3
 8009cf4:	4413      	add	r3, r2
 8009cf6:	b29a      	uxth	r2, r3
 8009cf8:	4b03      	ldr	r3, [pc, #12]	; (8009d08 <TM_LCD_Putc+0x140>)
 8009cfa:	851a      	strh	r2, [r3, #40]	; 0x28
	}
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009cfc:	2300      	movs	r3, #0
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3718      	adds	r7, #24
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	20000350 	.word	0x20000350

08009d0c <TM_LCD_DrawPixel>:

TM_LCD_Result_t TM_LCD_DrawPixel(uint16_t X, uint16_t Y, uint32_t color) {
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	4603      	mov	r3, r0
 8009d14:	603a      	str	r2, [r7, #0]
 8009d16:	80fb      	strh	r3, [r7, #6]
 8009d18:	460b      	mov	r3, r1
 8009d1a:	80bb      	strh	r3, [r7, #4]
	/* Draw pixel at desired location */
	TM_DMA2DGRAPHIC_DrawPixel(X, Y, color);
 8009d1c:	88b9      	ldrh	r1, [r7, #4]
 8009d1e:	88fb      	ldrh	r3, [r7, #6]
 8009d20:	683a      	ldr	r2, [r7, #0]
 8009d22:	4618      	mov	r0, r3
 8009d24:	f7ff fa20 	bl	8009168 <TM_DMA2DGRAPHIC_DrawPixel>
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009d28:	2300      	movs	r3, #0
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}

08009d32 <TM_LCD_GetPixel>:

uint32_t TM_LCD_GetPixel(uint16_t X, uint16_t Y) {
 8009d32:	b580      	push	{r7, lr}
 8009d34:	b082      	sub	sp, #8
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	4603      	mov	r3, r0
 8009d3a:	460a      	mov	r2, r1
 8009d3c:	80fb      	strh	r3, [r7, #6]
 8009d3e:	4613      	mov	r3, r2
 8009d40:	80bb      	strh	r3, [r7, #4]
	/* Get pixel at desired location */
	return TM_DMA2DGRAPHIC_GetPixel(X, Y);
 8009d42:	88ba      	ldrh	r2, [r7, #4]
 8009d44:	88fb      	ldrh	r3, [r7, #6]
 8009d46:	4611      	mov	r1, r2
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f7ff faa7 	bl	800929c <TM_DMA2DGRAPHIC_GetPixel>
 8009d4e:	4603      	mov	r3, r0
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3708      	adds	r7, #8
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <TM_LCD_Puts>:

TM_LCD_Result_t TM_LCD_Puts(char* str) {
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b082      	sub	sp, #8
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
	/* Send till string ends or error returned */
	while (*str) {
 8009d60:	e00c      	b.n	8009d7c <TM_LCD_Puts+0x24>
		/* Check if string OK */
		if (TM_LCD_Putc(*str) != TM_LCD_Result_Ok) {
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7ff ff2e 	bl	8009bc8 <TM_LCD_Putc>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d001      	beq.n	8009d76 <TM_LCD_Puts+0x1e>
			/* Return error */
			return TM_LCD_Result_Error;
 8009d72:	2301      	movs	r3, #1
 8009d74:	e007      	b.n	8009d86 <TM_LCD_Puts+0x2e>
		}
		
		/* Increase pointer */
		str++;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	3301      	adds	r3, #1
 8009d7a:	607b      	str	r3, [r7, #4]
	while (*str) {
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d1ee      	bne.n	8009d62 <TM_LCD_Puts+0xa>
	}
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3708      	adds	r7, #8
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
	...

08009d90 <TM_LCD_SetLayer1>:

TM_LCD_Result_t TM_LCD_SetLayer1(void) {
 8009d90:	b580      	push	{r7, lr}
 8009d92:	af00      	add	r7, sp, #0
	/* Fill settings */
	LCD.CurrentFrameBuffer = LCD.FrameStart;
 8009d94:	4b07      	ldr	r3, [pc, #28]	; (8009db4 <TM_LCD_SetLayer1+0x24>)
 8009d96:	691b      	ldr	r3, [r3, #16]
 8009d98:	4a06      	ldr	r2, [pc, #24]	; (8009db4 <TM_LCD_SetLayer1+0x24>)
 8009d9a:	60d3      	str	r3, [r2, #12]
	LCD.CurrentLayer = 0;
 8009d9c:	4b05      	ldr	r3, [pc, #20]	; (8009db4 <TM_LCD_SetLayer1+0x24>)
 8009d9e:	2200      	movs	r2, #0
 8009da0:	761a      	strb	r2, [r3, #24]
	
	/* Set layer for DMA2D */
	TM_DMA2DGRAPHIC_SetLayer(LCD.CurrentLayer);
 8009da2:	4b04      	ldr	r3, [pc, #16]	; (8009db4 <TM_LCD_SetLayer1+0x24>)
 8009da4:	7e1b      	ldrb	r3, [r3, #24]
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7ff f9c6 	bl	8009138 <TM_DMA2DGRAPHIC_SetLayer>
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009dac:	2300      	movs	r3, #0

}
 8009dae:	4618      	mov	r0, r3
 8009db0:	bd80      	pop	{r7, pc}
 8009db2:	bf00      	nop
 8009db4:	20000350 	.word	0x20000350

08009db8 <TM_LCD_SetLayer2>:

TM_LCD_Result_t TM_LCD_SetLayer2(void) {
 8009db8:	b580      	push	{r7, lr}
 8009dba:	af00      	add	r7, sp, #0
	/* Fill settings */
	LCD.CurrentFrameBuffer = LCD.FrameStart + LCD.FrameOffset;
 8009dbc:	4b08      	ldr	r3, [pc, #32]	; (8009de0 <TM_LCD_SetLayer2+0x28>)
 8009dbe:	691a      	ldr	r2, [r3, #16]
 8009dc0:	4b07      	ldr	r3, [pc, #28]	; (8009de0 <TM_LCD_SetLayer2+0x28>)
 8009dc2:	695b      	ldr	r3, [r3, #20]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	4a06      	ldr	r2, [pc, #24]	; (8009de0 <TM_LCD_SetLayer2+0x28>)
 8009dc8:	60d3      	str	r3, [r2, #12]
	LCD.CurrentLayer = 1;
 8009dca:	4b05      	ldr	r3, [pc, #20]	; (8009de0 <TM_LCD_SetLayer2+0x28>)
 8009dcc:	2201      	movs	r2, #1
 8009dce:	761a      	strb	r2, [r3, #24]
	
	/* Set layer for DMA2D also */
	TM_DMA2DGRAPHIC_SetLayer(LCD.CurrentLayer);
 8009dd0:	4b03      	ldr	r3, [pc, #12]	; (8009de0 <TM_LCD_SetLayer2+0x28>)
 8009dd2:	7e1b      	ldrb	r3, [r3, #24]
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7ff f9af 	bl	8009138 <TM_DMA2DGRAPHIC_SetLayer>
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	20000350 	.word	0x20000350

08009de4 <TM_LCD_SetLayer1Opacity>:

TM_LCD_Result_t TM_LCD_SetLayer1Opacity(uint8_t opacity) {
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b082      	sub	sp, #8
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	4603      	mov	r3, r0
 8009dec:	71fb      	strb	r3, [r7, #7]
	/* Set opacity */
	HAL_LTDC_SetAlpha(&LTDCHandle, opacity, 0);
 8009dee:	79fb      	ldrb	r3, [r7, #7]
 8009df0:	2200      	movs	r2, #0
 8009df2:	4619      	mov	r1, r3
 8009df4:	4803      	ldr	r0, [pc, #12]	; (8009e04 <TM_LCD_SetLayer1Opacity+0x20>)
 8009df6:	f7fc fd47 	bl	8006888 <HAL_LTDC_SetAlpha>
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3708      	adds	r7, #8
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	200002a8 	.word	0x200002a8

08009e08 <TM_LCD_SetLayer2Opacity>:

TM_LCD_Result_t TM_LCD_SetLayer2Opacity(uint8_t opacity) {
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	4603      	mov	r3, r0
 8009e10:	71fb      	strb	r3, [r7, #7]
	/* Set opacity */
	HAL_LTDC_SetAlpha(&LTDCHandle, opacity, 1);
 8009e12:	79fb      	ldrb	r3, [r7, #7]
 8009e14:	2201      	movs	r2, #1
 8009e16:	4619      	mov	r1, r3
 8009e18:	4803      	ldr	r0, [pc, #12]	; (8009e28 <TM_LCD_SetLayer2Opacity+0x20>)
 8009e1a:	f7fc fd35 	bl	8006888 <HAL_LTDC_SetAlpha>
	
	/* Return OK */
	return TM_LCD_Result_Ok;
 8009e1e:	2300      	movs	r3, #0
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3708      	adds	r7, #8
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}
 8009e28:	200002a8 	.word	0x200002a8

08009e2c <TM_LCD_GetHeight>:

uint16_t TM_LCD_GetWidth(void) {
	return LCD.CurrentWidth;
}

uint16_t TM_LCD_GetHeight(void) {
 8009e2c:	b480      	push	{r7}
 8009e2e:	af00      	add	r7, sp, #0
	return LCD.CurrentHeight;
 8009e30:	4b03      	ldr	r3, [pc, #12]	; (8009e40 <TM_LCD_GetHeight+0x14>)
 8009e32:	88db      	ldrh	r3, [r3, #6]
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	46bd      	mov	sp, r7
 8009e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3c:	4770      	bx	lr
 8009e3e:	bf00      	nop
 8009e40:	20000350 	.word	0x20000350

08009e44 <TM_LCD_INT_InitLTDC>:
uint8_t TM_LCD_GetOrientation(void) {
	return LCD.Orientation;
}

/* Private functions */
static void TM_LCD_INT_InitLTDC(void) {
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b08e      	sub	sp, #56	; 0x38
 8009e48:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef  periph_clk_init_struct;
	
	/* Enable LTDC and DMA2D clocks */
	__HAL_RCC_DMA2D_CLK_ENABLE();
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	607b      	str	r3, [r7, #4]
 8009e4e:	4b39      	ldr	r3, [pc, #228]	; (8009f34 <TM_LCD_INT_InitLTDC+0xf0>)
 8009e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e52:	4a38      	ldr	r2, [pc, #224]	; (8009f34 <TM_LCD_INT_InitLTDC+0xf0>)
 8009e54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009e58:	6313      	str	r3, [r2, #48]	; 0x30
 8009e5a:	4b36      	ldr	r3, [pc, #216]	; (8009f34 <TM_LCD_INT_InitLTDC+0xf0>)
 8009e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009e62:	607b      	str	r3, [r7, #4]
 8009e64:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_LTDC_CLK_ENABLE();
 8009e66:	2300      	movs	r3, #0
 8009e68:	603b      	str	r3, [r7, #0]
 8009e6a:	4b32      	ldr	r3, [pc, #200]	; (8009f34 <TM_LCD_INT_InitLTDC+0xf0>)
 8009e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e6e:	4a31      	ldr	r2, [pc, #196]	; (8009f34 <TM_LCD_INT_InitLTDC+0xf0>)
 8009e70:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009e74:	6453      	str	r3, [r2, #68]	; 0x44
 8009e76:	4b2f      	ldr	r3, [pc, #188]	; (8009f34 <TM_LCD_INT_InitLTDC+0xf0>)
 8009e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e7a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009e7e:	603b      	str	r3, [r7, #0]
 8009e80:	683b      	ldr	r3, [r7, #0]
	
	/* Disable LTDC */
	LTDC->GCR &= ~LTDC_GCR_LTDCEN;
 8009e82:	4b2d      	ldr	r3, [pc, #180]	; (8009f38 <TM_LCD_INT_InitLTDC+0xf4>)
 8009e84:	699b      	ldr	r3, [r3, #24]
 8009e86:	4a2c      	ldr	r2, [pc, #176]	; (8009f38 <TM_LCD_INT_InitLTDC+0xf4>)
 8009e88:	f023 0301 	bic.w	r3, r3, #1
 8009e8c:	6193      	str	r3, [r2, #24]

    /* Timing configuration */     
    LTDCHandle.Init.HorizontalSync = LCD_HSYNC - 1;
 8009e8e:	4b2b      	ldr	r3, [pc, #172]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009e90:	2208      	movs	r2, #8
 8009e92:	615a      	str	r2, [r3, #20]
    LTDCHandle.Init.VerticalSync = LCD_VSYNC - 1;
 8009e94:	4b29      	ldr	r3, [pc, #164]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009e96:	2200      	movs	r2, #0
 8009e98:	619a      	str	r2, [r3, #24]
    LTDCHandle.Init.AccumulatedHBP = LCD_HSYNC + LCD_HBP - 1;
 8009e9a:	4b28      	ldr	r3, [pc, #160]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009e9c:	2225      	movs	r2, #37	; 0x25
 8009e9e:	61da      	str	r2, [r3, #28]
    LTDCHandle.Init.AccumulatedVBP = LCD_VSYNC + LCD_VBP - 1;  
 8009ea0:	4b26      	ldr	r3, [pc, #152]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009ea2:	2203      	movs	r2, #3
 8009ea4:	621a      	str	r2, [r3, #32]
    LTDCHandle.Init.AccumulatedActiveH = LCD_PIXEL_HEIGHT + LCD_VSYNC + LCD_VBP - 1;
 8009ea6:	4b25      	ldr	r3, [pc, #148]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009ea8:	f240 1243 	movw	r2, #323	; 0x143
 8009eac:	629a      	str	r2, [r3, #40]	; 0x28
    LTDCHandle.Init.AccumulatedActiveW = LCD_PIXEL_WIDTH + LCD_HSYNC + LCD_HBP - 1;
 8009eae:	4b23      	ldr	r3, [pc, #140]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009eb0:	f240 1215 	movw	r2, #277	; 0x115
 8009eb4:	625a      	str	r2, [r3, #36]	; 0x24
    LTDCHandle.Init.TotalWidth = LCD_PIXEL_WIDTH + LCD_HSYNC + LCD_HBP + LCD_HFP - 1; 
 8009eb6:	4b21      	ldr	r3, [pc, #132]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009eb8:	f240 1217 	movw	r2, #279	; 0x117
 8009ebc:	62da      	str	r2, [r3, #44]	; 0x2c
    LTDCHandle.Init.TotalHeigh = LCD_PIXEL_HEIGHT + LCD_VSYNC + LCD_VBP + LCD_VFP - 1;
 8009ebe:	4b1f      	ldr	r3, [pc, #124]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009ec0:	f240 1245 	movw	r2, #325	; 0x145
 8009ec4:	631a      	str	r2, [r3, #48]	; 0x30
    /* Enable Pixel Clock */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAI_N = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAI_R = 192/2 = 96 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / RCC_PLLSAIDivR = 96/4 = 24 Mhz */
	periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8009ec6:	2308      	movs	r3, #8
 8009ec8:	60bb      	str	r3, [r7, #8]
	periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8009eca:	23c0      	movs	r3, #192	; 0xc0
 8009ecc:	61bb      	str	r3, [r7, #24]
	periph_clk_init_struct.PLLSAI.PLLSAIR = LCD_FREQUENCY_DIV;
 8009ece:	2305      	movs	r3, #5
 8009ed0:	623b      	str	r3, [r7, #32]
	periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8009ed2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8009ed8:	f107 0308 	add.w	r3, r7, #8
 8009edc:	4618      	mov	r0, r3
 8009ede:	f7fd fb8b 	bl	80075f8 <HAL_RCCEx_PeriphCLKConfig>

	/* Initialize the LCD pixel width and pixel height */
	LTDCHandle.LayerCfg->ImageWidth  = LCD_PIXEL_WIDTH;
 8009ee2:	4b16      	ldr	r3, [pc, #88]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009ee4:	22f0      	movs	r2, #240	; 0xf0
 8009ee6:	661a      	str	r2, [r3, #96]	; 0x60
	LTDCHandle.LayerCfg->ImageHeight = LCD_PIXEL_HEIGHT;
 8009ee8:	4b14      	ldr	r3, [pc, #80]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009eea:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8009eee:	665a      	str	r2, [r3, #100]	; 0x64

	/* Background value */
	LTDCHandle.Init.Backcolor.Blue = 0;
 8009ef0:	4b12      	ldr	r3, [pc, #72]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	LTDCHandle.Init.Backcolor.Green = 0;
 8009ef8:	4b10      	ldr	r3, [pc, #64]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009efa:	2200      	movs	r2, #0
 8009efc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	LTDCHandle.Init.Backcolor.Red = 0;
 8009f00:	4b0e      	ldr	r3, [pc, #56]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009f02:	2200      	movs	r2, #0
 8009f04:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

	/* Polarity */
	LTDCHandle.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8009f08:	4b0c      	ldr	r3, [pc, #48]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	605a      	str	r2, [r3, #4]
	LTDCHandle.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8009f0e:	4b0b      	ldr	r3, [pc, #44]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009f10:	2200      	movs	r2, #0
 8009f12:	609a      	str	r2, [r3, #8]
	LTDCHandle.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8009f14:	4b09      	ldr	r3, [pc, #36]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009f16:	2200      	movs	r2, #0
 8009f18:	60da      	str	r2, [r3, #12]
	LTDCHandle.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8009f1a:	4b08      	ldr	r3, [pc, #32]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	611a      	str	r2, [r3, #16]
	LTDCHandle.Instance = LTDC;
 8009f20:	4b06      	ldr	r3, [pc, #24]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009f22:	4a05      	ldr	r2, [pc, #20]	; (8009f38 <TM_LCD_INT_InitLTDC+0xf4>)
 8009f24:	601a      	str	r2, [r3, #0]

	/* Init LTDC */
	HAL_LTDC_Init(&LTDCHandle);
 8009f26:	4805      	ldr	r0, [pc, #20]	; (8009f3c <TM_LCD_INT_InitLTDC+0xf8>)
 8009f28:	f7fc fad4 	bl	80064d4 <HAL_LTDC_Init>
}
 8009f2c:	bf00      	nop
 8009f2e:	3738      	adds	r7, #56	; 0x38
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}
 8009f34:	40023800 	.word	0x40023800
 8009f38:	40016800 	.word	0x40016800
 8009f3c:	200002a8 	.word	0x200002a8

08009f40 <TM_LCD_INT_InitLayers>:

static void TM_LCD_INT_InitLayers(void) {
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b09a      	sub	sp, #104	; 0x68
 8009f44:	af00      	add	r7, sp, #0
	LTDC_LayerCfgTypeDef layer_cfg;
	LTDC_LayerCfgTypeDef layer_cfg2;
	
	/* Layer Init */
	layer_cfg.WindowX0 = 0;
 8009f46:	2300      	movs	r3, #0
 8009f48:	637b      	str	r3, [r7, #52]	; 0x34
	layer_cfg.WindowX1 = LCD_PIXEL_WIDTH;
 8009f4a:	23f0      	movs	r3, #240	; 0xf0
 8009f4c:	63bb      	str	r3, [r7, #56]	; 0x38
	layer_cfg.WindowY0 = 0;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	63fb      	str	r3, [r7, #60]	; 0x3c
	layer_cfg.WindowY1 = LCD_PIXEL_HEIGHT; 
 8009f52:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8009f56:	643b      	str	r3, [r7, #64]	; 0x40
#if LCD_PIXEL_SIZE == 2
	layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8009f58:	2302      	movs	r3, #2
 8009f5a:	647b      	str	r3, [r7, #68]	; 0x44
#else
	layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
#endif
	layer_cfg.FBStartAdress = SDRAM_START_ADR;
 8009f5c:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8009f60:	65bb      	str	r3, [r7, #88]	; 0x58
	layer_cfg.Alpha = 255;
 8009f62:	23ff      	movs	r3, #255	; 0xff
 8009f64:	64bb      	str	r3, [r7, #72]	; 0x48
	layer_cfg.Alpha0 = 0;
 8009f66:	2300      	movs	r3, #0
 8009f68:	64fb      	str	r3, [r7, #76]	; 0x4c
	layer_cfg.Backcolor.Blue = 0;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	layer_cfg.Backcolor.Green = 0;
 8009f70:	2300      	movs	r3, #0
 8009f72:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	layer_cfg.Backcolor.Red = 0;
 8009f76:	2300      	movs	r3, #0
 8009f78:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8009f7c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8009f80:	653b      	str	r3, [r7, #80]	; 0x50
	layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8009f82:	2307      	movs	r3, #7
 8009f84:	657b      	str	r3, [r7, #84]	; 0x54
	layer_cfg.ImageWidth = LCD_PIXEL_WIDTH;
 8009f86:	23f0      	movs	r3, #240	; 0xf0
 8009f88:	65fb      	str	r3, [r7, #92]	; 0x5c
	layer_cfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8009f8a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8009f8e:	663b      	str	r3, [r7, #96]	; 0x60

	layer_cfg2.WindowX0 = 0;
 8009f90:	2300      	movs	r3, #0
 8009f92:	603b      	str	r3, [r7, #0]
		layer_cfg2.WindowX1 = 182;
 8009f94:	23b6      	movs	r3, #182	; 0xb6
 8009f96:	607b      	str	r3, [r7, #4]
		layer_cfg2.WindowY0 = 0;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	60bb      	str	r3, [r7, #8]
		layer_cfg2.WindowY1 = 320;
 8009f9c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8009fa0:	60fb      	str	r3, [r7, #12]
	#if LCD_PIXEL_SIZE == 2
		layer_cfg2.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8009fa2:	2302      	movs	r3, #2
 8009fa4:	613b      	str	r3, [r7, #16]
	#else
		layer_cfg2.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
	#endif

		layer_cfg2.Alpha = 255;
 8009fa6:	23ff      	movs	r3, #255	; 0xff
 8009fa8:	617b      	str	r3, [r7, #20]
		layer_cfg2.Alpha0 = 0;
 8009faa:	2300      	movs	r3, #0
 8009fac:	61bb      	str	r3, [r7, #24]
		layer_cfg2.Backcolor.Blue = 0;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		layer_cfg2.Backcolor.Green = 0;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		layer_cfg2.Backcolor.Red = 0;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		layer_cfg2.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8009fc0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8009fc4:	61fb      	str	r3, [r7, #28]
		layer_cfg2.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8009fc6:	2307      	movs	r3, #7
 8009fc8:	623b      	str	r3, [r7, #32]
		layer_cfg2.ImageWidth = LCD_PIXEL_WIDTH;
 8009fca:	23f0      	movs	r3, #240	; 0xf0
 8009fcc:	62bb      	str	r3, [r7, #40]	; 0x28
		layer_cfg2.ImageHeight = LCD_PIXEL_HEIGHT;
 8009fce:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8009fd2:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Init layer 1 */
	HAL_LTDC_ConfigLayer(&LTDCHandle, &layer_cfg, 0);
 8009fd4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009fd8:	2200      	movs	r2, #0
 8009fda:	4619      	mov	r1, r3
 8009fdc:	480e      	ldr	r0, [pc, #56]	; (800a018 <TM_LCD_INT_InitLayers+0xd8>)
 8009fde:	f7fc fc15 	bl	800680c <HAL_LTDC_ConfigLayer>
	
	/* Config layer 2 */
	layer_cfg.Alpha = 255;
 8009fe2:	23ff      	movs	r3, #255	; 0xff
 8009fe4:	64bb      	str	r3, [r7, #72]	; 0x48
	layer_cfg2.FBStartAdress = SDRAM_START_ADR + LCD_PIXEL_SIZE * LCD_PIXEL_HEIGHT * LCD_PIXEL_WIDTH;
 8009fe6:	4b0d      	ldr	r3, [pc, #52]	; (800a01c <TM_LCD_INT_InitLayers+0xdc>)
 8009fe8:	627b      	str	r3, [r7, #36]	; 0x24

	/* Init layer 2 */
	HAL_LTDC_ConfigLayer(&LTDCHandle, &layer_cfg2, 1);
 8009fea:	463b      	mov	r3, r7
 8009fec:	2201      	movs	r2, #1
 8009fee:	4619      	mov	r1, r3
 8009ff0:	4809      	ldr	r0, [pc, #36]	; (800a018 <TM_LCD_INT_InitLayers+0xd8>)
 8009ff2:	f7fc fc0b 	bl	800680c <HAL_LTDC_ConfigLayer>
    
    /* Init line event interrupt */
    HAL_LTDC_ProgramLineEvent(&LTDCHandle, 0); 
 8009ff6:	2100      	movs	r1, #0
 8009ff8:	4807      	ldr	r0, [pc, #28]	; (800a018 <TM_LCD_INT_InitLayers+0xd8>)
 8009ffa:	f7fc fc7b 	bl	80068f4 <HAL_LTDC_ProgramLineEvent>
  
    /* Set LTDC Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0xE, 0);   
 8009ffe:	2200      	movs	r2, #0
 800a000:	210e      	movs	r1, #14
 800a002:	2058      	movs	r0, #88	; 0x58
 800a004:	f7fa ff7b 	bl	8004efe <HAL_NVIC_SetPriority>

    /* Enable LTDC Interrupt */
    HAL_NVIC_EnableIRQ(LTDC_IRQn);  
 800a008:	2058      	movs	r0, #88	; 0x58
 800a00a:	f7fa ff94 	bl	8004f36 <HAL_NVIC_EnableIRQ>
}
 800a00e:	bf00      	nop
 800a010:	3768      	adds	r7, #104	; 0x68
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
 800a016:	bf00      	nop
 800a018:	200002a8 	.word	0x200002a8
 800a01c:	d0025800 	.word	0xd0025800

0800a020 <TM_ILI9341_SendCommand>:

/* ILI9341 related functions */
#if defined(LCD_USE_STM32F429_DISCOVERY)
static void TM_ILI9341_SendCommand(uint8_t data) {
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	4603      	mov	r3, r0
 800a028:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET;
 800a02a:	4b0a      	ldr	r3, [pc, #40]	; (800a054 <TM_ILI9341_SendCommand+0x34>)
 800a02c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800a030:	619a      	str	r2, [r3, #24]
	ILI9341_CS_RESET;
 800a032:	4b09      	ldr	r3, [pc, #36]	; (800a058 <TM_ILI9341_SendCommand+0x38>)
 800a034:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800a038:	619a      	str	r2, [r3, #24]
	TM_SPI_Send(ILI9341_SPI, data);
 800a03a:	79fb      	ldrb	r3, [r7, #7]
 800a03c:	4619      	mov	r1, r3
 800a03e:	4807      	ldr	r0, [pc, #28]	; (800a05c <TM_ILI9341_SendCommand+0x3c>)
 800a040:	f7ff fca0 	bl	8009984 <TM_SPI_Send>
	ILI9341_CS_SET;
 800a044:	4b04      	ldr	r3, [pc, #16]	; (800a058 <TM_ILI9341_SendCommand+0x38>)
 800a046:	2204      	movs	r2, #4
 800a048:	619a      	str	r2, [r3, #24]
}
 800a04a:	bf00      	nop
 800a04c:	3708      	adds	r7, #8
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	40020c00 	.word	0x40020c00
 800a058:	40020800 	.word	0x40020800
 800a05c:	40015000 	.word	0x40015000

0800a060 <TM_ILI9341_SendData>:

static void TM_ILI9341_SendData(uint8_t data) {
 800a060:	b580      	push	{r7, lr}
 800a062:	b082      	sub	sp, #8
 800a064:	af00      	add	r7, sp, #0
 800a066:	4603      	mov	r3, r0
 800a068:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_SET;
 800a06a:	4b0a      	ldr	r3, [pc, #40]	; (800a094 <TM_ILI9341_SendData+0x34>)
 800a06c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a070:	619a      	str	r2, [r3, #24]
	ILI9341_CS_RESET;
 800a072:	4b09      	ldr	r3, [pc, #36]	; (800a098 <TM_ILI9341_SendData+0x38>)
 800a074:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800a078:	619a      	str	r2, [r3, #24]
	TM_SPI_Send(ILI9341_SPI, data);
 800a07a:	79fb      	ldrb	r3, [r7, #7]
 800a07c:	4619      	mov	r1, r3
 800a07e:	4807      	ldr	r0, [pc, #28]	; (800a09c <TM_ILI9341_SendData+0x3c>)
 800a080:	f7ff fc80 	bl	8009984 <TM_SPI_Send>
	ILI9341_CS_SET;
 800a084:	4b04      	ldr	r3, [pc, #16]	; (800a098 <TM_ILI9341_SendData+0x38>)
 800a086:	2204      	movs	r2, #4
 800a088:	619a      	str	r2, [r3, #24]
}
 800a08a:	bf00      	nop
 800a08c:	3708      	adds	r7, #8
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop
 800a094:	40020c00 	.word	0x40020c00
 800a098:	40020800 	.word	0x40020800
 800a09c:	40015000 	.word	0x40015000

0800a0a0 <TM_ILI9341_Delay>:

static void TM_ILI9341_Delay(__IO uint32_t delay) {
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
	for (; delay != 0; delay--); 
 800a0a8:	e002      	b.n	800a0b0 <TM_ILI9341_Delay+0x10>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	3b01      	subs	r3, #1
 800a0ae:	607b      	str	r3, [r7, #4]
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1f9      	bne.n	800a0aa <TM_ILI9341_Delay+0xa>
}
 800a0b6:	bf00      	nop
 800a0b8:	370c      	adds	r7, #12
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
	...

0800a0c4 <TM_LCD_INT_InitLCD>:
#endif

static void TM_LCD_INT_InitLCD(void) {
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	af00      	add	r7, sp, #0
#if defined(LCD_USE_STM32F429_DISCOVERY)
	/* CS high */
	ILI9341_CS_SET;
 800a0c8:	4ba6      	ldr	r3, [pc, #664]	; (800a364 <TM_LCD_INT_InitLCD+0x2a0>)
 800a0ca:	2204      	movs	r2, #4
 800a0cc:	619a      	str	r2, [r3, #24]
	
	/* Init SPI */
	TM_SPI_Init(ILI9341_SPI, ILI9341_SPI_PINS);
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	48a5      	ldr	r0, [pc, #660]	; (800a368 <TM_LCD_INT_InitLCD+0x2a4>)
 800a0d2:	f000 fb2b 	bl	800a72c <TM_SPI_Init>
	
	/* Initialization sequence */
	TM_ILI9341_SendCommand(0xCA);
 800a0d6:	20ca      	movs	r0, #202	; 0xca
 800a0d8:	f7ff ffa2 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0xC3);
 800a0dc:	20c3      	movs	r0, #195	; 0xc3
 800a0de:	f7ff ffbf 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x08);
 800a0e2:	2008      	movs	r0, #8
 800a0e4:	f7ff ffbc 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x50);
 800a0e8:	2050      	movs	r0, #80	; 0x50
 800a0ea:	f7ff ffb9 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_POWERB);
 800a0ee:	20cf      	movs	r0, #207	; 0xcf
 800a0f0:	f7ff ff96 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x00);
 800a0f4:	2000      	movs	r0, #0
 800a0f6:	f7ff ffb3 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0xC1);
 800a0fa:	20c1      	movs	r0, #193	; 0xc1
 800a0fc:	f7ff ffb0 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x30);
 800a100:	2030      	movs	r0, #48	; 0x30
 800a102:	f7ff ffad 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_POWER_SEQ);
 800a106:	20ed      	movs	r0, #237	; 0xed
 800a108:	f7ff ff8a 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x64);
 800a10c:	2064      	movs	r0, #100	; 0x64
 800a10e:	f7ff ffa7 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x03);
 800a112:	2003      	movs	r0, #3
 800a114:	f7ff ffa4 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x12);
 800a118:	2012      	movs	r0, #18
 800a11a:	f7ff ffa1 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x81);
 800a11e:	2081      	movs	r0, #129	; 0x81
 800a120:	f7ff ff9e 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_DTCA);
 800a124:	20e8      	movs	r0, #232	; 0xe8
 800a126:	f7ff ff7b 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x85);
 800a12a:	2085      	movs	r0, #133	; 0x85
 800a12c:	f7ff ff98 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x00);
 800a130:	2000      	movs	r0, #0
 800a132:	f7ff ff95 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x78);
 800a136:	2078      	movs	r0, #120	; 0x78
 800a138:	f7ff ff92 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_POWERA);
 800a13c:	20cb      	movs	r0, #203	; 0xcb
 800a13e:	f7ff ff6f 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x39);
 800a142:	2039      	movs	r0, #57	; 0x39
 800a144:	f7ff ff8c 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x2C);
 800a148:	202c      	movs	r0, #44	; 0x2c
 800a14a:	f7ff ff89 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x00);
 800a14e:	2000      	movs	r0, #0
 800a150:	f7ff ff86 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x34);
 800a154:	2034      	movs	r0, #52	; 0x34
 800a156:	f7ff ff83 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x02);
 800a15a:	2002      	movs	r0, #2
 800a15c:	f7ff ff80 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_PRC);
 800a160:	20f7      	movs	r0, #247	; 0xf7
 800a162:	f7ff ff5d 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x20);
 800a166:	2020      	movs	r0, #32
 800a168:	f7ff ff7a 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_DTCB);
 800a16c:	20ea      	movs	r0, #234	; 0xea
 800a16e:	f7ff ff57 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x00);
 800a172:	2000      	movs	r0, #0
 800a174:	f7ff ff74 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x00);
 800a178:	2000      	movs	r0, #0
 800a17a:	f7ff ff71 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_FRC);
 800a17e:	20b1      	movs	r0, #177	; 0xb1
 800a180:	f7ff ff4e 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x00);
 800a184:	2000      	movs	r0, #0
 800a186:	f7ff ff6b 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x1B);
 800a18a:	201b      	movs	r0, #27
 800a18c:	f7ff ff68 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_DFC);
 800a190:	20b6      	movs	r0, #182	; 0xb6
 800a192:	f7ff ff45 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x0A);
 800a196:	200a      	movs	r0, #10
 800a198:	f7ff ff62 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0xA2);
 800a19c:	20a2      	movs	r0, #162	; 0xa2
 800a19e:	f7ff ff5f 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_POWER1);
 800a1a2:	20c0      	movs	r0, #192	; 0xc0
 800a1a4:	f7ff ff3c 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x10);
 800a1a8:	2010      	movs	r0, #16
 800a1aa:	f7ff ff59 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_POWER2);
 800a1ae:	20c1      	movs	r0, #193	; 0xc1
 800a1b0:	f7ff ff36 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x10);
 800a1b4:	2010      	movs	r0, #16
 800a1b6:	f7ff ff53 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_VCOM1);
 800a1ba:	20c5      	movs	r0, #197	; 0xc5
 800a1bc:	f7ff ff30 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x45);
 800a1c0:	2045      	movs	r0, #69	; 0x45
 800a1c2:	f7ff ff4d 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x15);
 800a1c6:	2015      	movs	r0, #21
 800a1c8:	f7ff ff4a 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_VCOM2);
 800a1cc:	20c7      	movs	r0, #199	; 0xc7
 800a1ce:	f7ff ff27 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x90);
 800a1d2:	2090      	movs	r0, #144	; 0x90
 800a1d4:	f7ff ff44 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_MAC);
 800a1d8:	2036      	movs	r0, #54	; 0x36
 800a1da:	f7ff ff21 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0xC8);
 800a1de:	20c8      	movs	r0, #200	; 0xc8
 800a1e0:	f7ff ff3e 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 800a1e4:	20f2      	movs	r0, #242	; 0xf2
 800a1e6:	f7ff ff1b 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x00);
 800a1ea:	2000      	movs	r0, #0
 800a1ec:	f7ff ff38 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_RGB_INTERFACE);
 800a1f0:	20b0      	movs	r0, #176	; 0xb0
 800a1f2:	f7ff ff15 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0xC2);
 800a1f6:	20c2      	movs	r0, #194	; 0xc2
 800a1f8:	f7ff ff32 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_DFC);
 800a1fc:	20b6      	movs	r0, #182	; 0xb6
 800a1fe:	f7ff ff0f 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x0A);
 800a202:	200a      	movs	r0, #10
 800a204:	f7ff ff2c 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0xA7);
 800a208:	20a7      	movs	r0, #167	; 0xa7
 800a20a:	f7ff ff29 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x27);
 800a20e:	2027      	movs	r0, #39	; 0x27
 800a210:	f7ff ff26 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x04);
 800a214:	2004      	movs	r0, #4
 800a216:	f7ff ff23 	bl	800a060 <TM_ILI9341_SendData>

	TM_ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 800a21a:	202a      	movs	r0, #42	; 0x2a
 800a21c:	f7ff ff00 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x00);
 800a220:	2000      	movs	r0, #0
 800a222:	f7ff ff1d 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x00);
 800a226:	2000      	movs	r0, #0
 800a228:	f7ff ff1a 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x00);
 800a22c:	2000      	movs	r0, #0
 800a22e:	f7ff ff17 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0xEF);
 800a232:	20ef      	movs	r0, #239	; 0xef
 800a234:	f7ff ff14 	bl	800a060 <TM_ILI9341_SendData>

	TM_ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 800a238:	202b      	movs	r0, #43	; 0x2b
 800a23a:	f7ff fef1 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x00);
 800a23e:	2000      	movs	r0, #0
 800a240:	f7ff ff0e 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x00);
 800a244:	2000      	movs	r0, #0
 800a246:	f7ff ff0b 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x01);
 800a24a:	2001      	movs	r0, #1
 800a24c:	f7ff ff08 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x3F);
 800a250:	203f      	movs	r0, #63	; 0x3f
 800a252:	f7ff ff05 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_INTERFACE);
 800a256:	20f6      	movs	r0, #246	; 0xf6
 800a258:	f7ff fee2 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x01);
 800a25c:	2001      	movs	r0, #1
 800a25e:	f7ff feff 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x00);
 800a262:	2000      	movs	r0, #0
 800a264:	f7ff fefc 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x06);
 800a268:	2006      	movs	r0, #6
 800a26a:	f7ff fef9 	bl	800a060 <TM_ILI9341_SendData>

	TM_ILI9341_SendCommand(ILI9341_GRAM);
 800a26e:	202c      	movs	r0, #44	; 0x2c
 800a270:	f7ff fed6 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_Delay(1000000);
 800a274:	483d      	ldr	r0, [pc, #244]	; (800a36c <TM_LCD_INT_InitLCD+0x2a8>)
 800a276:	f7ff ff13 	bl	800a0a0 <TM_ILI9341_Delay>

	TM_ILI9341_SendCommand(ILI9341_GAMMA);
 800a27a:	2026      	movs	r0, #38	; 0x26
 800a27c:	f7ff fed0 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x01);
 800a280:	2001      	movs	r0, #1
 800a282:	f7ff feed 	bl	800a060 <TM_ILI9341_SendData>

	TM_ILI9341_SendCommand(ILI9341_PGAMMA);
 800a286:	20e0      	movs	r0, #224	; 0xe0
 800a288:	f7ff feca 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x0F);
 800a28c:	200f      	movs	r0, #15
 800a28e:	f7ff fee7 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x29);
 800a292:	2029      	movs	r0, #41	; 0x29
 800a294:	f7ff fee4 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x24);
 800a298:	2024      	movs	r0, #36	; 0x24
 800a29a:	f7ff fee1 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x0C);
 800a29e:	200c      	movs	r0, #12
 800a2a0:	f7ff fede 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x0E);
 800a2a4:	200e      	movs	r0, #14
 800a2a6:	f7ff fedb 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x09);
 800a2aa:	2009      	movs	r0, #9
 800a2ac:	f7ff fed8 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x4E);
 800a2b0:	204e      	movs	r0, #78	; 0x4e
 800a2b2:	f7ff fed5 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x78);
 800a2b6:	2078      	movs	r0, #120	; 0x78
 800a2b8:	f7ff fed2 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x3C);
 800a2bc:	203c      	movs	r0, #60	; 0x3c
 800a2be:	f7ff fecf 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x09);
 800a2c2:	2009      	movs	r0, #9
 800a2c4:	f7ff fecc 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x13);
 800a2c8:	2013      	movs	r0, #19
 800a2ca:	f7ff fec9 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x05);
 800a2ce:	2005      	movs	r0, #5
 800a2d0:	f7ff fec6 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x17);
 800a2d4:	2017      	movs	r0, #23
 800a2d6:	f7ff fec3 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x11);
 800a2da:	2011      	movs	r0, #17
 800a2dc:	f7ff fec0 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x00);
 800a2e0:	2000      	movs	r0, #0
 800a2e2:	f7ff febd 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendCommand(ILI9341_NGAMMA);
 800a2e6:	20e1      	movs	r0, #225	; 0xe1
 800a2e8:	f7ff fe9a 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_SendData(0x00);
 800a2ec:	2000      	movs	r0, #0
 800a2ee:	f7ff feb7 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x16);
 800a2f2:	2016      	movs	r0, #22
 800a2f4:	f7ff feb4 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x1B);
 800a2f8:	201b      	movs	r0, #27
 800a2fa:	f7ff feb1 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x04);
 800a2fe:	2004      	movs	r0, #4
 800a300:	f7ff feae 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x11);
 800a304:	2011      	movs	r0, #17
 800a306:	f7ff feab 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x07);
 800a30a:	2007      	movs	r0, #7
 800a30c:	f7ff fea8 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x31);
 800a310:	2031      	movs	r0, #49	; 0x31
 800a312:	f7ff fea5 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x33);
 800a316:	2033      	movs	r0, #51	; 0x33
 800a318:	f7ff fea2 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x42);
 800a31c:	2042      	movs	r0, #66	; 0x42
 800a31e:	f7ff fe9f 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x05);
 800a322:	2005      	movs	r0, #5
 800a324:	f7ff fe9c 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x0C);
 800a328:	200c      	movs	r0, #12
 800a32a:	f7ff fe99 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x0A);
 800a32e:	200a      	movs	r0, #10
 800a330:	f7ff fe96 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x28);
 800a334:	2028      	movs	r0, #40	; 0x28
 800a336:	f7ff fe93 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x2F);
 800a33a:	202f      	movs	r0, #47	; 0x2f
 800a33c:	f7ff fe90 	bl	800a060 <TM_ILI9341_SendData>
	TM_ILI9341_SendData(0x0F);
 800a340:	200f      	movs	r0, #15
 800a342:	f7ff fe8d 	bl	800a060 <TM_ILI9341_SendData>

	TM_ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 800a346:	2011      	movs	r0, #17
 800a348:	f7ff fe6a 	bl	800a020 <TM_ILI9341_SendCommand>
	TM_ILI9341_Delay(1000000);
 800a34c:	4807      	ldr	r0, [pc, #28]	; (800a36c <TM_LCD_INT_InitLCD+0x2a8>)
 800a34e:	f7ff fea7 	bl	800a0a0 <TM_ILI9341_Delay>
	TM_ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 800a352:	2029      	movs	r0, #41	; 0x29
 800a354:	f7ff fe64 	bl	800a020 <TM_ILI9341_SendCommand>

	TM_ILI9341_SendCommand(ILI9341_GRAM);
 800a358:	202c      	movs	r0, #44	; 0x2c
 800a35a:	f7ff fe61 	bl	800a020 <TM_ILI9341_SendCommand>
#endif
}
 800a35e:	bf00      	nop
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	40020800 	.word	0x40020800
 800a368:	40015000 	.word	0x40015000
 800a36c:	000f4240 	.word	0x000f4240

0800a370 <TM_LCD_INT_InitPins>:

static void TM_LCD_INT_InitPins(void) {
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af02      	add	r7, sp, #8
	/* LCD pins */
	TM_GPIO_InitAlternate(GPIOI, 0xF000, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Fast, 0x0E);
	TM_GPIO_InitAlternate(GPIOJ, 0xFFFF, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Fast, 0x0E);
	TM_GPIO_InitAlternate(GPIOK, 0x00FF, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Fast, 0x0E);	
#elif defined(LCD_USE_STM32F429_DISCOVERY)
	TM_GPIO_Init(ILI9341_WRX_PORT, ILI9341_WRX_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Medium);
 800a376:	2301      	movs	r3, #1
 800a378:	9301      	str	r3, [sp, #4]
 800a37a:	2300      	movs	r3, #0
 800a37c:	9300      	str	r3, [sp, #0]
 800a37e:	2300      	movs	r3, #0
 800a380:	2201      	movs	r2, #1
 800a382:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a386:	4833      	ldr	r0, [pc, #204]	; (800a454 <TM_LCD_INT_InitPins+0xe4>)
 800a388:	f7ff f9d6 	bl	8009738 <TM_GPIO_Init>
	TM_GPIO_Init(ILI9341_CS_PORT, ILI9341_CS_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Medium);
 800a38c:	2301      	movs	r3, #1
 800a38e:	9301      	str	r3, [sp, #4]
 800a390:	2300      	movs	r3, #0
 800a392:	9300      	str	r3, [sp, #0]
 800a394:	2300      	movs	r3, #0
 800a396:	2201      	movs	r2, #1
 800a398:	2104      	movs	r1, #4
 800a39a:	482f      	ldr	r0, [pc, #188]	; (800a458 <TM_LCD_INT_InitPins+0xe8>)
 800a39c:	f7ff f9cc 	bl	8009738 <TM_GPIO_Init>
	TM_GPIO_InitAlternate(GPIOA, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 | GPIO_PIN_11 | GPIO_PIN_12, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF14_LTDC);
 800a3a0:	230e      	movs	r3, #14
 800a3a2:	9301      	str	r3, [sp, #4]
 800a3a4:	2303      	movs	r3, #3
 800a3a6:	9300      	str	r3, [sp, #0]
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	f641 0158 	movw	r1, #6232	; 0x1858
 800a3b0:	482a      	ldr	r0, [pc, #168]	; (800a45c <TM_LCD_INT_InitPins+0xec>)
 800a3b2:	f7ff f9e4 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF14_LTDC);
 800a3b6:	230e      	movs	r3, #14
 800a3b8:	9301      	str	r3, [sp, #4]
 800a3ba:	2303      	movs	r3, #3
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	2300      	movs	r3, #0
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 800a3c6:	4826      	ldr	r0, [pc, #152]	; (800a460 <TM_LCD_INT_InitPins+0xf0>)
 800a3c8:	f7ff f9d9 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_0 | GPIO_PIN_1, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF9_LTDC);
 800a3cc:	2309      	movs	r3, #9
 800a3ce:	9301      	str	r3, [sp, #4]
 800a3d0:	2303      	movs	r3, #3
 800a3d2:	9300      	str	r3, [sp, #0]
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	2103      	movs	r1, #3
 800a3da:	4821      	ldr	r0, [pc, #132]	; (800a460 <TM_LCD_INT_InitPins+0xf0>)
 800a3dc:	f7ff f9cf 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF14_LTDC);
 800a3e0:	230e      	movs	r3, #14
 800a3e2:	9301      	str	r3, [sp, #4]
 800a3e4:	2303      	movs	r3, #3
 800a3e6:	9300      	str	r3, [sp, #0]
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
 800a3f0:	4819      	ldr	r0, [pc, #100]	; (800a458 <TM_LCD_INT_InitPins+0xe8>)
 800a3f2:	f7ff f9c4 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOD, GPIO_PIN_3 | GPIO_PIN_6, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF14_LTDC);
 800a3f6:	230e      	movs	r3, #14
 800a3f8:	9301      	str	r3, [sp, #4]
 800a3fa:	2303      	movs	r3, #3
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	2300      	movs	r3, #0
 800a400:	2200      	movs	r2, #0
 800a402:	2148      	movs	r1, #72	; 0x48
 800a404:	4813      	ldr	r0, [pc, #76]	; (800a454 <TM_LCD_INT_InitPins+0xe4>)
 800a406:	f7ff f9ba 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_10, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF14_LTDC);
 800a40a:	230e      	movs	r3, #14
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	2303      	movs	r3, #3
 800a410:	9300      	str	r3, [sp, #0]
 800a412:	2300      	movs	r3, #0
 800a414:	2200      	movs	r2, #0
 800a416:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a41a:	4812      	ldr	r0, [pc, #72]	; (800a464 <TM_LCD_INT_InitPins+0xf4>)
 800a41c:	f7ff f9af 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOG, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_11, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF14_LTDC);
 800a420:	230e      	movs	r3, #14
 800a422:	9301      	str	r3, [sp, #4]
 800a424:	2303      	movs	r3, #3
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	2300      	movs	r3, #0
 800a42a:	2200      	movs	r2, #0
 800a42c:	f44f 610c 	mov.w	r1, #2240	; 0x8c0
 800a430:	480d      	ldr	r0, [pc, #52]	; (800a468 <TM_LCD_INT_InitPins+0xf8>)
 800a432:	f7ff f9a4 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOG, GPIO_PIN_10 | GPIO_PIN_12, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF9_LTDC);
 800a436:	2309      	movs	r3, #9
 800a438:	9301      	str	r3, [sp, #4]
 800a43a:	2303      	movs	r3, #3
 800a43c:	9300      	str	r3, [sp, #0]
 800a43e:	2300      	movs	r3, #0
 800a440:	2200      	movs	r2, #0
 800a442:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 800a446:	4808      	ldr	r0, [pc, #32]	; (800a468 <TM_LCD_INT_InitPins+0xf8>)
 800a448:	f7ff f999 	bl	800977e <TM_GPIO_InitAlternate>
#endif
}
 800a44c:	bf00      	nop
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	40020c00 	.word	0x40020c00
 800a458:	40020800 	.word	0x40020800
 800a45c:	40020000 	.word	0x40020000
 800a460:	40020400 	.word	0x40020400
 800a464:	40021400 	.word	0x40021400
 800a468:	40021800 	.word	0x40021800

0800a46c <LTDC_IRQHandler>:

/* Interrupt handler */
void LTDC_IRQHandler(void) {
 800a46c:	b580      	push	{r7, lr}
 800a46e:	af00      	add	r7, sp, #0
    HAL_LTDC_IRQHandler(&LTDCHandle);
 800a470:	4802      	ldr	r0, [pc, #8]	; (800a47c <LTDC_IRQHandler+0x10>)
 800a472:	f7fc f909 	bl	8006688 <HAL_LTDC_IRQHandler>
}
 800a476:	bf00      	nop
 800a478:	bd80      	pop	{r7, pc}
 800a47a:	bf00      	nop
 800a47c:	200002a8 	.word	0x200002a8

0800a480 <TM_PVD_Handler>:
}

/*****************************************************************/
/*                 PVD INTERRUPT USER CALLBACK                   */
/*****************************************************************/
__weak void TM_PVD_Handler(uint8_t status) {
 800a480:	b480      	push	{r7}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
 800a486:	4603      	mov	r3, r0
 800a488:	71fb      	strb	r3, [r7, #7]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_PVD_Handler could be implemented in the user file
	*/
}
 800a48a:	bf00      	nop
 800a48c:	370c      	adds	r7, #12
 800a48e:	46bd      	mov	sp, r7
 800a490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a494:	4770      	bx	lr
	...

0800a498 <PVD_IRQHandler>:

/*****************************************************************/
/*                    PVD INTERRUPT HANDLER                      */
/*****************************************************************/
void PVD_IRQHandler(void) {
 800a498:	b580      	push	{r7, lr}
 800a49a:	af00      	add	r7, sp, #0
	/* Call user function if needed */
	if (__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET) {
 800a49c:	4b0b      	ldr	r3, [pc, #44]	; (800a4cc <PVD_IRQHandler+0x34>)
 800a49e:	695b      	ldr	r3, [r3, #20]
 800a4a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d00f      	beq.n	800a4c8 <PVD_IRQHandler+0x30>
#if defined(PWR_CSR_PVDO)	
		/* Call user function with status */
		TM_PVD_Handler((PWR->CSR & PWR_CSR_PVDO) ? 1 : 0);
 800a4a8:	4b09      	ldr	r3, [pc, #36]	; (800a4d0 <PVD_IRQHandler+0x38>)
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	f003 0304 	and.w	r3, r3, #4
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	bf14      	ite	ne
 800a4b4:	2301      	movne	r3, #1
 800a4b6:	2300      	moveq	r3, #0
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f7ff ffe0 	bl	800a480 <TM_PVD_Handler>
#if defined(PWR_CSR1_PVDO)
		/* Call user function with status */
		TM_PVD_Handler((PWR->CSR1 & PWR_CSR1_PVDO) ? 1 : 0);
#endif
		/* Clear PWR EXTI pending bit */
		__HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800a4c0:	4b02      	ldr	r3, [pc, #8]	; (800a4cc <PVD_IRQHandler+0x34>)
 800a4c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a4c6:	615a      	str	r2, [r3, #20]
	}
}
 800a4c8:	bf00      	nop
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	40013c00 	.word	0x40013c00
 800a4d0:	40007000 	.word	0x40007000

0800a4d4 <TM_SDRAM_Init>:
#include "tm_stm32_sdram.h"

/* Internal functions */
static void TM_SDRAM_InitPins(void);

uint8_t TM_SDRAM_Init(void) {
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b09a      	sub	sp, #104	; 0x68
 800a4d8:	af00      	add	r7, sp, #0
	SDRAM_HandleTypeDef SDRAMHandle;
	FMC_SDRAM_TimingTypeDef Timing;
	FMC_SDRAM_CommandTypeDef Command;

	volatile uint32_t timeout = SDRAM_TIMEOUT;
 800a4da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a4de:	607b      	str	r3, [r7, #4]
	static uint8_t initialized = 0;
	
	/* Already initialized */
	if (initialized) {
 800a4e0:	4b5a      	ldr	r3, [pc, #360]	; (800a64c <TM_SDRAM_Init+0x178>)
 800a4e2:	781b      	ldrb	r3, [r3, #0]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d001      	beq.n	800a4ec <TM_SDRAM_Init+0x18>
		return 1;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e0aa      	b.n	800a642 <TM_SDRAM_Init+0x16e>
	}
	
	/* Set instance */
	SDRAMHandle.Instance = FMC_SDRAM_DEVICE;
 800a4ec:	4b58      	ldr	r3, [pc, #352]	; (800a650 <TM_SDRAM_Init+0x17c>)
 800a4ee:	637b      	str	r3, [r7, #52]	; 0x34
	
	/* Initialize FMC pins */
	TM_SDRAM_InitPins();
 800a4f0:	f000 f8c2 	bl	800a678 <TM_SDRAM_InitPins>
	
	/* Enable FMC clock */
	__HAL_RCC_FMC_CLK_ENABLE();
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	603b      	str	r3, [r7, #0]
 800a4f8:	4b56      	ldr	r3, [pc, #344]	; (800a654 <TM_SDRAM_Init+0x180>)
 800a4fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4fc:	4a55      	ldr	r2, [pc, #340]	; (800a654 <TM_SDRAM_Init+0x180>)
 800a4fe:	f043 0301 	orr.w	r3, r3, #1
 800a502:	6393      	str	r3, [r2, #56]	; 0x38
 800a504:	4b53      	ldr	r3, [pc, #332]	; (800a654 <TM_SDRAM_Init+0x180>)
 800a506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a508:	f003 0301 	and.w	r3, r3, #1
 800a50c:	603b      	str	r3, [r7, #0]
 800a50e:	683b      	ldr	r3, [r7, #0]
	/* FMC SDRAM device initialization sequence --------------------------------*/ 
	/* Step 1 ----------------------------------------------------*/ 
	/* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
	/* TMRD: 2 Clock cycles */
	/* 1 clock cycle = 1 / 90MHz = 11.1ns */
	Timing.LoadToActiveDelay    = 2;
 800a510:	2302      	movs	r3, #2
 800a512:	61bb      	str	r3, [r7, #24]
	Timing.ExitSelfRefreshDelay = 7;
 800a514:	2307      	movs	r3, #7
 800a516:	61fb      	str	r3, [r7, #28]
	Timing.SelfRefreshTime      = 4;
 800a518:	2304      	movs	r3, #4
 800a51a:	623b      	str	r3, [r7, #32]
	Timing.RowCycleDelay        = 7;
 800a51c:	2307      	movs	r3, #7
 800a51e:	627b      	str	r3, [r7, #36]	; 0x24
	Timing.WriteRecoveryTime    = 2;
 800a520:	2302      	movs	r3, #2
 800a522:	62bb      	str	r3, [r7, #40]	; 0x28
	Timing.RPDelay              = 2;
 800a524:	2302      	movs	r3, #2
 800a526:	62fb      	str	r3, [r7, #44]	; 0x2c
	Timing.RCDDelay             = 2;
 800a528:	2302      	movs	r3, #2
 800a52a:	633b      	str	r3, [r7, #48]	; 0x30
	
	
	/* FMC SDRAM control configuration */
	SDRAMHandle.Init.SDBank             = SDRAM_BANK;
 800a52c:	2301      	movs	r3, #1
 800a52e:	63bb      	str	r3, [r7, #56]	; 0x38
	SDRAMHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800a530:	2300      	movs	r3, #0
 800a532:	63fb      	str	r3, [r7, #60]	; 0x3c
	SDRAMHandle.Init.RowBitsNumber      = SDRAM_ROWBITS_NUMBER;
 800a534:	2304      	movs	r3, #4
 800a536:	643b      	str	r3, [r7, #64]	; 0x40
	SDRAMHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800a538:	2310      	movs	r3, #16
 800a53a:	647b      	str	r3, [r7, #68]	; 0x44
	SDRAMHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800a53c:	2340      	movs	r3, #64	; 0x40
 800a53e:	64bb      	str	r3, [r7, #72]	; 0x48
	SDRAMHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800a540:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800a544:	64fb      	str	r3, [r7, #76]	; 0x4c
	SDRAMHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800a546:	2300      	movs	r3, #0
 800a548:	653b      	str	r3, [r7, #80]	; 0x50
	SDRAMHandle.Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 800a54a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a54e:	657b      	str	r3, [r7, #84]	; 0x54
	SDRAMHandle.Init.ReadBurst          = SDRAM_READ_BURST_STATE;
 800a550:	2300      	movs	r3, #0
 800a552:	65bb      	str	r3, [r7, #88]	; 0x58
	SDRAMHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800a554:	2300      	movs	r3, #0
 800a556:	65fb      	str	r3, [r7, #92]	; 0x5c
	
	/* FMC SDRAM bank initialization */
	HAL_SDRAM_Init(&SDRAMHandle, &Timing);
 800a558:	f107 0218 	add.w	r2, r7, #24
 800a55c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a560:	4611      	mov	r1, r2
 800a562:	4618      	mov	r0, r3
 800a564:	f7fd fa06 	bl	8007974 <HAL_SDRAM_Init>
	
	/* SDRAM Init sequence */
	
	/* Configure a clock configuration enable command */
	Command.CommandMode				= FMC_SDRAM_CMD_CLK_ENABLE;
 800a568:	2301      	movs	r3, #1
 800a56a:	60bb      	str	r3, [r7, #8]
	Command.CommandTarget 			= SDRAM_COMMAND_TARGET_BANK;
 800a56c:	2308      	movs	r3, #8
 800a56e:	60fb      	str	r3, [r7, #12]
	Command.AutoRefreshNumber 		= 1;
 800a570:	2301      	movs	r3, #1
 800a572:	613b      	str	r3, [r7, #16]
	Command.ModeRegisterDefinition 	= 0;
 800a574:	2300      	movs	r3, #0
 800a576:	617b      	str	r3, [r7, #20]
	
	/* Send command */
	HAL_SDRAM_SendCommand(&SDRAMHandle, &Command, SDRAM_TIMEOUT);
 800a578:	f107 0108 	add.w	r1, r7, #8
 800a57c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a580:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a584:	4618      	mov	r0, r3
 800a586:	f7fd fa29 	bl	80079dc <HAL_SDRAM_SendCommand>
	
	/* Little delay */
	timeout = SDRAM_TIMEOUT * 0xF;
 800a58a:	4b33      	ldr	r3, [pc, #204]	; (800a658 <TM_SDRAM_Init+0x184>)
 800a58c:	607b      	str	r3, [r7, #4]
	while (timeout--);
 800a58e:	bf00      	nop
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	1e5a      	subs	r2, r3, #1
 800a594:	607a      	str	r2, [r7, #4]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d1fa      	bne.n	800a590 <TM_SDRAM_Init+0xbc>
	
	/* Configure a PALL (precharge all) command */ 
	Command.CommandMode          	= FMC_SDRAM_CMD_PALL;
 800a59a:	2302      	movs	r3, #2
 800a59c:	60bb      	str	r3, [r7, #8]
	Command.CommandTarget          	= SDRAM_COMMAND_TARGET_BANK;
 800a59e:	2308      	movs	r3, #8
 800a5a0:	60fb      	str	r3, [r7, #12]
	Command.AutoRefreshNumber      	= 1;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	613b      	str	r3, [r7, #16]
	Command.ModeRegisterDefinition 	= 0;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	617b      	str	r3, [r7, #20]
	
	/* Send the command */
	HAL_SDRAM_SendCommand(&SDRAMHandle, &Command, SDRAM_TIMEOUT);
 800a5aa:	f107 0108 	add.w	r1, r7, #8
 800a5ae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a5b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f7fd fa10 	bl	80079dc <HAL_SDRAM_SendCommand>

	/* Configure a Auto-Refresh command */ 
	Command.CommandMode            	= FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800a5bc:	2303      	movs	r3, #3
 800a5be:	60bb      	str	r3, [r7, #8]
	Command.CommandTarget          	= SDRAM_COMMAND_TARGET_BANK;
 800a5c0:	2308      	movs	r3, #8
 800a5c2:	60fb      	str	r3, [r7, #12]
	Command.AutoRefreshNumber      	= 8;
 800a5c4:	2308      	movs	r3, #8
 800a5c6:	613b      	str	r3, [r7, #16]
	Command.ModeRegisterDefinition 	= 0;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	617b      	str	r3, [r7, #20]
	
	/* Send the command */
	HAL_SDRAM_SendCommand(&SDRAMHandle, &Command, SDRAM_TIMEOUT);
 800a5cc:	f107 0108 	add.w	r1, r7, #8
 800a5d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a5d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f7fd f9ff 	bl	80079dc <HAL_SDRAM_SendCommand>
	
	/* Configure a load Mode register command */
	Command.CommandMode            	= FMC_SDRAM_CMD_LOAD_MODE;
 800a5de:	2304      	movs	r3, #4
 800a5e0:	60bb      	str	r3, [r7, #8]
	Command.CommandTarget          	= SDRAM_COMMAND_TARGET_BANK;
 800a5e2:	2308      	movs	r3, #8
 800a5e4:	60fb      	str	r3, [r7, #12]
	Command.AutoRefreshNumber      	= 1;
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	613b      	str	r3, [r7, #16]
	Command.ModeRegisterDefinition 	= (uint32_t)SDRAM_REG_VALUE;
 800a5ea:	f240 2331 	movw	r3, #561	; 0x231
 800a5ee:	617b      	str	r3, [r7, #20]
	
	/* Wait until the SDRAM controller is ready */
	/* Send the command */
	HAL_SDRAM_SendCommand(&SDRAMHandle, &Command, SDRAM_TIMEOUT);
 800a5f0:	f107 0108 	add.w	r1, r7, #8
 800a5f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a5f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f7fd f9ed 	bl	80079dc <HAL_SDRAM_SendCommand>
  
	/* Step 6: Set the refresh rate counter */
	/* Set the device refresh rate */
	HAL_SDRAM_ProgramRefreshRate(&SDRAMHandle, SDRAM_REFRESH_COUNT); 
 800a602:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a606:	f44f 712a 	mov.w	r1, #680	; 0x2a8
 800a60a:	4618      	mov	r0, r3
 800a60c:	f7fd fa11 	bl	8007a32 <HAL_SDRAM_ProgramRefreshRate>
	
	/* Little delay */
	timeout = SDRAM_TIMEOUT * 0xF;
 800a610:	4b11      	ldr	r3, [pc, #68]	; (800a658 <TM_SDRAM_Init+0x184>)
 800a612:	607b      	str	r3, [r7, #4]
	while (timeout--);
 800a614:	bf00      	nop
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	1e5a      	subs	r2, r3, #1
 800a61a:	607a      	str	r2, [r7, #4]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d1fa      	bne.n	800a616 <TM_SDRAM_Init+0x142>
	
	/* Check if everything goes right */
	/* Write 0x45 at location 0x50 and check if result is the same on read operation */
	TM_SDRAM_Write8(0x50, 0x45);
 800a620:	4b0e      	ldr	r3, [pc, #56]	; (800a65c <TM_SDRAM_Init+0x188>)
 800a622:	2245      	movs	r2, #69	; 0x45
 800a624:	701a      	strb	r2, [r3, #0]
	
	/* Read and check */
	if (TM_SDRAM_Read8(0x50) == 0x45) {
 800a626:	4b0d      	ldr	r3, [pc, #52]	; (800a65c <TM_SDRAM_Init+0x188>)
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	b2db      	uxtb	r3, r3
 800a62c:	2b45      	cmp	r3, #69	; 0x45
 800a62e:	d104      	bne.n	800a63a <TM_SDRAM_Init+0x166>
		/* Initialized OK */
		initialized = 1;
 800a630:	4b06      	ldr	r3, [pc, #24]	; (800a64c <TM_SDRAM_Init+0x178>)
 800a632:	2201      	movs	r2, #1
 800a634:	701a      	strb	r2, [r3, #0]
		/* Initialized OK */
		return 1;
 800a636:	2301      	movs	r3, #1
 800a638:	e003      	b.n	800a642 <TM_SDRAM_Init+0x16e>
	}
	
	/* Not initialized OK */
	initialized = 0;
 800a63a:	4b04      	ldr	r3, [pc, #16]	; (800a64c <TM_SDRAM_Init+0x178>)
 800a63c:	2200      	movs	r2, #0
 800a63e:	701a      	strb	r2, [r3, #0]
	
	/* Not ok */
	return 0;
 800a640:	2300      	movs	r3, #0
}
 800a642:	4618      	mov	r0, r3
 800a644:	3768      	adds	r7, #104	; 0x68
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	bf00      	nop
 800a64c:	20000380 	.word	0x20000380
 800a650:	a0000140 	.word	0xa0000140
 800a654:	40023800 	.word	0x40023800
 800a658:	000efff1 	.word	0x000efff1
 800a65c:	d0000050 	.word	0xd0000050

0800a660 <TM_SDRAM_InitCustomPinsCallback>:

__weak uint8_t TM_SDRAM_InitCustomPinsCallback(uint16_t AlternateFunction) {
 800a660:	b480      	push	{r7}
 800a662:	b083      	sub	sp, #12
 800a664:	af00      	add	r7, sp, #0
 800a666:	4603      	mov	r3, r0
 800a668:	80fb      	strh	r3, [r7, #6]
	/* NOTE: This function Should not be modified, when the callback is needed,
             the TM_SDRAM_InitCustomPinsCallback could be implemented in the user file
	*/
	
	/* Return 0, use pins already supported from library */
	return 0;
 800a66a:	2300      	movs	r3, #0
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	370c      	adds	r7, #12
 800a670:	46bd      	mov	sp, r7
 800a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a676:	4770      	bx	lr

0800a678 <TM_SDRAM_InitPins>:

/* Private functions */
static void TM_SDRAM_InitPins(void) {
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af02      	add	r7, sp, #8
	/* Try to initialize from user */
	if (TM_SDRAM_InitCustomPinsCallback(GPIO_AF12_FMC)) {
 800a67e:	200c      	movs	r0, #12
 800a680:	f7ff ffee 	bl	800a660 <TM_SDRAM_InitCustomPinsCallback>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d140      	bne.n	800a70c <TM_SDRAM_InitPins+0x94>
	TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
	TM_GPIO_InitAlternate(GPIOG, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
	TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
	TM_GPIO_InitAlternate(GPIOI, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
#elif defined(SDRAM_USE_STM32F429_DISCOVERY)
	TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_5 | GPIO_PIN_6, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
 800a68a:	230c      	movs	r3, #12
 800a68c:	9301      	str	r3, [sp, #4]
 800a68e:	2303      	movs	r3, #3
 800a690:	9300      	str	r3, [sp, #0]
 800a692:	2300      	movs	r3, #0
 800a694:	2200      	movs	r2, #0
 800a696:	2160      	movs	r1, #96	; 0x60
 800a698:	481e      	ldr	r0, [pc, #120]	; (800a714 <TM_SDRAM_InitPins+0x9c>)
 800a69a:	f7ff f870 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_0, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
 800a69e:	230c      	movs	r3, #12
 800a6a0:	9301      	str	r3, [sp, #4]
 800a6a2:	2303      	movs	r3, #3
 800a6a4:	9300      	str	r3, [sp, #0]
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	2101      	movs	r1, #1
 800a6ac:	481a      	ldr	r0, [pc, #104]	; (800a718 <TM_SDRAM_InitPins+0xa0>)
 800a6ae:	f7ff f866 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOD, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
 800a6b2:	230c      	movs	r3, #12
 800a6b4:	9301      	str	r3, [sp, #4]
 800a6b6:	2303      	movs	r3, #3
 800a6b8:	9300      	str	r3, [sp, #0]
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f24c 7103 	movw	r1, #50947	; 0xc703
 800a6c2:	4816      	ldr	r0, [pc, #88]	; (800a71c <TM_SDRAM_InitPins+0xa4>)
 800a6c4:	f7ff f85b 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOE, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
 800a6c8:	230c      	movs	r3, #12
 800a6ca:	9301      	str	r3, [sp, #4]
 800a6cc:	2303      	movs	r3, #3
 800a6ce:	9300      	str	r3, [sp, #0]
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f64f 7183 	movw	r1, #65411	; 0xff83
 800a6d8:	4811      	ldr	r0, [pc, #68]	; (800a720 <TM_SDRAM_InitPins+0xa8>)
 800a6da:	f7ff f850 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
 800a6de:	230c      	movs	r3, #12
 800a6e0:	9301      	str	r3, [sp, #4]
 800a6e2:	2303      	movs	r3, #3
 800a6e4:	9300      	str	r3, [sp, #0]
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f64f 013f 	movw	r1, #63551	; 0xf83f
 800a6ee:	480d      	ldr	r0, [pc, #52]	; (800a724 <TM_SDRAM_InitPins+0xac>)
 800a6f0:	f7ff f845 	bl	800977e <TM_GPIO_InitAlternate>
	TM_GPIO_InitAlternate(GPIOG, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
 800a6f4:	230c      	movs	r3, #12
 800a6f6:	9301      	str	r3, [sp, #4]
 800a6f8:	2303      	movs	r3, #3
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	2200      	movs	r2, #0
 800a700:	f248 1133 	movw	r1, #33075	; 0x8133
 800a704:	4808      	ldr	r0, [pc, #32]	; (800a728 <TM_SDRAM_InitPins+0xb0>)
 800a706:	f7ff f83a 	bl	800977e <TM_GPIO_InitAlternate>
 800a70a:	e000      	b.n	800a70e <TM_SDRAM_InitPins+0x96>
		return;
 800a70c:	bf00      	nop
	TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
	TM_GPIO_InitAlternate(GPIOG, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
	TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
	TM_GPIO_InitAlternate(GPIOI, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF12_FMC);
#endif
}
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}
 800a712:	bf00      	nop
 800a714:	40020400 	.word	0x40020400
 800a718:	40020800 	.word	0x40020800
 800a71c:	40020c00 	.word	0x40020c00
 800a720:	40021000 	.word	0x40021000
 800a724:	40021400 	.word	0x40021400
 800a728:	40021800 	.word	0x40021800

0800a72c <TM_SPI_Init>:
void TM_SPI3_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI4_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI5_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI6_INT_InitPins(TM_SPI_PinsPack_t pinspack);

void TM_SPI_Init(SPI_TypeDef* SPIx, TM_SPI_PinsPack_t pinspack) {
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af02      	add	r7, sp, #8
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	460b      	mov	r3, r1
 800a736:	70fb      	strb	r3, [r7, #3]
	/* Init with default settings */
#ifdef SPI1
	if (SPIx == SPI1) {
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	4a2e      	ldr	r2, [pc, #184]	; (800a7f4 <TM_SPI_Init+0xc8>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d10a      	bne.n	800a756 <TM_SPI_Init+0x2a>
		TM_SPIx_Init(SPI1, pinspack, TM_SPI1_MODE, TM_SPI1_PRESCALER, TM_SPI1_MASTERSLAVE, TM_SPI1_FIRSTBIT);
 800a740:	78f9      	ldrb	r1, [r7, #3]
 800a742:	2300      	movs	r3, #0
 800a744:	9301      	str	r3, [sp, #4]
 800a746:	f44f 7382 	mov.w	r3, #260	; 0x104
 800a74a:	9300      	str	r3, [sp, #0]
 800a74c:	2320      	movs	r3, #32
 800a74e:	2200      	movs	r2, #0
 800a750:	4828      	ldr	r0, [pc, #160]	; (800a7f4 <TM_SPI_Init+0xc8>)
 800a752:	f000 f867 	bl	800a824 <TM_SPIx_Init>
	}
#endif
#ifdef SPI2
	if (SPIx == SPI2) {
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	4a27      	ldr	r2, [pc, #156]	; (800a7f8 <TM_SPI_Init+0xcc>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d10a      	bne.n	800a774 <TM_SPI_Init+0x48>
		TM_SPIx_Init(SPI2, pinspack, TM_SPI2_MODE, TM_SPI2_PRESCALER, TM_SPI2_MASTERSLAVE, TM_SPI2_FIRSTBIT);
 800a75e:	78f9      	ldrb	r1, [r7, #3]
 800a760:	2300      	movs	r3, #0
 800a762:	9301      	str	r3, [sp, #4]
 800a764:	f44f 7382 	mov.w	r3, #260	; 0x104
 800a768:	9300      	str	r3, [sp, #0]
 800a76a:	2320      	movs	r3, #32
 800a76c:	2200      	movs	r2, #0
 800a76e:	4822      	ldr	r0, [pc, #136]	; (800a7f8 <TM_SPI_Init+0xcc>)
 800a770:	f000 f858 	bl	800a824 <TM_SPIx_Init>
	}
#endif
#ifdef SPI3
	if (SPIx == SPI3) {
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	4a21      	ldr	r2, [pc, #132]	; (800a7fc <TM_SPI_Init+0xd0>)
 800a778:	4293      	cmp	r3, r2
 800a77a:	d10a      	bne.n	800a792 <TM_SPI_Init+0x66>
		TM_SPIx_Init(SPI3, pinspack, TM_SPI3_MODE, TM_SPI3_PRESCALER, TM_SPI3_MASTERSLAVE, TM_SPI3_FIRSTBIT);
 800a77c:	78f9      	ldrb	r1, [r7, #3]
 800a77e:	2300      	movs	r3, #0
 800a780:	9301      	str	r3, [sp, #4]
 800a782:	f44f 7382 	mov.w	r3, #260	; 0x104
 800a786:	9300      	str	r3, [sp, #0]
 800a788:	2320      	movs	r3, #32
 800a78a:	2200      	movs	r2, #0
 800a78c:	481b      	ldr	r0, [pc, #108]	; (800a7fc <TM_SPI_Init+0xd0>)
 800a78e:	f000 f849 	bl	800a824 <TM_SPIx_Init>
	}
#endif
#ifdef SPI4
	if (SPIx == SPI4) {
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4a1a      	ldr	r2, [pc, #104]	; (800a800 <TM_SPI_Init+0xd4>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d10a      	bne.n	800a7b0 <TM_SPI_Init+0x84>
		TM_SPIx_Init(SPI4, pinspack, TM_SPI4_MODE, TM_SPI4_PRESCALER, TM_SPI4_MASTERSLAVE, TM_SPI4_FIRSTBIT);
 800a79a:	78f9      	ldrb	r1, [r7, #3]
 800a79c:	2300      	movs	r3, #0
 800a79e:	9301      	str	r3, [sp, #4]
 800a7a0:	f44f 7382 	mov.w	r3, #260	; 0x104
 800a7a4:	9300      	str	r3, [sp, #0]
 800a7a6:	2320      	movs	r3, #32
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	4815      	ldr	r0, [pc, #84]	; (800a800 <TM_SPI_Init+0xd4>)
 800a7ac:	f000 f83a 	bl	800a824 <TM_SPIx_Init>
	}
#endif
#ifdef SPI5
	if (SPIx == SPI5) {
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a14      	ldr	r2, [pc, #80]	; (800a804 <TM_SPI_Init+0xd8>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d10a      	bne.n	800a7ce <TM_SPI_Init+0xa2>
		TM_SPIx_Init(SPI5, pinspack, TM_SPI5_MODE, TM_SPI5_PRESCALER, TM_SPI5_MASTERSLAVE, TM_SPI5_FIRSTBIT);
 800a7b8:	78f9      	ldrb	r1, [r7, #3]
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	9301      	str	r3, [sp, #4]
 800a7be:	f44f 7382 	mov.w	r3, #260	; 0x104
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	2320      	movs	r3, #32
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	480e      	ldr	r0, [pc, #56]	; (800a804 <TM_SPI_Init+0xd8>)
 800a7ca:	f000 f82b 	bl	800a824 <TM_SPIx_Init>
	}
#endif
#ifdef SPI6
	if (SPIx == SPI6) {
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	4a0d      	ldr	r2, [pc, #52]	; (800a808 <TM_SPI_Init+0xdc>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d10a      	bne.n	800a7ec <TM_SPI_Init+0xc0>
		TM_SPIx_Init(SPI6, pinspack, TM_SPI6_MODE, TM_SPI6_PRESCALER, TM_SPI6_MASTERSLAVE, TM_SPI6_FIRSTBIT);
 800a7d6:	78f9      	ldrb	r1, [r7, #3]
 800a7d8:	2300      	movs	r3, #0
 800a7da:	9301      	str	r3, [sp, #4]
 800a7dc:	f44f 7382 	mov.w	r3, #260	; 0x104
 800a7e0:	9300      	str	r3, [sp, #0]
 800a7e2:	2320      	movs	r3, #32
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	4808      	ldr	r0, [pc, #32]	; (800a808 <TM_SPI_Init+0xdc>)
 800a7e8:	f000 f81c 	bl	800a824 <TM_SPIx_Init>
	}
#endif
}
 800a7ec:	bf00      	nop
 800a7ee:	3708      	adds	r7, #8
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}
 800a7f4:	40013000 	.word	0x40013000
 800a7f8:	40003800 	.word	0x40003800
 800a7fc:	40003c00 	.word	0x40003c00
 800a800:	40013400 	.word	0x40013400
 800a804:	40015000 	.word	0x40015000
 800a808:	40015400 	.word	0x40015400

0800a80c <TM_SPI_InitCustomPinsCallback>:
		/* Save data to buffer */
		*dataIn++ = SPIx->DR;
	}
}

__weak void TM_SPI_InitCustomPinsCallback(SPI_TypeDef* SPIx, uint16_t AlternateFunction) { 
 800a80c:	b480      	push	{r7}
 800a80e:	b083      	sub	sp, #12
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	460b      	mov	r3, r1
 800a816:	807b      	strh	r3, [r7, #2]
	/* NOTE: This function Should not be modified, when the callback is needed,
           the TM_SPI_InitCustomPinsCallback could be implemented in the user file
   */
}
 800a818:	bf00      	nop
 800a81a:	370c      	adds	r7, #12
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr

0800a824 <TM_SPIx_Init>:

/* Private functions */
static void TM_SPIx_Init(SPI_TypeDef* SPIx, TM_SPI_PinsPack_t pinspack, TM_SPI_Mode_t SPI_Mode, uint16_t SPI_BaudRatePrescaler, uint16_t SPI_MasterSlave, uint16_t SPI_FirstBit) {
 800a824:	b580      	push	{r7, lr}
 800a826:	b09e      	sub	sp, #120	; 0x78
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
 800a82c:	4608      	mov	r0, r1
 800a82e:	4611      	mov	r1, r2
 800a830:	461a      	mov	r2, r3
 800a832:	4603      	mov	r3, r0
 800a834:	70fb      	strb	r3, [r7, #3]
 800a836:	460b      	mov	r3, r1
 800a838:	70bb      	strb	r3, [r7, #2]
 800a83a:	4613      	mov	r3, r2
 800a83c:	803b      	strh	r3, [r7, #0]
	SPI_HandleTypeDef SPIHandle;
	
	/* Save instance */
	SPIHandle.Instance = SPIx;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	623b      	str	r3, [r7, #32]
	
#ifdef SPI1	
	if (SPIx == SPI1) {
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	4a6a      	ldr	r2, [pc, #424]	; (800a9f0 <TM_SPIx_Init+0x1cc>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d113      	bne.n	800a872 <TM_SPIx_Init+0x4e>
		/* Enable SPI clock */
		__HAL_RCC_SPI1_CLK_ENABLE();
 800a84a:	2300      	movs	r3, #0
 800a84c:	61fb      	str	r3, [r7, #28]
 800a84e:	4b69      	ldr	r3, [pc, #420]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a852:	4a68      	ldr	r2, [pc, #416]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a854:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a858:	6453      	str	r3, [r2, #68]	; 0x44
 800a85a:	4b66      	ldr	r3, [pc, #408]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a85c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a85e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a862:	61fb      	str	r3, [r7, #28]
 800a864:	69fb      	ldr	r3, [r7, #28]
		
		/* Init pins */
		TM_SPI1_INT_InitPins(pinspack);
 800a866:	78fb      	ldrb	r3, [r7, #3]
 800a868:	4618      	mov	r0, r3
 800a86a:	f000 f8cf 	bl	800aa0c <TM_SPI1_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI1_DATASIZE;
 800a86e:	2300      	movs	r3, #0
 800a870:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
#endif
#ifdef SPI2
	if (SPIx == SPI2) {
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	4a60      	ldr	r2, [pc, #384]	; (800a9f8 <TM_SPIx_Init+0x1d4>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d113      	bne.n	800a8a2 <TM_SPIx_Init+0x7e>
		/* Enable SPI clock */
		__HAL_RCC_SPI2_CLK_ENABLE();
 800a87a:	2300      	movs	r3, #0
 800a87c:	61bb      	str	r3, [r7, #24]
 800a87e:	4b5d      	ldr	r3, [pc, #372]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a882:	4a5c      	ldr	r2, [pc, #368]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a884:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a888:	6413      	str	r3, [r2, #64]	; 0x40
 800a88a:	4b5a      	ldr	r3, [pc, #360]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a88c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a88e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a892:	61bb      	str	r3, [r7, #24]
 800a894:	69bb      	ldr	r3, [r7, #24]
		
		/* Init pins */
		TM_SPI2_INT_InitPins(pinspack);
 800a896:	78fb      	ldrb	r3, [r7, #3]
 800a898:	4618      	mov	r0, r3
 800a89a:	f000 f8e7 	bl	800aa6c <TM_SPI2_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI2_DATASIZE;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
#endif
#ifdef SPI3
	if (SPIx == SPI3) {
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	4a55      	ldr	r2, [pc, #340]	; (800a9fc <TM_SPIx_Init+0x1d8>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d113      	bne.n	800a8d2 <TM_SPIx_Init+0xae>
		/* Enable SPI clock */
		__HAL_RCC_SPI3_CLK_ENABLE();
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	617b      	str	r3, [r7, #20]
 800a8ae:	4b51      	ldr	r3, [pc, #324]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a8b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8b2:	4a50      	ldr	r2, [pc, #320]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a8b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8b8:	6413      	str	r3, [r2, #64]	; 0x40
 800a8ba:	4b4e      	ldr	r3, [pc, #312]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a8bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a8c2:	617b      	str	r3, [r7, #20]
 800a8c4:	697b      	ldr	r3, [r7, #20]
		
		/* Init pins */
		TM_SPI3_INT_InitPins(pinspack);
 800a8c6:	78fb      	ldrb	r3, [r7, #3]
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f000 f933 	bl	800ab34 <TM_SPI3_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI3_DATASIZE;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	}
#endif
#ifdef SPI4
	if (SPIx == SPI4) {
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	4a4a      	ldr	r2, [pc, #296]	; (800aa00 <TM_SPIx_Init+0x1dc>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d113      	bne.n	800a902 <TM_SPIx_Init+0xde>
		/* Enable SPI clock */
		__HAL_RCC_SPI4_CLK_ENABLE();
 800a8da:	2300      	movs	r3, #0
 800a8dc:	613b      	str	r3, [r7, #16]
 800a8de:	4b45      	ldr	r3, [pc, #276]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a8e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8e2:	4a44      	ldr	r2, [pc, #272]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a8e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a8e8:	6453      	str	r3, [r2, #68]	; 0x44
 800a8ea:	4b42      	ldr	r3, [pc, #264]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a8ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a8f2:	613b      	str	r3, [r7, #16]
 800a8f4:	693b      	ldr	r3, [r7, #16]
		
		/* Init pins */
		TM_SPI4_INT_InitPins(pinspack);
 800a8f6:	78fb      	ldrb	r3, [r7, #3]
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	f000 f94d 	bl	800ab98 <TM_SPI4_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI4_DATASIZE;
 800a8fe:	2300      	movs	r3, #0
 800a900:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
#endif
#ifdef SPI5
	if (SPIx == SPI5) {
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	4a3f      	ldr	r2, [pc, #252]	; (800aa04 <TM_SPIx_Init+0x1e0>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d113      	bne.n	800a932 <TM_SPIx_Init+0x10e>
		/* Enable SPI clock */
		__HAL_RCC_SPI5_CLK_ENABLE();
 800a90a:	2300      	movs	r3, #0
 800a90c:	60fb      	str	r3, [r7, #12]
 800a90e:	4b39      	ldr	r3, [pc, #228]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a912:	4a38      	ldr	r2, [pc, #224]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a914:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a918:	6453      	str	r3, [r2, #68]	; 0x44
 800a91a:	4b36      	ldr	r3, [pc, #216]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a91c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a91e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a922:	60fb      	str	r3, [r7, #12]
 800a924:	68fb      	ldr	r3, [r7, #12]
		
		/* Init pins */
		TM_SPI5_INT_InitPins(pinspack);
 800a926:	78fb      	ldrb	r3, [r7, #3]
 800a928:	4618      	mov	r0, r3
 800a92a:	f000 f965 	bl	800abf8 <TM_SPI5_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI5_DATASIZE;
 800a92e:	2300      	movs	r3, #0
 800a930:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
#endif
#ifdef SPI6
	if (SPIx == SPI6) {
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	4a34      	ldr	r2, [pc, #208]	; (800aa08 <TM_SPIx_Init+0x1e4>)
 800a936:	4293      	cmp	r3, r2
 800a938:	d113      	bne.n	800a962 <TM_SPIx_Init+0x13e>
		/* Enable SPI clock */
		__HAL_RCC_SPI6_CLK_ENABLE();
 800a93a:	2300      	movs	r3, #0
 800a93c:	60bb      	str	r3, [r7, #8]
 800a93e:	4b2d      	ldr	r3, [pc, #180]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a942:	4a2c      	ldr	r2, [pc, #176]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a944:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a948:	6453      	str	r3, [r2, #68]	; 0x44
 800a94a:	4b2a      	ldr	r3, [pc, #168]	; (800a9f4 <TM_SPIx_Init+0x1d0>)
 800a94c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a94e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a952:	60bb      	str	r3, [r7, #8]
 800a954:	68bb      	ldr	r3, [r7, #8]
		
		/* Init pins */
		TM_SPI6_INT_InitPins(pinspack);
 800a956:	78fb      	ldrb	r3, [r7, #3]
 800a958:	4618      	mov	r0, r3
 800a95a:	f000 f989 	bl	800ac70 <TM_SPI6_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI6_DATASIZE;
 800a95e:	2300      	movs	r3, #0
 800a960:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
#endif

	/* Fill SPI settings */
	SPIHandle.Init.BaudRatePrescaler = SPI_BaudRatePrescaler;
 800a962:	883b      	ldrh	r3, [r7, #0]
 800a964:	63fb      	str	r3, [r7, #60]	; 0x3c
	SPIHandle.Init.FirstBit = SPI_FirstBit;
 800a966:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800a96a:	643b      	str	r3, [r7, #64]	; 0x40
	SPIHandle.Init.Mode = SPI_MasterSlave;
 800a96c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800a970:	627b      	str	r3, [r7, #36]	; 0x24
	
	SPIHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a972:	2300      	movs	r3, #0
 800a974:	64bb      	str	r3, [r7, #72]	; 0x48
	SPIHandle.Init.CRCPolynomial = 7;
 800a976:	2307      	movs	r3, #7
 800a978:	64fb      	str	r3, [r7, #76]	; 0x4c
	SPIHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 800a97a:	2300      	movs	r3, #0
 800a97c:	647b      	str	r3, [r7, #68]	; 0x44
	SPIHandle.Init.NSS = SPI_NSS_SOFT;
 800a97e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a982:	63bb      	str	r3, [r7, #56]	; 0x38
	SPIHandle.Init.Direction = SPI_DIRECTION_2LINES;
 800a984:	2300      	movs	r3, #0
 800a986:	62bb      	str	r3, [r7, #40]	; 0x28
    SPIHandle.Init.DataSize = SPI_DATASIZE_8BIT;
    SPIHandle.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
#endif
	
	/* SPI mode */
	if (SPI_Mode == TM_SPI_Mode_0) {
 800a988:	78bb      	ldrb	r3, [r7, #2]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d104      	bne.n	800a998 <TM_SPIx_Init+0x174>
		SPIHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a98e:	2300      	movs	r3, #0
 800a990:	633b      	str	r3, [r7, #48]	; 0x30
		SPIHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a992:	2300      	movs	r3, #0
 800a994:	637b      	str	r3, [r7, #52]	; 0x34
 800a996:	e016      	b.n	800a9c6 <TM_SPIx_Init+0x1a2>
	} else if (SPI_Mode == TM_SPI_Mode_1) {
 800a998:	78bb      	ldrb	r3, [r7, #2]
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d104      	bne.n	800a9a8 <TM_SPIx_Init+0x184>
		SPIHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a99e:	2300      	movs	r3, #0
 800a9a0:	633b      	str	r3, [r7, #48]	; 0x30
		SPIHandle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	637b      	str	r3, [r7, #52]	; 0x34
 800a9a6:	e00e      	b.n	800a9c6 <TM_SPIx_Init+0x1a2>
	} else if (SPI_Mode == TM_SPI_Mode_2) {
 800a9a8:	78bb      	ldrb	r3, [r7, #2]
 800a9aa:	2b02      	cmp	r3, #2
 800a9ac:	d104      	bne.n	800a9b8 <TM_SPIx_Init+0x194>
		SPIHandle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800a9ae:	2302      	movs	r3, #2
 800a9b0:	633b      	str	r3, [r7, #48]	; 0x30
		SPIHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	637b      	str	r3, [r7, #52]	; 0x34
 800a9b6:	e006      	b.n	800a9c6 <TM_SPIx_Init+0x1a2>
	} else if (SPI_Mode == TM_SPI_Mode_3) {
 800a9b8:	78bb      	ldrb	r3, [r7, #2]
 800a9ba:	2b03      	cmp	r3, #3
 800a9bc:	d103      	bne.n	800a9c6 <TM_SPIx_Init+0x1a2>
		SPIHandle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800a9be:	2302      	movs	r3, #2
 800a9c0:	633b      	str	r3, [r7, #48]	; 0x30
		SPIHandle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	637b      	str	r3, [r7, #52]	; 0x34
	}
	
	/* Disable first */
	__HAL_SPI_DISABLE(&SPIHandle);
 800a9c6:	6a3b      	ldr	r3, [r7, #32]
 800a9c8:	681a      	ldr	r2, [r3, #0]
 800a9ca:	6a3b      	ldr	r3, [r7, #32]
 800a9cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9d0:	601a      	str	r2, [r3, #0]
	
	/* Init SPI */
	HAL_SPI_Init(&SPIHandle);
 800a9d2:	f107 0320 	add.w	r3, r7, #32
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	f7fd f84b 	bl	8007a72 <HAL_SPI_Init>
	
	/* Enable SPI */
	__HAL_SPI_ENABLE(&SPIHandle);
 800a9dc:	6a3b      	ldr	r3, [r7, #32]
 800a9de:	681a      	ldr	r2, [r3, #0]
 800a9e0:	6a3b      	ldr	r3, [r7, #32]
 800a9e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a9e6:	601a      	str	r2, [r3, #0]
}
 800a9e8:	bf00      	nop
 800a9ea:	3778      	adds	r7, #120	; 0x78
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	40013000 	.word	0x40013000
 800a9f4:	40023800 	.word	0x40023800
 800a9f8:	40003800 	.word	0x40003800
 800a9fc:	40003c00 	.word	0x40003c00
 800aa00:	40013400 	.word	0x40013400
 800aa04:	40015000 	.word	0x40015000
 800aa08:	40015400 	.word	0x40015400

0800aa0c <TM_SPI1_INT_InitPins>:

/* Private functions */
#ifdef SPI1
void TM_SPI1_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af02      	add	r7, sp, #8
 800aa12:	4603      	mov	r3, r0
 800aa14:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOA)
	if (pinspack == TM_SPI_PinsPack_1) {
 800aa16:	79fb      	ldrb	r3, [r7, #7]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d109      	bne.n	800aa30 <TM_SPI1_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOA, GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI1);
 800aa1c:	2305      	movs	r3, #5
 800aa1e:	9301      	str	r3, [sp, #4]
 800aa20:	2303      	movs	r3, #3
 800aa22:	9300      	str	r3, [sp, #0]
 800aa24:	2300      	movs	r3, #0
 800aa26:	2200      	movs	r2, #0
 800aa28:	21e0      	movs	r1, #224	; 0xe0
 800aa2a:	480d      	ldr	r0, [pc, #52]	; (800aa60 <TM_SPI1_INT_InitPins+0x54>)
 800aa2c:	f7fe fea7 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_2) {
 800aa30:	79fb      	ldrb	r3, [r7, #7]
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d109      	bne.n	800aa4a <TM_SPI1_INT_InitPins+0x3e>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI1);
 800aa36:	2305      	movs	r3, #5
 800aa38:	9301      	str	r3, [sp, #4]
 800aa3a:	2303      	movs	r3, #3
 800aa3c:	9300      	str	r3, [sp, #0]
 800aa3e:	2300      	movs	r3, #0
 800aa40:	2200      	movs	r2, #0
 800aa42:	2138      	movs	r1, #56	; 0x38
 800aa44:	4807      	ldr	r0, [pc, #28]	; (800aa64 <TM_SPI1_INT_InitPins+0x58>)
 800aa46:	f7fe fe9a 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 800aa4a:	79fb      	ldrb	r3, [r7, #7]
 800aa4c:	2b04      	cmp	r3, #4
 800aa4e:	d103      	bne.n	800aa58 <TM_SPI1_INT_InitPins+0x4c>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI1, GPIO_AFx_SPI1);
 800aa50:	2105      	movs	r1, #5
 800aa52:	4805      	ldr	r0, [pc, #20]	; (800aa68 <TM_SPI1_INT_InitPins+0x5c>)
 800aa54:	f7ff feda 	bl	800a80c <TM_SPI_InitCustomPinsCallback>
	}
}
 800aa58:	bf00      	nop
 800aa5a:	3708      	adds	r7, #8
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}
 800aa60:	40020000 	.word	0x40020000
 800aa64:	40020400 	.word	0x40020400
 800aa68:	40013000 	.word	0x40013000

0800aa6c <TM_SPI2_INT_InitPins>:
#endif

#ifdef SPI2
void TM_SPI2_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af02      	add	r7, sp, #8
 800aa72:	4603      	mov	r3, r0
 800aa74:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOB) && defined(GPIOC)
	if (pinspack == TM_SPI_PinsPack_1) {
 800aa76:	79fb      	ldrb	r3, [r7, #7]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d114      	bne.n	800aaa6 <TM_SPI2_INT_InitPins+0x3a>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_10, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 800aa7c:	2305      	movs	r3, #5
 800aa7e:	9301      	str	r3, [sp, #4]
 800aa80:	2303      	movs	r3, #3
 800aa82:	9300      	str	r3, [sp, #0]
 800aa84:	2300      	movs	r3, #0
 800aa86:	2200      	movs	r2, #0
 800aa88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800aa8c:	4825      	ldr	r0, [pc, #148]	; (800ab24 <TM_SPI2_INT_InitPins+0xb8>)
 800aa8e:	f7fe fe76 	bl	800977e <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_2 | GPIO_PIN_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 800aa92:	2305      	movs	r3, #5
 800aa94:	9301      	str	r3, [sp, #4]
 800aa96:	2303      	movs	r3, #3
 800aa98:	9300      	str	r3, [sp, #0]
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	210c      	movs	r1, #12
 800aaa0:	4821      	ldr	r0, [pc, #132]	; (800ab28 <TM_SPI2_INT_InitPins+0xbc>)
 800aaa2:	f7fe fe6c 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_2) {
 800aaa6:	79fb      	ldrb	r3, [r7, #7]
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d10a      	bne.n	800aac2 <TM_SPI2_INT_InitPins+0x56>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 800aaac:	2305      	movs	r3, #5
 800aaae:	9301      	str	r3, [sp, #4]
 800aab0:	2303      	movs	r3, #3
 800aab2:	9300      	str	r3, [sp, #0]
 800aab4:	2300      	movs	r3, #0
 800aab6:	2200      	movs	r2, #0
 800aab8:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800aabc:	4819      	ldr	r0, [pc, #100]	; (800ab24 <TM_SPI2_INT_InitPins+0xb8>)
 800aabe:	f7fe fe5e 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOI)
	if (pinspack == TM_SPI_PinsPack_3) {
 800aac2:	79fb      	ldrb	r3, [r7, #7]
 800aac4:	2b02      	cmp	r3, #2
 800aac6:	d109      	bne.n	800aadc <TM_SPI2_INT_InitPins+0x70>
		TM_GPIO_InitAlternate(GPIOI, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 800aac8:	2305      	movs	r3, #5
 800aaca:	9301      	str	r3, [sp, #4]
 800aacc:	2303      	movs	r3, #3
 800aace:	9300      	str	r3, [sp, #0]
 800aad0:	2300      	movs	r3, #0
 800aad2:	2200      	movs	r2, #0
 800aad4:	210d      	movs	r1, #13
 800aad6:	4815      	ldr	r0, [pc, #84]	; (800ab2c <TM_SPI2_INT_InitPins+0xc0>)
 800aad8:	f7fe fe51 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB) && defined(GPIOI)
	if (pinspack == TM_SPI_PinsPack_4) {
 800aadc:	79fb      	ldrb	r3, [r7, #7]
 800aade:	2b03      	cmp	r3, #3
 800aae0:	d114      	bne.n	800ab0c <TM_SPI2_INT_InitPins+0xa0>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 800aae2:	2305      	movs	r3, #5
 800aae4:	9301      	str	r3, [sp, #4]
 800aae6:	2303      	movs	r3, #3
 800aae8:	9300      	str	r3, [sp, #0]
 800aaea:	2300      	movs	r3, #0
 800aaec:	2200      	movs	r2, #0
 800aaee:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800aaf2:	480c      	ldr	r0, [pc, #48]	; (800ab24 <TM_SPI2_INT_InitPins+0xb8>)
 800aaf4:	f7fe fe43 	bl	800977e <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOI, GPIO_PIN_1, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 800aaf8:	2305      	movs	r3, #5
 800aafa:	9301      	str	r3, [sp, #4]
 800aafc:	2303      	movs	r3, #3
 800aafe:	9300      	str	r3, [sp, #0]
 800ab00:	2300      	movs	r3, #0
 800ab02:	2200      	movs	r2, #0
 800ab04:	2102      	movs	r1, #2
 800ab06:	4809      	ldr	r0, [pc, #36]	; (800ab2c <TM_SPI2_INT_InitPins+0xc0>)
 800ab08:	f7fe fe39 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 800ab0c:	79fb      	ldrb	r3, [r7, #7]
 800ab0e:	2b04      	cmp	r3, #4
 800ab10:	d103      	bne.n	800ab1a <TM_SPI2_INT_InitPins+0xae>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI2, GPIO_AFx_SPI2);
 800ab12:	2105      	movs	r1, #5
 800ab14:	4806      	ldr	r0, [pc, #24]	; (800ab30 <TM_SPI2_INT_InitPins+0xc4>)
 800ab16:	f7ff fe79 	bl	800a80c <TM_SPI_InitCustomPinsCallback>
	}
}
 800ab1a:	bf00      	nop
 800ab1c:	3708      	adds	r7, #8
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
 800ab22:	bf00      	nop
 800ab24:	40020400 	.word	0x40020400
 800ab28:	40020800 	.word	0x40020800
 800ab2c:	40022000 	.word	0x40022000
 800ab30:	40003800 	.word	0x40003800

0800ab34 <TM_SPI3_INT_InitPins>:
#endif

#ifdef SPI3
void TM_SPI3_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b084      	sub	sp, #16
 800ab38:	af02      	add	r7, sp, #8
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	71fb      	strb	r3, [r7, #7]
	/* Enable SPI pins */
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_1) {
 800ab3e:	79fb      	ldrb	r3, [r7, #7]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d109      	bne.n	800ab58 <TM_SPI3_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI3);
 800ab44:	2306      	movs	r3, #6
 800ab46:	9301      	str	r3, [sp, #4]
 800ab48:	2303      	movs	r3, #3
 800ab4a:	9300      	str	r3, [sp, #0]
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	2200      	movs	r2, #0
 800ab50:	2138      	movs	r1, #56	; 0x38
 800ab52:	480e      	ldr	r0, [pc, #56]	; (800ab8c <TM_SPI3_INT_InitPins+0x58>)
 800ab54:	f7fe fe13 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOC)
	if (pinspack == TM_SPI_PinsPack_2) {
 800ab58:	79fb      	ldrb	r3, [r7, #7]
 800ab5a:	2b01      	cmp	r3, #1
 800ab5c:	d10a      	bne.n	800ab74 <TM_SPI3_INT_InitPins+0x40>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI3);
 800ab5e:	2306      	movs	r3, #6
 800ab60:	9301      	str	r3, [sp, #4]
 800ab62:	2303      	movs	r3, #3
 800ab64:	9300      	str	r3, [sp, #0]
 800ab66:	2300      	movs	r3, #0
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800ab6e:	4808      	ldr	r0, [pc, #32]	; (800ab90 <TM_SPI3_INT_InitPins+0x5c>)
 800ab70:	f7fe fe05 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 800ab74:	79fb      	ldrb	r3, [r7, #7]
 800ab76:	2b04      	cmp	r3, #4
 800ab78:	d103      	bne.n	800ab82 <TM_SPI3_INT_InitPins+0x4e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI3, GPIO_AFx_SPI3);
 800ab7a:	2106      	movs	r1, #6
 800ab7c:	4805      	ldr	r0, [pc, #20]	; (800ab94 <TM_SPI3_INT_InitPins+0x60>)
 800ab7e:	f7ff fe45 	bl	800a80c <TM_SPI_InitCustomPinsCallback>
	}
}
 800ab82:	bf00      	nop
 800ab84:	3708      	adds	r7, #8
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	40020400 	.word	0x40020400
 800ab90:	40020800 	.word	0x40020800
 800ab94:	40003c00 	.word	0x40003c00

0800ab98 <TM_SPI4_INT_InitPins>:
#endif

#ifdef SPI4
void TM_SPI4_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b084      	sub	sp, #16
 800ab9c:	af02      	add	r7, sp, #8
 800ab9e:	4603      	mov	r3, r0
 800aba0:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOE)
	if (pinspack == TM_SPI_PinsPack_1) {
 800aba2:	79fb      	ldrb	r3, [r7, #7]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d109      	bne.n	800abbc <TM_SPI4_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOE, GPIO_PIN_2 | GPIO_PIN_5 | GPIO_PIN_6, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI4);
 800aba8:	2305      	movs	r3, #5
 800abaa:	9301      	str	r3, [sp, #4]
 800abac:	2303      	movs	r3, #3
 800abae:	9300      	str	r3, [sp, #0]
 800abb0:	2300      	movs	r3, #0
 800abb2:	2200      	movs	r2, #0
 800abb4:	2164      	movs	r1, #100	; 0x64
 800abb6:	480e      	ldr	r0, [pc, #56]	; (800abf0 <TM_SPI4_INT_InitPins+0x58>)
 800abb8:	f7fe fde1 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOE)
	if (pinspack == TM_SPI_PinsPack_2) {
 800abbc:	79fb      	ldrb	r3, [r7, #7]
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	d10a      	bne.n	800abd8 <TM_SPI4_INT_InitPins+0x40>
		TM_GPIO_InitAlternate(GPIOE, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI4);
 800abc2:	2305      	movs	r3, #5
 800abc4:	9301      	str	r3, [sp, #4]
 800abc6:	2303      	movs	r3, #3
 800abc8:	9300      	str	r3, [sp, #0]
 800abca:	2300      	movs	r3, #0
 800abcc:	2200      	movs	r2, #0
 800abce:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800abd2:	4807      	ldr	r0, [pc, #28]	; (800abf0 <TM_SPI4_INT_InitPins+0x58>)
 800abd4:	f7fe fdd3 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 800abd8:	79fb      	ldrb	r3, [r7, #7]
 800abda:	2b04      	cmp	r3, #4
 800abdc:	d103      	bne.n	800abe6 <TM_SPI4_INT_InitPins+0x4e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI4, GPIO_AFx_SPI4);
 800abde:	2105      	movs	r1, #5
 800abe0:	4804      	ldr	r0, [pc, #16]	; (800abf4 <TM_SPI4_INT_InitPins+0x5c>)
 800abe2:	f7ff fe13 	bl	800a80c <TM_SPI_InitCustomPinsCallback>
	}
}
 800abe6:	bf00      	nop
 800abe8:	3708      	adds	r7, #8
 800abea:	46bd      	mov	sp, r7
 800abec:	bd80      	pop	{r7, pc}
 800abee:	bf00      	nop
 800abf0:	40021000 	.word	0x40021000
 800abf4:	40013400 	.word	0x40013400

0800abf8 <TM_SPI5_INT_InitPins>:
#endif

#ifdef SPI5
void TM_SPI5_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b084      	sub	sp, #16
 800abfc:	af02      	add	r7, sp, #8
 800abfe:	4603      	mov	r3, r0
 800ac00:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOF)
	if (pinspack == TM_SPI_PinsPack_1) {
 800ac02:	79fb      	ldrb	r3, [r7, #7]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d10a      	bne.n	800ac1e <TM_SPI5_INT_InitPins+0x26>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI5);
 800ac08:	2305      	movs	r3, #5
 800ac0a:	9301      	str	r3, [sp, #4]
 800ac0c:	2303      	movs	r3, #3
 800ac0e:	9300      	str	r3, [sp, #0]
 800ac10:	2300      	movs	r3, #0
 800ac12:	2200      	movs	r2, #0
 800ac14:	f44f 7160 	mov.w	r1, #896	; 0x380
 800ac18:	4812      	ldr	r0, [pc, #72]	; (800ac64 <TM_SPI5_INT_InitPins+0x6c>)
 800ac1a:	f7fe fdb0 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOF) && defined(GPIOH)
	if (pinspack == TM_SPI_PinsPack_2) {
 800ac1e:	79fb      	ldrb	r3, [r7, #7]
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	d114      	bne.n	800ac4e <TM_SPI5_INT_InitPins+0x56>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_11, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI5);
 800ac24:	2305      	movs	r3, #5
 800ac26:	9301      	str	r3, [sp, #4]
 800ac28:	2303      	movs	r3, #3
 800ac2a:	9300      	str	r3, [sp, #0]
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	2200      	movs	r2, #0
 800ac30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ac34:	480b      	ldr	r0, [pc, #44]	; (800ac64 <TM_SPI5_INT_InitPins+0x6c>)
 800ac36:	f7fe fda2 	bl	800977e <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI5);
 800ac3a:	2305      	movs	r3, #5
 800ac3c:	9301      	str	r3, [sp, #4]
 800ac3e:	2303      	movs	r3, #3
 800ac40:	9300      	str	r3, [sp, #0]
 800ac42:	2300      	movs	r3, #0
 800ac44:	2200      	movs	r2, #0
 800ac46:	21c0      	movs	r1, #192	; 0xc0
 800ac48:	4807      	ldr	r0, [pc, #28]	; (800ac68 <TM_SPI5_INT_InitPins+0x70>)
 800ac4a:	f7fe fd98 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 800ac4e:	79fb      	ldrb	r3, [r7, #7]
 800ac50:	2b04      	cmp	r3, #4
 800ac52:	d103      	bne.n	800ac5c <TM_SPI5_INT_InitPins+0x64>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI5, GPIO_AFx_SPI5);
 800ac54:	2105      	movs	r1, #5
 800ac56:	4805      	ldr	r0, [pc, #20]	; (800ac6c <TM_SPI5_INT_InitPins+0x74>)
 800ac58:	f7ff fdd8 	bl	800a80c <TM_SPI_InitCustomPinsCallback>
	}
}
 800ac5c:	bf00      	nop
 800ac5e:	3708      	adds	r7, #8
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}
 800ac64:	40021400 	.word	0x40021400
 800ac68:	40021c00 	.word	0x40021c00
 800ac6c:	40015000 	.word	0x40015000

0800ac70 <TM_SPI6_INT_InitPins>:
#endif

#ifdef SPI6
void TM_SPI6_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af02      	add	r7, sp, #8
 800ac76:	4603      	mov	r3, r0
 800ac78:	71fb      	strb	r3, [r7, #7]
#if defined(GPIOG)
	if (pinspack == TM_SPI_PinsPack_1) {
 800ac7a:	79fb      	ldrb	r3, [r7, #7]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d10a      	bne.n	800ac96 <TM_SPI6_INT_InitPins+0x26>
		/* Init SPI pins */
		TM_GPIO_InitAlternate(GPIOG, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI6);
 800ac80:	2305      	movs	r3, #5
 800ac82:	9301      	str	r3, [sp, #4]
 800ac84:	2303      	movs	r3, #3
 800ac86:	9300      	str	r3, [sp, #0]
 800ac88:	2300      	movs	r3, #0
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800ac90:	4806      	ldr	r0, [pc, #24]	; (800acac <TM_SPI6_INT_InitPins+0x3c>)
 800ac92:	f7fe fd74 	bl	800977e <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	2b04      	cmp	r3, #4
 800ac9a:	d103      	bne.n	800aca4 <TM_SPI6_INT_InitPins+0x34>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI6, GPIO_AFx_SPI6);
 800ac9c:	2105      	movs	r1, #5
 800ac9e:	4804      	ldr	r0, [pc, #16]	; (800acb0 <TM_SPI6_INT_InitPins+0x40>)
 800aca0:	f7ff fdb4 	bl	800a80c <TM_SPI_InitCustomPinsCallback>
	}
}
 800aca4:	bf00      	nop
 800aca6:	3708      	adds	r7, #8
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}
 800acac:	40021800 	.word	0x40021800
 800acb0:	40015400 	.word	0x40015400

0800acb4 <__errno>:
 800acb4:	4b01      	ldr	r3, [pc, #4]	; (800acbc <__errno+0x8>)
 800acb6:	6818      	ldr	r0, [r3, #0]
 800acb8:	4770      	bx	lr
 800acba:	bf00      	nop
 800acbc:	2000002c 	.word	0x2000002c

0800acc0 <__libc_init_array>:
 800acc0:	b570      	push	{r4, r5, r6, lr}
 800acc2:	4e0d      	ldr	r6, [pc, #52]	; (800acf8 <__libc_init_array+0x38>)
 800acc4:	4c0d      	ldr	r4, [pc, #52]	; (800acfc <__libc_init_array+0x3c>)
 800acc6:	1ba4      	subs	r4, r4, r6
 800acc8:	10a4      	asrs	r4, r4, #2
 800acca:	2500      	movs	r5, #0
 800accc:	42a5      	cmp	r5, r4
 800acce:	d109      	bne.n	800ace4 <__libc_init_array+0x24>
 800acd0:	4e0b      	ldr	r6, [pc, #44]	; (800ad00 <__libc_init_array+0x40>)
 800acd2:	4c0c      	ldr	r4, [pc, #48]	; (800ad04 <__libc_init_array+0x44>)
 800acd4:	f005 f930 	bl	800ff38 <_init>
 800acd8:	1ba4      	subs	r4, r4, r6
 800acda:	10a4      	asrs	r4, r4, #2
 800acdc:	2500      	movs	r5, #0
 800acde:	42a5      	cmp	r5, r4
 800ace0:	d105      	bne.n	800acee <__libc_init_array+0x2e>
 800ace2:	bd70      	pop	{r4, r5, r6, pc}
 800ace4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ace8:	4798      	blx	r3
 800acea:	3501      	adds	r5, #1
 800acec:	e7ee      	b.n	800accc <__libc_init_array+0xc>
 800acee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800acf2:	4798      	blx	r3
 800acf4:	3501      	adds	r5, #1
 800acf6:	e7f2      	b.n	800acde <__libc_init_array+0x1e>
 800acf8:	080119c8 	.word	0x080119c8
 800acfc:	080119c8 	.word	0x080119c8
 800ad00:	080119c8 	.word	0x080119c8
 800ad04:	080119cc 	.word	0x080119cc

0800ad08 <malloc>:
 800ad08:	4b02      	ldr	r3, [pc, #8]	; (800ad14 <malloc+0xc>)
 800ad0a:	4601      	mov	r1, r0
 800ad0c:	6818      	ldr	r0, [r3, #0]
 800ad0e:	f000 b885 	b.w	800ae1c <_malloc_r>
 800ad12:	bf00      	nop
 800ad14:	2000002c 	.word	0x2000002c

0800ad18 <free>:
 800ad18:	4b02      	ldr	r3, [pc, #8]	; (800ad24 <free+0xc>)
 800ad1a:	4601      	mov	r1, r0
 800ad1c:	6818      	ldr	r0, [r3, #0]
 800ad1e:	f000 b82f 	b.w	800ad80 <_free_r>
 800ad22:	bf00      	nop
 800ad24:	2000002c 	.word	0x2000002c

0800ad28 <memcpy>:
 800ad28:	b510      	push	{r4, lr}
 800ad2a:	1e43      	subs	r3, r0, #1
 800ad2c:	440a      	add	r2, r1
 800ad2e:	4291      	cmp	r1, r2
 800ad30:	d100      	bne.n	800ad34 <memcpy+0xc>
 800ad32:	bd10      	pop	{r4, pc}
 800ad34:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad38:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad3c:	e7f7      	b.n	800ad2e <memcpy+0x6>

0800ad3e <memmove>:
 800ad3e:	4288      	cmp	r0, r1
 800ad40:	b510      	push	{r4, lr}
 800ad42:	eb01 0302 	add.w	r3, r1, r2
 800ad46:	d807      	bhi.n	800ad58 <memmove+0x1a>
 800ad48:	1e42      	subs	r2, r0, #1
 800ad4a:	4299      	cmp	r1, r3
 800ad4c:	d00a      	beq.n	800ad64 <memmove+0x26>
 800ad4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad52:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ad56:	e7f8      	b.n	800ad4a <memmove+0xc>
 800ad58:	4283      	cmp	r3, r0
 800ad5a:	d9f5      	bls.n	800ad48 <memmove+0xa>
 800ad5c:	1881      	adds	r1, r0, r2
 800ad5e:	1ad2      	subs	r2, r2, r3
 800ad60:	42d3      	cmn	r3, r2
 800ad62:	d100      	bne.n	800ad66 <memmove+0x28>
 800ad64:	bd10      	pop	{r4, pc}
 800ad66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad6a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ad6e:	e7f7      	b.n	800ad60 <memmove+0x22>

0800ad70 <memset>:
 800ad70:	4402      	add	r2, r0
 800ad72:	4603      	mov	r3, r0
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d100      	bne.n	800ad7a <memset+0xa>
 800ad78:	4770      	bx	lr
 800ad7a:	f803 1b01 	strb.w	r1, [r3], #1
 800ad7e:	e7f9      	b.n	800ad74 <memset+0x4>

0800ad80 <_free_r>:
 800ad80:	b538      	push	{r3, r4, r5, lr}
 800ad82:	4605      	mov	r5, r0
 800ad84:	2900      	cmp	r1, #0
 800ad86:	d045      	beq.n	800ae14 <_free_r+0x94>
 800ad88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad8c:	1f0c      	subs	r4, r1, #4
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	bfb8      	it	lt
 800ad92:	18e4      	addlt	r4, r4, r3
 800ad94:	f002 ff64 	bl	800dc60 <__malloc_lock>
 800ad98:	4a1f      	ldr	r2, [pc, #124]	; (800ae18 <_free_r+0x98>)
 800ad9a:	6813      	ldr	r3, [r2, #0]
 800ad9c:	4610      	mov	r0, r2
 800ad9e:	b933      	cbnz	r3, 800adae <_free_r+0x2e>
 800ada0:	6063      	str	r3, [r4, #4]
 800ada2:	6014      	str	r4, [r2, #0]
 800ada4:	4628      	mov	r0, r5
 800ada6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adaa:	f002 bf5a 	b.w	800dc62 <__malloc_unlock>
 800adae:	42a3      	cmp	r3, r4
 800adb0:	d90c      	bls.n	800adcc <_free_r+0x4c>
 800adb2:	6821      	ldr	r1, [r4, #0]
 800adb4:	1862      	adds	r2, r4, r1
 800adb6:	4293      	cmp	r3, r2
 800adb8:	bf04      	itt	eq
 800adba:	681a      	ldreq	r2, [r3, #0]
 800adbc:	685b      	ldreq	r3, [r3, #4]
 800adbe:	6063      	str	r3, [r4, #4]
 800adc0:	bf04      	itt	eq
 800adc2:	1852      	addeq	r2, r2, r1
 800adc4:	6022      	streq	r2, [r4, #0]
 800adc6:	6004      	str	r4, [r0, #0]
 800adc8:	e7ec      	b.n	800ada4 <_free_r+0x24>
 800adca:	4613      	mov	r3, r2
 800adcc:	685a      	ldr	r2, [r3, #4]
 800adce:	b10a      	cbz	r2, 800add4 <_free_r+0x54>
 800add0:	42a2      	cmp	r2, r4
 800add2:	d9fa      	bls.n	800adca <_free_r+0x4a>
 800add4:	6819      	ldr	r1, [r3, #0]
 800add6:	1858      	adds	r0, r3, r1
 800add8:	42a0      	cmp	r0, r4
 800adda:	d10b      	bne.n	800adf4 <_free_r+0x74>
 800addc:	6820      	ldr	r0, [r4, #0]
 800adde:	4401      	add	r1, r0
 800ade0:	1858      	adds	r0, r3, r1
 800ade2:	4282      	cmp	r2, r0
 800ade4:	6019      	str	r1, [r3, #0]
 800ade6:	d1dd      	bne.n	800ada4 <_free_r+0x24>
 800ade8:	6810      	ldr	r0, [r2, #0]
 800adea:	6852      	ldr	r2, [r2, #4]
 800adec:	605a      	str	r2, [r3, #4]
 800adee:	4401      	add	r1, r0
 800adf0:	6019      	str	r1, [r3, #0]
 800adf2:	e7d7      	b.n	800ada4 <_free_r+0x24>
 800adf4:	d902      	bls.n	800adfc <_free_r+0x7c>
 800adf6:	230c      	movs	r3, #12
 800adf8:	602b      	str	r3, [r5, #0]
 800adfa:	e7d3      	b.n	800ada4 <_free_r+0x24>
 800adfc:	6820      	ldr	r0, [r4, #0]
 800adfe:	1821      	adds	r1, r4, r0
 800ae00:	428a      	cmp	r2, r1
 800ae02:	bf04      	itt	eq
 800ae04:	6811      	ldreq	r1, [r2, #0]
 800ae06:	6852      	ldreq	r2, [r2, #4]
 800ae08:	6062      	str	r2, [r4, #4]
 800ae0a:	bf04      	itt	eq
 800ae0c:	1809      	addeq	r1, r1, r0
 800ae0e:	6021      	streq	r1, [r4, #0]
 800ae10:	605c      	str	r4, [r3, #4]
 800ae12:	e7c7      	b.n	800ada4 <_free_r+0x24>
 800ae14:	bd38      	pop	{r3, r4, r5, pc}
 800ae16:	bf00      	nop
 800ae18:	20000384 	.word	0x20000384

0800ae1c <_malloc_r>:
 800ae1c:	b570      	push	{r4, r5, r6, lr}
 800ae1e:	1ccd      	adds	r5, r1, #3
 800ae20:	f025 0503 	bic.w	r5, r5, #3
 800ae24:	3508      	adds	r5, #8
 800ae26:	2d0c      	cmp	r5, #12
 800ae28:	bf38      	it	cc
 800ae2a:	250c      	movcc	r5, #12
 800ae2c:	2d00      	cmp	r5, #0
 800ae2e:	4606      	mov	r6, r0
 800ae30:	db01      	blt.n	800ae36 <_malloc_r+0x1a>
 800ae32:	42a9      	cmp	r1, r5
 800ae34:	d903      	bls.n	800ae3e <_malloc_r+0x22>
 800ae36:	230c      	movs	r3, #12
 800ae38:	6033      	str	r3, [r6, #0]
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	bd70      	pop	{r4, r5, r6, pc}
 800ae3e:	f002 ff0f 	bl	800dc60 <__malloc_lock>
 800ae42:	4a21      	ldr	r2, [pc, #132]	; (800aec8 <_malloc_r+0xac>)
 800ae44:	6814      	ldr	r4, [r2, #0]
 800ae46:	4621      	mov	r1, r4
 800ae48:	b991      	cbnz	r1, 800ae70 <_malloc_r+0x54>
 800ae4a:	4c20      	ldr	r4, [pc, #128]	; (800aecc <_malloc_r+0xb0>)
 800ae4c:	6823      	ldr	r3, [r4, #0]
 800ae4e:	b91b      	cbnz	r3, 800ae58 <_malloc_r+0x3c>
 800ae50:	4630      	mov	r0, r6
 800ae52:	f000 fe7b 	bl	800bb4c <_sbrk_r>
 800ae56:	6020      	str	r0, [r4, #0]
 800ae58:	4629      	mov	r1, r5
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	f000 fe76 	bl	800bb4c <_sbrk_r>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d124      	bne.n	800aeae <_malloc_r+0x92>
 800ae64:	230c      	movs	r3, #12
 800ae66:	6033      	str	r3, [r6, #0]
 800ae68:	4630      	mov	r0, r6
 800ae6a:	f002 fefa 	bl	800dc62 <__malloc_unlock>
 800ae6e:	e7e4      	b.n	800ae3a <_malloc_r+0x1e>
 800ae70:	680b      	ldr	r3, [r1, #0]
 800ae72:	1b5b      	subs	r3, r3, r5
 800ae74:	d418      	bmi.n	800aea8 <_malloc_r+0x8c>
 800ae76:	2b0b      	cmp	r3, #11
 800ae78:	d90f      	bls.n	800ae9a <_malloc_r+0x7e>
 800ae7a:	600b      	str	r3, [r1, #0]
 800ae7c:	50cd      	str	r5, [r1, r3]
 800ae7e:	18cc      	adds	r4, r1, r3
 800ae80:	4630      	mov	r0, r6
 800ae82:	f002 feee 	bl	800dc62 <__malloc_unlock>
 800ae86:	f104 000b 	add.w	r0, r4, #11
 800ae8a:	1d23      	adds	r3, r4, #4
 800ae8c:	f020 0007 	bic.w	r0, r0, #7
 800ae90:	1ac3      	subs	r3, r0, r3
 800ae92:	d0d3      	beq.n	800ae3c <_malloc_r+0x20>
 800ae94:	425a      	negs	r2, r3
 800ae96:	50e2      	str	r2, [r4, r3]
 800ae98:	e7d0      	b.n	800ae3c <_malloc_r+0x20>
 800ae9a:	428c      	cmp	r4, r1
 800ae9c:	684b      	ldr	r3, [r1, #4]
 800ae9e:	bf16      	itet	ne
 800aea0:	6063      	strne	r3, [r4, #4]
 800aea2:	6013      	streq	r3, [r2, #0]
 800aea4:	460c      	movne	r4, r1
 800aea6:	e7eb      	b.n	800ae80 <_malloc_r+0x64>
 800aea8:	460c      	mov	r4, r1
 800aeaa:	6849      	ldr	r1, [r1, #4]
 800aeac:	e7cc      	b.n	800ae48 <_malloc_r+0x2c>
 800aeae:	1cc4      	adds	r4, r0, #3
 800aeb0:	f024 0403 	bic.w	r4, r4, #3
 800aeb4:	42a0      	cmp	r0, r4
 800aeb6:	d005      	beq.n	800aec4 <_malloc_r+0xa8>
 800aeb8:	1a21      	subs	r1, r4, r0
 800aeba:	4630      	mov	r0, r6
 800aebc:	f000 fe46 	bl	800bb4c <_sbrk_r>
 800aec0:	3001      	adds	r0, #1
 800aec2:	d0cf      	beq.n	800ae64 <_malloc_r+0x48>
 800aec4:	6025      	str	r5, [r4, #0]
 800aec6:	e7db      	b.n	800ae80 <_malloc_r+0x64>
 800aec8:	20000384 	.word	0x20000384
 800aecc:	20000388 	.word	0x20000388

0800aed0 <__cvt>:
 800aed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aed4:	ec55 4b10 	vmov	r4, r5, d0
 800aed8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800aeda:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aede:	2d00      	cmp	r5, #0
 800aee0:	460e      	mov	r6, r1
 800aee2:	4691      	mov	r9, r2
 800aee4:	4619      	mov	r1, r3
 800aee6:	bfb8      	it	lt
 800aee8:	4622      	movlt	r2, r4
 800aeea:	462b      	mov	r3, r5
 800aeec:	f027 0720 	bic.w	r7, r7, #32
 800aef0:	bfbb      	ittet	lt
 800aef2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aef6:	461d      	movlt	r5, r3
 800aef8:	2300      	movge	r3, #0
 800aefa:	232d      	movlt	r3, #45	; 0x2d
 800aefc:	bfb8      	it	lt
 800aefe:	4614      	movlt	r4, r2
 800af00:	2f46      	cmp	r7, #70	; 0x46
 800af02:	700b      	strb	r3, [r1, #0]
 800af04:	d004      	beq.n	800af10 <__cvt+0x40>
 800af06:	2f45      	cmp	r7, #69	; 0x45
 800af08:	d100      	bne.n	800af0c <__cvt+0x3c>
 800af0a:	3601      	adds	r6, #1
 800af0c:	2102      	movs	r1, #2
 800af0e:	e000      	b.n	800af12 <__cvt+0x42>
 800af10:	2103      	movs	r1, #3
 800af12:	ab03      	add	r3, sp, #12
 800af14:	9301      	str	r3, [sp, #4]
 800af16:	ab02      	add	r3, sp, #8
 800af18:	9300      	str	r3, [sp, #0]
 800af1a:	4632      	mov	r2, r6
 800af1c:	4653      	mov	r3, sl
 800af1e:	ec45 4b10 	vmov	d0, r4, r5
 800af22:	f001 fd99 	bl	800ca58 <_dtoa_r>
 800af26:	2f47      	cmp	r7, #71	; 0x47
 800af28:	4680      	mov	r8, r0
 800af2a:	d102      	bne.n	800af32 <__cvt+0x62>
 800af2c:	f019 0f01 	tst.w	r9, #1
 800af30:	d026      	beq.n	800af80 <__cvt+0xb0>
 800af32:	2f46      	cmp	r7, #70	; 0x46
 800af34:	eb08 0906 	add.w	r9, r8, r6
 800af38:	d111      	bne.n	800af5e <__cvt+0x8e>
 800af3a:	f898 3000 	ldrb.w	r3, [r8]
 800af3e:	2b30      	cmp	r3, #48	; 0x30
 800af40:	d10a      	bne.n	800af58 <__cvt+0x88>
 800af42:	2200      	movs	r2, #0
 800af44:	2300      	movs	r3, #0
 800af46:	4620      	mov	r0, r4
 800af48:	4629      	mov	r1, r5
 800af4a:	f7f5 fdcd 	bl	8000ae8 <__aeabi_dcmpeq>
 800af4e:	b918      	cbnz	r0, 800af58 <__cvt+0x88>
 800af50:	f1c6 0601 	rsb	r6, r6, #1
 800af54:	f8ca 6000 	str.w	r6, [sl]
 800af58:	f8da 3000 	ldr.w	r3, [sl]
 800af5c:	4499      	add	r9, r3
 800af5e:	2200      	movs	r2, #0
 800af60:	2300      	movs	r3, #0
 800af62:	4620      	mov	r0, r4
 800af64:	4629      	mov	r1, r5
 800af66:	f7f5 fdbf 	bl	8000ae8 <__aeabi_dcmpeq>
 800af6a:	b938      	cbnz	r0, 800af7c <__cvt+0xac>
 800af6c:	2230      	movs	r2, #48	; 0x30
 800af6e:	9b03      	ldr	r3, [sp, #12]
 800af70:	454b      	cmp	r3, r9
 800af72:	d205      	bcs.n	800af80 <__cvt+0xb0>
 800af74:	1c59      	adds	r1, r3, #1
 800af76:	9103      	str	r1, [sp, #12]
 800af78:	701a      	strb	r2, [r3, #0]
 800af7a:	e7f8      	b.n	800af6e <__cvt+0x9e>
 800af7c:	f8cd 900c 	str.w	r9, [sp, #12]
 800af80:	9b03      	ldr	r3, [sp, #12]
 800af82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af84:	eba3 0308 	sub.w	r3, r3, r8
 800af88:	4640      	mov	r0, r8
 800af8a:	6013      	str	r3, [r2, #0]
 800af8c:	b004      	add	sp, #16
 800af8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800af92 <__exponent>:
 800af92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af94:	2900      	cmp	r1, #0
 800af96:	4604      	mov	r4, r0
 800af98:	bfba      	itte	lt
 800af9a:	4249      	neglt	r1, r1
 800af9c:	232d      	movlt	r3, #45	; 0x2d
 800af9e:	232b      	movge	r3, #43	; 0x2b
 800afa0:	2909      	cmp	r1, #9
 800afa2:	f804 2b02 	strb.w	r2, [r4], #2
 800afa6:	7043      	strb	r3, [r0, #1]
 800afa8:	dd20      	ble.n	800afec <__exponent+0x5a>
 800afaa:	f10d 0307 	add.w	r3, sp, #7
 800afae:	461f      	mov	r7, r3
 800afb0:	260a      	movs	r6, #10
 800afb2:	fb91 f5f6 	sdiv	r5, r1, r6
 800afb6:	fb06 1115 	mls	r1, r6, r5, r1
 800afba:	3130      	adds	r1, #48	; 0x30
 800afbc:	2d09      	cmp	r5, #9
 800afbe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800afc2:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800afc6:	4629      	mov	r1, r5
 800afc8:	dc09      	bgt.n	800afde <__exponent+0x4c>
 800afca:	3130      	adds	r1, #48	; 0x30
 800afcc:	3b02      	subs	r3, #2
 800afce:	f802 1c01 	strb.w	r1, [r2, #-1]
 800afd2:	42bb      	cmp	r3, r7
 800afd4:	4622      	mov	r2, r4
 800afd6:	d304      	bcc.n	800afe2 <__exponent+0x50>
 800afd8:	1a10      	subs	r0, r2, r0
 800afda:	b003      	add	sp, #12
 800afdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afde:	4613      	mov	r3, r2
 800afe0:	e7e7      	b.n	800afb2 <__exponent+0x20>
 800afe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afe6:	f804 2b01 	strb.w	r2, [r4], #1
 800afea:	e7f2      	b.n	800afd2 <__exponent+0x40>
 800afec:	2330      	movs	r3, #48	; 0x30
 800afee:	4419      	add	r1, r3
 800aff0:	7083      	strb	r3, [r0, #2]
 800aff2:	1d02      	adds	r2, r0, #4
 800aff4:	70c1      	strb	r1, [r0, #3]
 800aff6:	e7ef      	b.n	800afd8 <__exponent+0x46>

0800aff8 <_printf_float>:
 800aff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800affc:	b08d      	sub	sp, #52	; 0x34
 800affe:	460c      	mov	r4, r1
 800b000:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b004:	4616      	mov	r6, r2
 800b006:	461f      	mov	r7, r3
 800b008:	4605      	mov	r5, r0
 800b00a:	f002 fe09 	bl	800dc20 <_localeconv_r>
 800b00e:	6803      	ldr	r3, [r0, #0]
 800b010:	9304      	str	r3, [sp, #16]
 800b012:	4618      	mov	r0, r3
 800b014:	f7f5 f8ec 	bl	80001f0 <strlen>
 800b018:	2300      	movs	r3, #0
 800b01a:	930a      	str	r3, [sp, #40]	; 0x28
 800b01c:	f8d8 3000 	ldr.w	r3, [r8]
 800b020:	9005      	str	r0, [sp, #20]
 800b022:	3307      	adds	r3, #7
 800b024:	f023 0307 	bic.w	r3, r3, #7
 800b028:	f103 0208 	add.w	r2, r3, #8
 800b02c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b030:	f8d4 b000 	ldr.w	fp, [r4]
 800b034:	f8c8 2000 	str.w	r2, [r8]
 800b038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b040:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b044:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b048:	9307      	str	r3, [sp, #28]
 800b04a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b04e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b052:	4ba7      	ldr	r3, [pc, #668]	; (800b2f0 <_printf_float+0x2f8>)
 800b054:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b058:	f7f5 fd78 	bl	8000b4c <__aeabi_dcmpun>
 800b05c:	bb70      	cbnz	r0, 800b0bc <_printf_float+0xc4>
 800b05e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b062:	4ba3      	ldr	r3, [pc, #652]	; (800b2f0 <_printf_float+0x2f8>)
 800b064:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b068:	f7f5 fd52 	bl	8000b10 <__aeabi_dcmple>
 800b06c:	bb30      	cbnz	r0, 800b0bc <_printf_float+0xc4>
 800b06e:	2200      	movs	r2, #0
 800b070:	2300      	movs	r3, #0
 800b072:	4640      	mov	r0, r8
 800b074:	4649      	mov	r1, r9
 800b076:	f7f5 fd41 	bl	8000afc <__aeabi_dcmplt>
 800b07a:	b110      	cbz	r0, 800b082 <_printf_float+0x8a>
 800b07c:	232d      	movs	r3, #45	; 0x2d
 800b07e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b082:	4a9c      	ldr	r2, [pc, #624]	; (800b2f4 <_printf_float+0x2fc>)
 800b084:	4b9c      	ldr	r3, [pc, #624]	; (800b2f8 <_printf_float+0x300>)
 800b086:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b08a:	bf8c      	ite	hi
 800b08c:	4690      	movhi	r8, r2
 800b08e:	4698      	movls	r8, r3
 800b090:	2303      	movs	r3, #3
 800b092:	f02b 0204 	bic.w	r2, fp, #4
 800b096:	6123      	str	r3, [r4, #16]
 800b098:	6022      	str	r2, [r4, #0]
 800b09a:	f04f 0900 	mov.w	r9, #0
 800b09e:	9700      	str	r7, [sp, #0]
 800b0a0:	4633      	mov	r3, r6
 800b0a2:	aa0b      	add	r2, sp, #44	; 0x2c
 800b0a4:	4621      	mov	r1, r4
 800b0a6:	4628      	mov	r0, r5
 800b0a8:	f000 f9e6 	bl	800b478 <_printf_common>
 800b0ac:	3001      	adds	r0, #1
 800b0ae:	f040 808d 	bne.w	800b1cc <_printf_float+0x1d4>
 800b0b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0b6:	b00d      	add	sp, #52	; 0x34
 800b0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0bc:	4642      	mov	r2, r8
 800b0be:	464b      	mov	r3, r9
 800b0c0:	4640      	mov	r0, r8
 800b0c2:	4649      	mov	r1, r9
 800b0c4:	f7f5 fd42 	bl	8000b4c <__aeabi_dcmpun>
 800b0c8:	b110      	cbz	r0, 800b0d0 <_printf_float+0xd8>
 800b0ca:	4a8c      	ldr	r2, [pc, #560]	; (800b2fc <_printf_float+0x304>)
 800b0cc:	4b8c      	ldr	r3, [pc, #560]	; (800b300 <_printf_float+0x308>)
 800b0ce:	e7da      	b.n	800b086 <_printf_float+0x8e>
 800b0d0:	6861      	ldr	r1, [r4, #4]
 800b0d2:	1c4b      	adds	r3, r1, #1
 800b0d4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b0d8:	a80a      	add	r0, sp, #40	; 0x28
 800b0da:	d13e      	bne.n	800b15a <_printf_float+0x162>
 800b0dc:	2306      	movs	r3, #6
 800b0de:	6063      	str	r3, [r4, #4]
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b0e6:	ab09      	add	r3, sp, #36	; 0x24
 800b0e8:	9300      	str	r3, [sp, #0]
 800b0ea:	ec49 8b10 	vmov	d0, r8, r9
 800b0ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b0f2:	6022      	str	r2, [r4, #0]
 800b0f4:	f8cd a004 	str.w	sl, [sp, #4]
 800b0f8:	6861      	ldr	r1, [r4, #4]
 800b0fa:	4628      	mov	r0, r5
 800b0fc:	f7ff fee8 	bl	800aed0 <__cvt>
 800b100:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b104:	2b47      	cmp	r3, #71	; 0x47
 800b106:	4680      	mov	r8, r0
 800b108:	d109      	bne.n	800b11e <_printf_float+0x126>
 800b10a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b10c:	1cd8      	adds	r0, r3, #3
 800b10e:	db02      	blt.n	800b116 <_printf_float+0x11e>
 800b110:	6862      	ldr	r2, [r4, #4]
 800b112:	4293      	cmp	r3, r2
 800b114:	dd47      	ble.n	800b1a6 <_printf_float+0x1ae>
 800b116:	f1aa 0a02 	sub.w	sl, sl, #2
 800b11a:	fa5f fa8a 	uxtb.w	sl, sl
 800b11e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b122:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b124:	d824      	bhi.n	800b170 <_printf_float+0x178>
 800b126:	3901      	subs	r1, #1
 800b128:	4652      	mov	r2, sl
 800b12a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b12e:	9109      	str	r1, [sp, #36]	; 0x24
 800b130:	f7ff ff2f 	bl	800af92 <__exponent>
 800b134:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b136:	1813      	adds	r3, r2, r0
 800b138:	2a01      	cmp	r2, #1
 800b13a:	4681      	mov	r9, r0
 800b13c:	6123      	str	r3, [r4, #16]
 800b13e:	dc02      	bgt.n	800b146 <_printf_float+0x14e>
 800b140:	6822      	ldr	r2, [r4, #0]
 800b142:	07d1      	lsls	r1, r2, #31
 800b144:	d501      	bpl.n	800b14a <_printf_float+0x152>
 800b146:	3301      	adds	r3, #1
 800b148:	6123      	str	r3, [r4, #16]
 800b14a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d0a5      	beq.n	800b09e <_printf_float+0xa6>
 800b152:	232d      	movs	r3, #45	; 0x2d
 800b154:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b158:	e7a1      	b.n	800b09e <_printf_float+0xa6>
 800b15a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b15e:	f000 8177 	beq.w	800b450 <_printf_float+0x458>
 800b162:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b166:	d1bb      	bne.n	800b0e0 <_printf_float+0xe8>
 800b168:	2900      	cmp	r1, #0
 800b16a:	d1b9      	bne.n	800b0e0 <_printf_float+0xe8>
 800b16c:	2301      	movs	r3, #1
 800b16e:	e7b6      	b.n	800b0de <_printf_float+0xe6>
 800b170:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b174:	d119      	bne.n	800b1aa <_printf_float+0x1b2>
 800b176:	2900      	cmp	r1, #0
 800b178:	6863      	ldr	r3, [r4, #4]
 800b17a:	dd0c      	ble.n	800b196 <_printf_float+0x19e>
 800b17c:	6121      	str	r1, [r4, #16]
 800b17e:	b913      	cbnz	r3, 800b186 <_printf_float+0x18e>
 800b180:	6822      	ldr	r2, [r4, #0]
 800b182:	07d2      	lsls	r2, r2, #31
 800b184:	d502      	bpl.n	800b18c <_printf_float+0x194>
 800b186:	3301      	adds	r3, #1
 800b188:	440b      	add	r3, r1
 800b18a:	6123      	str	r3, [r4, #16]
 800b18c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b18e:	65a3      	str	r3, [r4, #88]	; 0x58
 800b190:	f04f 0900 	mov.w	r9, #0
 800b194:	e7d9      	b.n	800b14a <_printf_float+0x152>
 800b196:	b913      	cbnz	r3, 800b19e <_printf_float+0x1a6>
 800b198:	6822      	ldr	r2, [r4, #0]
 800b19a:	07d0      	lsls	r0, r2, #31
 800b19c:	d501      	bpl.n	800b1a2 <_printf_float+0x1aa>
 800b19e:	3302      	adds	r3, #2
 800b1a0:	e7f3      	b.n	800b18a <_printf_float+0x192>
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	e7f1      	b.n	800b18a <_printf_float+0x192>
 800b1a6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b1aa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	db05      	blt.n	800b1be <_printf_float+0x1c6>
 800b1b2:	6822      	ldr	r2, [r4, #0]
 800b1b4:	6123      	str	r3, [r4, #16]
 800b1b6:	07d1      	lsls	r1, r2, #31
 800b1b8:	d5e8      	bpl.n	800b18c <_printf_float+0x194>
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	e7e5      	b.n	800b18a <_printf_float+0x192>
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	bfd4      	ite	le
 800b1c2:	f1c3 0302 	rsble	r3, r3, #2
 800b1c6:	2301      	movgt	r3, #1
 800b1c8:	4413      	add	r3, r2
 800b1ca:	e7de      	b.n	800b18a <_printf_float+0x192>
 800b1cc:	6823      	ldr	r3, [r4, #0]
 800b1ce:	055a      	lsls	r2, r3, #21
 800b1d0:	d407      	bmi.n	800b1e2 <_printf_float+0x1ea>
 800b1d2:	6923      	ldr	r3, [r4, #16]
 800b1d4:	4642      	mov	r2, r8
 800b1d6:	4631      	mov	r1, r6
 800b1d8:	4628      	mov	r0, r5
 800b1da:	47b8      	blx	r7
 800b1dc:	3001      	adds	r0, #1
 800b1de:	d12b      	bne.n	800b238 <_printf_float+0x240>
 800b1e0:	e767      	b.n	800b0b2 <_printf_float+0xba>
 800b1e2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b1e6:	f240 80dc 	bls.w	800b3a2 <_printf_float+0x3aa>
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1f2:	f7f5 fc79 	bl	8000ae8 <__aeabi_dcmpeq>
 800b1f6:	2800      	cmp	r0, #0
 800b1f8:	d033      	beq.n	800b262 <_printf_float+0x26a>
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	4a41      	ldr	r2, [pc, #260]	; (800b304 <_printf_float+0x30c>)
 800b1fe:	4631      	mov	r1, r6
 800b200:	4628      	mov	r0, r5
 800b202:	47b8      	blx	r7
 800b204:	3001      	adds	r0, #1
 800b206:	f43f af54 	beq.w	800b0b2 <_printf_float+0xba>
 800b20a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b20e:	429a      	cmp	r2, r3
 800b210:	db02      	blt.n	800b218 <_printf_float+0x220>
 800b212:	6823      	ldr	r3, [r4, #0]
 800b214:	07d8      	lsls	r0, r3, #31
 800b216:	d50f      	bpl.n	800b238 <_printf_float+0x240>
 800b218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b21c:	4631      	mov	r1, r6
 800b21e:	4628      	mov	r0, r5
 800b220:	47b8      	blx	r7
 800b222:	3001      	adds	r0, #1
 800b224:	f43f af45 	beq.w	800b0b2 <_printf_float+0xba>
 800b228:	f04f 0800 	mov.w	r8, #0
 800b22c:	f104 091a 	add.w	r9, r4, #26
 800b230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b232:	3b01      	subs	r3, #1
 800b234:	4543      	cmp	r3, r8
 800b236:	dc09      	bgt.n	800b24c <_printf_float+0x254>
 800b238:	6823      	ldr	r3, [r4, #0]
 800b23a:	079b      	lsls	r3, r3, #30
 800b23c:	f100 8103 	bmi.w	800b446 <_printf_float+0x44e>
 800b240:	68e0      	ldr	r0, [r4, #12]
 800b242:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b244:	4298      	cmp	r0, r3
 800b246:	bfb8      	it	lt
 800b248:	4618      	movlt	r0, r3
 800b24a:	e734      	b.n	800b0b6 <_printf_float+0xbe>
 800b24c:	2301      	movs	r3, #1
 800b24e:	464a      	mov	r2, r9
 800b250:	4631      	mov	r1, r6
 800b252:	4628      	mov	r0, r5
 800b254:	47b8      	blx	r7
 800b256:	3001      	adds	r0, #1
 800b258:	f43f af2b 	beq.w	800b0b2 <_printf_float+0xba>
 800b25c:	f108 0801 	add.w	r8, r8, #1
 800b260:	e7e6      	b.n	800b230 <_printf_float+0x238>
 800b262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b264:	2b00      	cmp	r3, #0
 800b266:	dc2b      	bgt.n	800b2c0 <_printf_float+0x2c8>
 800b268:	2301      	movs	r3, #1
 800b26a:	4a26      	ldr	r2, [pc, #152]	; (800b304 <_printf_float+0x30c>)
 800b26c:	4631      	mov	r1, r6
 800b26e:	4628      	mov	r0, r5
 800b270:	47b8      	blx	r7
 800b272:	3001      	adds	r0, #1
 800b274:	f43f af1d 	beq.w	800b0b2 <_printf_float+0xba>
 800b278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b27a:	b923      	cbnz	r3, 800b286 <_printf_float+0x28e>
 800b27c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b27e:	b913      	cbnz	r3, 800b286 <_printf_float+0x28e>
 800b280:	6823      	ldr	r3, [r4, #0]
 800b282:	07d9      	lsls	r1, r3, #31
 800b284:	d5d8      	bpl.n	800b238 <_printf_float+0x240>
 800b286:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b28a:	4631      	mov	r1, r6
 800b28c:	4628      	mov	r0, r5
 800b28e:	47b8      	blx	r7
 800b290:	3001      	adds	r0, #1
 800b292:	f43f af0e 	beq.w	800b0b2 <_printf_float+0xba>
 800b296:	f04f 0900 	mov.w	r9, #0
 800b29a:	f104 0a1a 	add.w	sl, r4, #26
 800b29e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2a0:	425b      	negs	r3, r3
 800b2a2:	454b      	cmp	r3, r9
 800b2a4:	dc01      	bgt.n	800b2aa <_printf_float+0x2b2>
 800b2a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2a8:	e794      	b.n	800b1d4 <_printf_float+0x1dc>
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	4652      	mov	r2, sl
 800b2ae:	4631      	mov	r1, r6
 800b2b0:	4628      	mov	r0, r5
 800b2b2:	47b8      	blx	r7
 800b2b4:	3001      	adds	r0, #1
 800b2b6:	f43f aefc 	beq.w	800b0b2 <_printf_float+0xba>
 800b2ba:	f109 0901 	add.w	r9, r9, #1
 800b2be:	e7ee      	b.n	800b29e <_printf_float+0x2a6>
 800b2c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b2c4:	429a      	cmp	r2, r3
 800b2c6:	bfa8      	it	ge
 800b2c8:	461a      	movge	r2, r3
 800b2ca:	2a00      	cmp	r2, #0
 800b2cc:	4691      	mov	r9, r2
 800b2ce:	dd07      	ble.n	800b2e0 <_printf_float+0x2e8>
 800b2d0:	4613      	mov	r3, r2
 800b2d2:	4631      	mov	r1, r6
 800b2d4:	4642      	mov	r2, r8
 800b2d6:	4628      	mov	r0, r5
 800b2d8:	47b8      	blx	r7
 800b2da:	3001      	adds	r0, #1
 800b2dc:	f43f aee9 	beq.w	800b0b2 <_printf_float+0xba>
 800b2e0:	f104 031a 	add.w	r3, r4, #26
 800b2e4:	f04f 0b00 	mov.w	fp, #0
 800b2e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2ec:	9306      	str	r3, [sp, #24]
 800b2ee:	e015      	b.n	800b31c <_printf_float+0x324>
 800b2f0:	7fefffff 	.word	0x7fefffff
 800b2f4:	080114f4 	.word	0x080114f4
 800b2f8:	080114f0 	.word	0x080114f0
 800b2fc:	080114fc 	.word	0x080114fc
 800b300:	080114f8 	.word	0x080114f8
 800b304:	08011500 	.word	0x08011500
 800b308:	2301      	movs	r3, #1
 800b30a:	9a06      	ldr	r2, [sp, #24]
 800b30c:	4631      	mov	r1, r6
 800b30e:	4628      	mov	r0, r5
 800b310:	47b8      	blx	r7
 800b312:	3001      	adds	r0, #1
 800b314:	f43f aecd 	beq.w	800b0b2 <_printf_float+0xba>
 800b318:	f10b 0b01 	add.w	fp, fp, #1
 800b31c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b320:	ebaa 0309 	sub.w	r3, sl, r9
 800b324:	455b      	cmp	r3, fp
 800b326:	dcef      	bgt.n	800b308 <_printf_float+0x310>
 800b328:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b32c:	429a      	cmp	r2, r3
 800b32e:	44d0      	add	r8, sl
 800b330:	db15      	blt.n	800b35e <_printf_float+0x366>
 800b332:	6823      	ldr	r3, [r4, #0]
 800b334:	07da      	lsls	r2, r3, #31
 800b336:	d412      	bmi.n	800b35e <_printf_float+0x366>
 800b338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b33a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b33c:	eba3 020a 	sub.w	r2, r3, sl
 800b340:	eba3 0a01 	sub.w	sl, r3, r1
 800b344:	4592      	cmp	sl, r2
 800b346:	bfa8      	it	ge
 800b348:	4692      	movge	sl, r2
 800b34a:	f1ba 0f00 	cmp.w	sl, #0
 800b34e:	dc0e      	bgt.n	800b36e <_printf_float+0x376>
 800b350:	f04f 0800 	mov.w	r8, #0
 800b354:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b358:	f104 091a 	add.w	r9, r4, #26
 800b35c:	e019      	b.n	800b392 <_printf_float+0x39a>
 800b35e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b362:	4631      	mov	r1, r6
 800b364:	4628      	mov	r0, r5
 800b366:	47b8      	blx	r7
 800b368:	3001      	adds	r0, #1
 800b36a:	d1e5      	bne.n	800b338 <_printf_float+0x340>
 800b36c:	e6a1      	b.n	800b0b2 <_printf_float+0xba>
 800b36e:	4653      	mov	r3, sl
 800b370:	4642      	mov	r2, r8
 800b372:	4631      	mov	r1, r6
 800b374:	4628      	mov	r0, r5
 800b376:	47b8      	blx	r7
 800b378:	3001      	adds	r0, #1
 800b37a:	d1e9      	bne.n	800b350 <_printf_float+0x358>
 800b37c:	e699      	b.n	800b0b2 <_printf_float+0xba>
 800b37e:	2301      	movs	r3, #1
 800b380:	464a      	mov	r2, r9
 800b382:	4631      	mov	r1, r6
 800b384:	4628      	mov	r0, r5
 800b386:	47b8      	blx	r7
 800b388:	3001      	adds	r0, #1
 800b38a:	f43f ae92 	beq.w	800b0b2 <_printf_float+0xba>
 800b38e:	f108 0801 	add.w	r8, r8, #1
 800b392:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b396:	1a9b      	subs	r3, r3, r2
 800b398:	eba3 030a 	sub.w	r3, r3, sl
 800b39c:	4543      	cmp	r3, r8
 800b39e:	dcee      	bgt.n	800b37e <_printf_float+0x386>
 800b3a0:	e74a      	b.n	800b238 <_printf_float+0x240>
 800b3a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3a4:	2a01      	cmp	r2, #1
 800b3a6:	dc01      	bgt.n	800b3ac <_printf_float+0x3b4>
 800b3a8:	07db      	lsls	r3, r3, #31
 800b3aa:	d53a      	bpl.n	800b422 <_printf_float+0x42a>
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	4642      	mov	r2, r8
 800b3b0:	4631      	mov	r1, r6
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	47b8      	blx	r7
 800b3b6:	3001      	adds	r0, #1
 800b3b8:	f43f ae7b 	beq.w	800b0b2 <_printf_float+0xba>
 800b3bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3c0:	4631      	mov	r1, r6
 800b3c2:	4628      	mov	r0, r5
 800b3c4:	47b8      	blx	r7
 800b3c6:	3001      	adds	r0, #1
 800b3c8:	f108 0801 	add.w	r8, r8, #1
 800b3cc:	f43f ae71 	beq.w	800b0b2 <_printf_float+0xba>
 800b3d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800b3d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b3dc:	2300      	movs	r3, #0
 800b3de:	f7f5 fb83 	bl	8000ae8 <__aeabi_dcmpeq>
 800b3e2:	b9c8      	cbnz	r0, 800b418 <_printf_float+0x420>
 800b3e4:	4653      	mov	r3, sl
 800b3e6:	4642      	mov	r2, r8
 800b3e8:	4631      	mov	r1, r6
 800b3ea:	4628      	mov	r0, r5
 800b3ec:	47b8      	blx	r7
 800b3ee:	3001      	adds	r0, #1
 800b3f0:	d10e      	bne.n	800b410 <_printf_float+0x418>
 800b3f2:	e65e      	b.n	800b0b2 <_printf_float+0xba>
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	4652      	mov	r2, sl
 800b3f8:	4631      	mov	r1, r6
 800b3fa:	4628      	mov	r0, r5
 800b3fc:	47b8      	blx	r7
 800b3fe:	3001      	adds	r0, #1
 800b400:	f43f ae57 	beq.w	800b0b2 <_printf_float+0xba>
 800b404:	f108 0801 	add.w	r8, r8, #1
 800b408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b40a:	3b01      	subs	r3, #1
 800b40c:	4543      	cmp	r3, r8
 800b40e:	dcf1      	bgt.n	800b3f4 <_printf_float+0x3fc>
 800b410:	464b      	mov	r3, r9
 800b412:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b416:	e6de      	b.n	800b1d6 <_printf_float+0x1de>
 800b418:	f04f 0800 	mov.w	r8, #0
 800b41c:	f104 0a1a 	add.w	sl, r4, #26
 800b420:	e7f2      	b.n	800b408 <_printf_float+0x410>
 800b422:	2301      	movs	r3, #1
 800b424:	e7df      	b.n	800b3e6 <_printf_float+0x3ee>
 800b426:	2301      	movs	r3, #1
 800b428:	464a      	mov	r2, r9
 800b42a:	4631      	mov	r1, r6
 800b42c:	4628      	mov	r0, r5
 800b42e:	47b8      	blx	r7
 800b430:	3001      	adds	r0, #1
 800b432:	f43f ae3e 	beq.w	800b0b2 <_printf_float+0xba>
 800b436:	f108 0801 	add.w	r8, r8, #1
 800b43a:	68e3      	ldr	r3, [r4, #12]
 800b43c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b43e:	1a9b      	subs	r3, r3, r2
 800b440:	4543      	cmp	r3, r8
 800b442:	dcf0      	bgt.n	800b426 <_printf_float+0x42e>
 800b444:	e6fc      	b.n	800b240 <_printf_float+0x248>
 800b446:	f04f 0800 	mov.w	r8, #0
 800b44a:	f104 0919 	add.w	r9, r4, #25
 800b44e:	e7f4      	b.n	800b43a <_printf_float+0x442>
 800b450:	2900      	cmp	r1, #0
 800b452:	f43f ae8b 	beq.w	800b16c <_printf_float+0x174>
 800b456:	2300      	movs	r3, #0
 800b458:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b45c:	ab09      	add	r3, sp, #36	; 0x24
 800b45e:	9300      	str	r3, [sp, #0]
 800b460:	ec49 8b10 	vmov	d0, r8, r9
 800b464:	6022      	str	r2, [r4, #0]
 800b466:	f8cd a004 	str.w	sl, [sp, #4]
 800b46a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b46e:	4628      	mov	r0, r5
 800b470:	f7ff fd2e 	bl	800aed0 <__cvt>
 800b474:	4680      	mov	r8, r0
 800b476:	e648      	b.n	800b10a <_printf_float+0x112>

0800b478 <_printf_common>:
 800b478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b47c:	4691      	mov	r9, r2
 800b47e:	461f      	mov	r7, r3
 800b480:	688a      	ldr	r2, [r1, #8]
 800b482:	690b      	ldr	r3, [r1, #16]
 800b484:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b488:	4293      	cmp	r3, r2
 800b48a:	bfb8      	it	lt
 800b48c:	4613      	movlt	r3, r2
 800b48e:	f8c9 3000 	str.w	r3, [r9]
 800b492:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b496:	4606      	mov	r6, r0
 800b498:	460c      	mov	r4, r1
 800b49a:	b112      	cbz	r2, 800b4a2 <_printf_common+0x2a>
 800b49c:	3301      	adds	r3, #1
 800b49e:	f8c9 3000 	str.w	r3, [r9]
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	0699      	lsls	r1, r3, #26
 800b4a6:	bf42      	ittt	mi
 800b4a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b4ac:	3302      	addmi	r3, #2
 800b4ae:	f8c9 3000 	strmi.w	r3, [r9]
 800b4b2:	6825      	ldr	r5, [r4, #0]
 800b4b4:	f015 0506 	ands.w	r5, r5, #6
 800b4b8:	d107      	bne.n	800b4ca <_printf_common+0x52>
 800b4ba:	f104 0a19 	add.w	sl, r4, #25
 800b4be:	68e3      	ldr	r3, [r4, #12]
 800b4c0:	f8d9 2000 	ldr.w	r2, [r9]
 800b4c4:	1a9b      	subs	r3, r3, r2
 800b4c6:	42ab      	cmp	r3, r5
 800b4c8:	dc28      	bgt.n	800b51c <_printf_common+0xa4>
 800b4ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b4ce:	6822      	ldr	r2, [r4, #0]
 800b4d0:	3300      	adds	r3, #0
 800b4d2:	bf18      	it	ne
 800b4d4:	2301      	movne	r3, #1
 800b4d6:	0692      	lsls	r2, r2, #26
 800b4d8:	d42d      	bmi.n	800b536 <_printf_common+0xbe>
 800b4da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4de:	4639      	mov	r1, r7
 800b4e0:	4630      	mov	r0, r6
 800b4e2:	47c0      	blx	r8
 800b4e4:	3001      	adds	r0, #1
 800b4e6:	d020      	beq.n	800b52a <_printf_common+0xb2>
 800b4e8:	6823      	ldr	r3, [r4, #0]
 800b4ea:	68e5      	ldr	r5, [r4, #12]
 800b4ec:	f8d9 2000 	ldr.w	r2, [r9]
 800b4f0:	f003 0306 	and.w	r3, r3, #6
 800b4f4:	2b04      	cmp	r3, #4
 800b4f6:	bf08      	it	eq
 800b4f8:	1aad      	subeq	r5, r5, r2
 800b4fa:	68a3      	ldr	r3, [r4, #8]
 800b4fc:	6922      	ldr	r2, [r4, #16]
 800b4fe:	bf0c      	ite	eq
 800b500:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b504:	2500      	movne	r5, #0
 800b506:	4293      	cmp	r3, r2
 800b508:	bfc4      	itt	gt
 800b50a:	1a9b      	subgt	r3, r3, r2
 800b50c:	18ed      	addgt	r5, r5, r3
 800b50e:	f04f 0900 	mov.w	r9, #0
 800b512:	341a      	adds	r4, #26
 800b514:	454d      	cmp	r5, r9
 800b516:	d11a      	bne.n	800b54e <_printf_common+0xd6>
 800b518:	2000      	movs	r0, #0
 800b51a:	e008      	b.n	800b52e <_printf_common+0xb6>
 800b51c:	2301      	movs	r3, #1
 800b51e:	4652      	mov	r2, sl
 800b520:	4639      	mov	r1, r7
 800b522:	4630      	mov	r0, r6
 800b524:	47c0      	blx	r8
 800b526:	3001      	adds	r0, #1
 800b528:	d103      	bne.n	800b532 <_printf_common+0xba>
 800b52a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b52e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b532:	3501      	adds	r5, #1
 800b534:	e7c3      	b.n	800b4be <_printf_common+0x46>
 800b536:	18e1      	adds	r1, r4, r3
 800b538:	1c5a      	adds	r2, r3, #1
 800b53a:	2030      	movs	r0, #48	; 0x30
 800b53c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b540:	4422      	add	r2, r4
 800b542:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b546:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b54a:	3302      	adds	r3, #2
 800b54c:	e7c5      	b.n	800b4da <_printf_common+0x62>
 800b54e:	2301      	movs	r3, #1
 800b550:	4622      	mov	r2, r4
 800b552:	4639      	mov	r1, r7
 800b554:	4630      	mov	r0, r6
 800b556:	47c0      	blx	r8
 800b558:	3001      	adds	r0, #1
 800b55a:	d0e6      	beq.n	800b52a <_printf_common+0xb2>
 800b55c:	f109 0901 	add.w	r9, r9, #1
 800b560:	e7d8      	b.n	800b514 <_printf_common+0x9c>
	...

0800b564 <_printf_i>:
 800b564:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b568:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b56c:	460c      	mov	r4, r1
 800b56e:	7e09      	ldrb	r1, [r1, #24]
 800b570:	b085      	sub	sp, #20
 800b572:	296e      	cmp	r1, #110	; 0x6e
 800b574:	4617      	mov	r7, r2
 800b576:	4606      	mov	r6, r0
 800b578:	4698      	mov	r8, r3
 800b57a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b57c:	f000 80b3 	beq.w	800b6e6 <_printf_i+0x182>
 800b580:	d822      	bhi.n	800b5c8 <_printf_i+0x64>
 800b582:	2963      	cmp	r1, #99	; 0x63
 800b584:	d036      	beq.n	800b5f4 <_printf_i+0x90>
 800b586:	d80a      	bhi.n	800b59e <_printf_i+0x3a>
 800b588:	2900      	cmp	r1, #0
 800b58a:	f000 80b9 	beq.w	800b700 <_printf_i+0x19c>
 800b58e:	2958      	cmp	r1, #88	; 0x58
 800b590:	f000 8083 	beq.w	800b69a <_printf_i+0x136>
 800b594:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b598:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b59c:	e032      	b.n	800b604 <_printf_i+0xa0>
 800b59e:	2964      	cmp	r1, #100	; 0x64
 800b5a0:	d001      	beq.n	800b5a6 <_printf_i+0x42>
 800b5a2:	2969      	cmp	r1, #105	; 0x69
 800b5a4:	d1f6      	bne.n	800b594 <_printf_i+0x30>
 800b5a6:	6820      	ldr	r0, [r4, #0]
 800b5a8:	6813      	ldr	r3, [r2, #0]
 800b5aa:	0605      	lsls	r5, r0, #24
 800b5ac:	f103 0104 	add.w	r1, r3, #4
 800b5b0:	d52a      	bpl.n	800b608 <_printf_i+0xa4>
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	6011      	str	r1, [r2, #0]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	da03      	bge.n	800b5c2 <_printf_i+0x5e>
 800b5ba:	222d      	movs	r2, #45	; 0x2d
 800b5bc:	425b      	negs	r3, r3
 800b5be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b5c2:	486f      	ldr	r0, [pc, #444]	; (800b780 <_printf_i+0x21c>)
 800b5c4:	220a      	movs	r2, #10
 800b5c6:	e039      	b.n	800b63c <_printf_i+0xd8>
 800b5c8:	2973      	cmp	r1, #115	; 0x73
 800b5ca:	f000 809d 	beq.w	800b708 <_printf_i+0x1a4>
 800b5ce:	d808      	bhi.n	800b5e2 <_printf_i+0x7e>
 800b5d0:	296f      	cmp	r1, #111	; 0x6f
 800b5d2:	d020      	beq.n	800b616 <_printf_i+0xb2>
 800b5d4:	2970      	cmp	r1, #112	; 0x70
 800b5d6:	d1dd      	bne.n	800b594 <_printf_i+0x30>
 800b5d8:	6823      	ldr	r3, [r4, #0]
 800b5da:	f043 0320 	orr.w	r3, r3, #32
 800b5de:	6023      	str	r3, [r4, #0]
 800b5e0:	e003      	b.n	800b5ea <_printf_i+0x86>
 800b5e2:	2975      	cmp	r1, #117	; 0x75
 800b5e4:	d017      	beq.n	800b616 <_printf_i+0xb2>
 800b5e6:	2978      	cmp	r1, #120	; 0x78
 800b5e8:	d1d4      	bne.n	800b594 <_printf_i+0x30>
 800b5ea:	2378      	movs	r3, #120	; 0x78
 800b5ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b5f0:	4864      	ldr	r0, [pc, #400]	; (800b784 <_printf_i+0x220>)
 800b5f2:	e055      	b.n	800b6a0 <_printf_i+0x13c>
 800b5f4:	6813      	ldr	r3, [r2, #0]
 800b5f6:	1d19      	adds	r1, r3, #4
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	6011      	str	r1, [r2, #0]
 800b5fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b600:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b604:	2301      	movs	r3, #1
 800b606:	e08c      	b.n	800b722 <_printf_i+0x1be>
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	6011      	str	r1, [r2, #0]
 800b60c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b610:	bf18      	it	ne
 800b612:	b21b      	sxthne	r3, r3
 800b614:	e7cf      	b.n	800b5b6 <_printf_i+0x52>
 800b616:	6813      	ldr	r3, [r2, #0]
 800b618:	6825      	ldr	r5, [r4, #0]
 800b61a:	1d18      	adds	r0, r3, #4
 800b61c:	6010      	str	r0, [r2, #0]
 800b61e:	0628      	lsls	r0, r5, #24
 800b620:	d501      	bpl.n	800b626 <_printf_i+0xc2>
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	e002      	b.n	800b62c <_printf_i+0xc8>
 800b626:	0668      	lsls	r0, r5, #25
 800b628:	d5fb      	bpl.n	800b622 <_printf_i+0xbe>
 800b62a:	881b      	ldrh	r3, [r3, #0]
 800b62c:	4854      	ldr	r0, [pc, #336]	; (800b780 <_printf_i+0x21c>)
 800b62e:	296f      	cmp	r1, #111	; 0x6f
 800b630:	bf14      	ite	ne
 800b632:	220a      	movne	r2, #10
 800b634:	2208      	moveq	r2, #8
 800b636:	2100      	movs	r1, #0
 800b638:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b63c:	6865      	ldr	r5, [r4, #4]
 800b63e:	60a5      	str	r5, [r4, #8]
 800b640:	2d00      	cmp	r5, #0
 800b642:	f2c0 8095 	blt.w	800b770 <_printf_i+0x20c>
 800b646:	6821      	ldr	r1, [r4, #0]
 800b648:	f021 0104 	bic.w	r1, r1, #4
 800b64c:	6021      	str	r1, [r4, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d13d      	bne.n	800b6ce <_printf_i+0x16a>
 800b652:	2d00      	cmp	r5, #0
 800b654:	f040 808e 	bne.w	800b774 <_printf_i+0x210>
 800b658:	4665      	mov	r5, ip
 800b65a:	2a08      	cmp	r2, #8
 800b65c:	d10b      	bne.n	800b676 <_printf_i+0x112>
 800b65e:	6823      	ldr	r3, [r4, #0]
 800b660:	07db      	lsls	r3, r3, #31
 800b662:	d508      	bpl.n	800b676 <_printf_i+0x112>
 800b664:	6923      	ldr	r3, [r4, #16]
 800b666:	6862      	ldr	r2, [r4, #4]
 800b668:	429a      	cmp	r2, r3
 800b66a:	bfde      	ittt	le
 800b66c:	2330      	movle	r3, #48	; 0x30
 800b66e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b672:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b676:	ebac 0305 	sub.w	r3, ip, r5
 800b67a:	6123      	str	r3, [r4, #16]
 800b67c:	f8cd 8000 	str.w	r8, [sp]
 800b680:	463b      	mov	r3, r7
 800b682:	aa03      	add	r2, sp, #12
 800b684:	4621      	mov	r1, r4
 800b686:	4630      	mov	r0, r6
 800b688:	f7ff fef6 	bl	800b478 <_printf_common>
 800b68c:	3001      	adds	r0, #1
 800b68e:	d14d      	bne.n	800b72c <_printf_i+0x1c8>
 800b690:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b694:	b005      	add	sp, #20
 800b696:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b69a:	4839      	ldr	r0, [pc, #228]	; (800b780 <_printf_i+0x21c>)
 800b69c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b6a0:	6813      	ldr	r3, [r2, #0]
 800b6a2:	6821      	ldr	r1, [r4, #0]
 800b6a4:	1d1d      	adds	r5, r3, #4
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	6015      	str	r5, [r2, #0]
 800b6aa:	060a      	lsls	r2, r1, #24
 800b6ac:	d50b      	bpl.n	800b6c6 <_printf_i+0x162>
 800b6ae:	07ca      	lsls	r2, r1, #31
 800b6b0:	bf44      	itt	mi
 800b6b2:	f041 0120 	orrmi.w	r1, r1, #32
 800b6b6:	6021      	strmi	r1, [r4, #0]
 800b6b8:	b91b      	cbnz	r3, 800b6c2 <_printf_i+0x15e>
 800b6ba:	6822      	ldr	r2, [r4, #0]
 800b6bc:	f022 0220 	bic.w	r2, r2, #32
 800b6c0:	6022      	str	r2, [r4, #0]
 800b6c2:	2210      	movs	r2, #16
 800b6c4:	e7b7      	b.n	800b636 <_printf_i+0xd2>
 800b6c6:	064d      	lsls	r5, r1, #25
 800b6c8:	bf48      	it	mi
 800b6ca:	b29b      	uxthmi	r3, r3
 800b6cc:	e7ef      	b.n	800b6ae <_printf_i+0x14a>
 800b6ce:	4665      	mov	r5, ip
 800b6d0:	fbb3 f1f2 	udiv	r1, r3, r2
 800b6d4:	fb02 3311 	mls	r3, r2, r1, r3
 800b6d8:	5cc3      	ldrb	r3, [r0, r3]
 800b6da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b6de:	460b      	mov	r3, r1
 800b6e0:	2900      	cmp	r1, #0
 800b6e2:	d1f5      	bne.n	800b6d0 <_printf_i+0x16c>
 800b6e4:	e7b9      	b.n	800b65a <_printf_i+0xf6>
 800b6e6:	6813      	ldr	r3, [r2, #0]
 800b6e8:	6825      	ldr	r5, [r4, #0]
 800b6ea:	6961      	ldr	r1, [r4, #20]
 800b6ec:	1d18      	adds	r0, r3, #4
 800b6ee:	6010      	str	r0, [r2, #0]
 800b6f0:	0628      	lsls	r0, r5, #24
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	d501      	bpl.n	800b6fa <_printf_i+0x196>
 800b6f6:	6019      	str	r1, [r3, #0]
 800b6f8:	e002      	b.n	800b700 <_printf_i+0x19c>
 800b6fa:	066a      	lsls	r2, r5, #25
 800b6fc:	d5fb      	bpl.n	800b6f6 <_printf_i+0x192>
 800b6fe:	8019      	strh	r1, [r3, #0]
 800b700:	2300      	movs	r3, #0
 800b702:	6123      	str	r3, [r4, #16]
 800b704:	4665      	mov	r5, ip
 800b706:	e7b9      	b.n	800b67c <_printf_i+0x118>
 800b708:	6813      	ldr	r3, [r2, #0]
 800b70a:	1d19      	adds	r1, r3, #4
 800b70c:	6011      	str	r1, [r2, #0]
 800b70e:	681d      	ldr	r5, [r3, #0]
 800b710:	6862      	ldr	r2, [r4, #4]
 800b712:	2100      	movs	r1, #0
 800b714:	4628      	mov	r0, r5
 800b716:	f7f4 fd73 	bl	8000200 <memchr>
 800b71a:	b108      	cbz	r0, 800b720 <_printf_i+0x1bc>
 800b71c:	1b40      	subs	r0, r0, r5
 800b71e:	6060      	str	r0, [r4, #4]
 800b720:	6863      	ldr	r3, [r4, #4]
 800b722:	6123      	str	r3, [r4, #16]
 800b724:	2300      	movs	r3, #0
 800b726:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b72a:	e7a7      	b.n	800b67c <_printf_i+0x118>
 800b72c:	6923      	ldr	r3, [r4, #16]
 800b72e:	462a      	mov	r2, r5
 800b730:	4639      	mov	r1, r7
 800b732:	4630      	mov	r0, r6
 800b734:	47c0      	blx	r8
 800b736:	3001      	adds	r0, #1
 800b738:	d0aa      	beq.n	800b690 <_printf_i+0x12c>
 800b73a:	6823      	ldr	r3, [r4, #0]
 800b73c:	079b      	lsls	r3, r3, #30
 800b73e:	d413      	bmi.n	800b768 <_printf_i+0x204>
 800b740:	68e0      	ldr	r0, [r4, #12]
 800b742:	9b03      	ldr	r3, [sp, #12]
 800b744:	4298      	cmp	r0, r3
 800b746:	bfb8      	it	lt
 800b748:	4618      	movlt	r0, r3
 800b74a:	e7a3      	b.n	800b694 <_printf_i+0x130>
 800b74c:	2301      	movs	r3, #1
 800b74e:	464a      	mov	r2, r9
 800b750:	4639      	mov	r1, r7
 800b752:	4630      	mov	r0, r6
 800b754:	47c0      	blx	r8
 800b756:	3001      	adds	r0, #1
 800b758:	d09a      	beq.n	800b690 <_printf_i+0x12c>
 800b75a:	3501      	adds	r5, #1
 800b75c:	68e3      	ldr	r3, [r4, #12]
 800b75e:	9a03      	ldr	r2, [sp, #12]
 800b760:	1a9b      	subs	r3, r3, r2
 800b762:	42ab      	cmp	r3, r5
 800b764:	dcf2      	bgt.n	800b74c <_printf_i+0x1e8>
 800b766:	e7eb      	b.n	800b740 <_printf_i+0x1dc>
 800b768:	2500      	movs	r5, #0
 800b76a:	f104 0919 	add.w	r9, r4, #25
 800b76e:	e7f5      	b.n	800b75c <_printf_i+0x1f8>
 800b770:	2b00      	cmp	r3, #0
 800b772:	d1ac      	bne.n	800b6ce <_printf_i+0x16a>
 800b774:	7803      	ldrb	r3, [r0, #0]
 800b776:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b77a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b77e:	e76c      	b.n	800b65a <_printf_i+0xf6>
 800b780:	08011502 	.word	0x08011502
 800b784:	08011513 	.word	0x08011513

0800b788 <_scanf_float>:
 800b788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b78c:	469a      	mov	sl, r3
 800b78e:	688b      	ldr	r3, [r1, #8]
 800b790:	4616      	mov	r6, r2
 800b792:	1e5a      	subs	r2, r3, #1
 800b794:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b798:	b087      	sub	sp, #28
 800b79a:	bf83      	ittte	hi
 800b79c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800b7a0:	189b      	addhi	r3, r3, r2
 800b7a2:	9301      	strhi	r3, [sp, #4]
 800b7a4:	2300      	movls	r3, #0
 800b7a6:	bf86      	itte	hi
 800b7a8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b7ac:	608b      	strhi	r3, [r1, #8]
 800b7ae:	9301      	strls	r3, [sp, #4]
 800b7b0:	680b      	ldr	r3, [r1, #0]
 800b7b2:	4688      	mov	r8, r1
 800b7b4:	f04f 0b00 	mov.w	fp, #0
 800b7b8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b7bc:	f848 3b1c 	str.w	r3, [r8], #28
 800b7c0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800b7c4:	4607      	mov	r7, r0
 800b7c6:	460c      	mov	r4, r1
 800b7c8:	4645      	mov	r5, r8
 800b7ca:	465a      	mov	r2, fp
 800b7cc:	46d9      	mov	r9, fp
 800b7ce:	f8cd b008 	str.w	fp, [sp, #8]
 800b7d2:	68a1      	ldr	r1, [r4, #8]
 800b7d4:	b181      	cbz	r1, 800b7f8 <_scanf_float+0x70>
 800b7d6:	6833      	ldr	r3, [r6, #0]
 800b7d8:	781b      	ldrb	r3, [r3, #0]
 800b7da:	2b49      	cmp	r3, #73	; 0x49
 800b7dc:	d071      	beq.n	800b8c2 <_scanf_float+0x13a>
 800b7de:	d84d      	bhi.n	800b87c <_scanf_float+0xf4>
 800b7e0:	2b39      	cmp	r3, #57	; 0x39
 800b7e2:	d840      	bhi.n	800b866 <_scanf_float+0xde>
 800b7e4:	2b31      	cmp	r3, #49	; 0x31
 800b7e6:	f080 8088 	bcs.w	800b8fa <_scanf_float+0x172>
 800b7ea:	2b2d      	cmp	r3, #45	; 0x2d
 800b7ec:	f000 8090 	beq.w	800b910 <_scanf_float+0x188>
 800b7f0:	d815      	bhi.n	800b81e <_scanf_float+0x96>
 800b7f2:	2b2b      	cmp	r3, #43	; 0x2b
 800b7f4:	f000 808c 	beq.w	800b910 <_scanf_float+0x188>
 800b7f8:	f1b9 0f00 	cmp.w	r9, #0
 800b7fc:	d003      	beq.n	800b806 <_scanf_float+0x7e>
 800b7fe:	6823      	ldr	r3, [r4, #0]
 800b800:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b804:	6023      	str	r3, [r4, #0]
 800b806:	3a01      	subs	r2, #1
 800b808:	2a01      	cmp	r2, #1
 800b80a:	f200 80ea 	bhi.w	800b9e2 <_scanf_float+0x25a>
 800b80e:	4545      	cmp	r5, r8
 800b810:	f200 80dc 	bhi.w	800b9cc <_scanf_float+0x244>
 800b814:	2601      	movs	r6, #1
 800b816:	4630      	mov	r0, r6
 800b818:	b007      	add	sp, #28
 800b81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b81e:	2b2e      	cmp	r3, #46	; 0x2e
 800b820:	f000 809f 	beq.w	800b962 <_scanf_float+0x1da>
 800b824:	2b30      	cmp	r3, #48	; 0x30
 800b826:	d1e7      	bne.n	800b7f8 <_scanf_float+0x70>
 800b828:	6820      	ldr	r0, [r4, #0]
 800b82a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800b82e:	d064      	beq.n	800b8fa <_scanf_float+0x172>
 800b830:	9b01      	ldr	r3, [sp, #4]
 800b832:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800b836:	6020      	str	r0, [r4, #0]
 800b838:	f109 0901 	add.w	r9, r9, #1
 800b83c:	b11b      	cbz	r3, 800b846 <_scanf_float+0xbe>
 800b83e:	3b01      	subs	r3, #1
 800b840:	3101      	adds	r1, #1
 800b842:	9301      	str	r3, [sp, #4]
 800b844:	60a1      	str	r1, [r4, #8]
 800b846:	68a3      	ldr	r3, [r4, #8]
 800b848:	3b01      	subs	r3, #1
 800b84a:	60a3      	str	r3, [r4, #8]
 800b84c:	6923      	ldr	r3, [r4, #16]
 800b84e:	3301      	adds	r3, #1
 800b850:	6123      	str	r3, [r4, #16]
 800b852:	6873      	ldr	r3, [r6, #4]
 800b854:	3b01      	subs	r3, #1
 800b856:	2b00      	cmp	r3, #0
 800b858:	6073      	str	r3, [r6, #4]
 800b85a:	f340 80ac 	ble.w	800b9b6 <_scanf_float+0x22e>
 800b85e:	6833      	ldr	r3, [r6, #0]
 800b860:	3301      	adds	r3, #1
 800b862:	6033      	str	r3, [r6, #0]
 800b864:	e7b5      	b.n	800b7d2 <_scanf_float+0x4a>
 800b866:	2b45      	cmp	r3, #69	; 0x45
 800b868:	f000 8085 	beq.w	800b976 <_scanf_float+0x1ee>
 800b86c:	2b46      	cmp	r3, #70	; 0x46
 800b86e:	d06a      	beq.n	800b946 <_scanf_float+0x1be>
 800b870:	2b41      	cmp	r3, #65	; 0x41
 800b872:	d1c1      	bne.n	800b7f8 <_scanf_float+0x70>
 800b874:	2a01      	cmp	r2, #1
 800b876:	d1bf      	bne.n	800b7f8 <_scanf_float+0x70>
 800b878:	2202      	movs	r2, #2
 800b87a:	e046      	b.n	800b90a <_scanf_float+0x182>
 800b87c:	2b65      	cmp	r3, #101	; 0x65
 800b87e:	d07a      	beq.n	800b976 <_scanf_float+0x1ee>
 800b880:	d818      	bhi.n	800b8b4 <_scanf_float+0x12c>
 800b882:	2b54      	cmp	r3, #84	; 0x54
 800b884:	d066      	beq.n	800b954 <_scanf_float+0x1cc>
 800b886:	d811      	bhi.n	800b8ac <_scanf_float+0x124>
 800b888:	2b4e      	cmp	r3, #78	; 0x4e
 800b88a:	d1b5      	bne.n	800b7f8 <_scanf_float+0x70>
 800b88c:	2a00      	cmp	r2, #0
 800b88e:	d146      	bne.n	800b91e <_scanf_float+0x196>
 800b890:	f1b9 0f00 	cmp.w	r9, #0
 800b894:	d145      	bne.n	800b922 <_scanf_float+0x19a>
 800b896:	6821      	ldr	r1, [r4, #0]
 800b898:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800b89c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800b8a0:	d13f      	bne.n	800b922 <_scanf_float+0x19a>
 800b8a2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b8a6:	6021      	str	r1, [r4, #0]
 800b8a8:	2201      	movs	r2, #1
 800b8aa:	e02e      	b.n	800b90a <_scanf_float+0x182>
 800b8ac:	2b59      	cmp	r3, #89	; 0x59
 800b8ae:	d01e      	beq.n	800b8ee <_scanf_float+0x166>
 800b8b0:	2b61      	cmp	r3, #97	; 0x61
 800b8b2:	e7de      	b.n	800b872 <_scanf_float+0xea>
 800b8b4:	2b6e      	cmp	r3, #110	; 0x6e
 800b8b6:	d0e9      	beq.n	800b88c <_scanf_float+0x104>
 800b8b8:	d815      	bhi.n	800b8e6 <_scanf_float+0x15e>
 800b8ba:	2b66      	cmp	r3, #102	; 0x66
 800b8bc:	d043      	beq.n	800b946 <_scanf_float+0x1be>
 800b8be:	2b69      	cmp	r3, #105	; 0x69
 800b8c0:	d19a      	bne.n	800b7f8 <_scanf_float+0x70>
 800b8c2:	f1bb 0f00 	cmp.w	fp, #0
 800b8c6:	d138      	bne.n	800b93a <_scanf_float+0x1b2>
 800b8c8:	f1b9 0f00 	cmp.w	r9, #0
 800b8cc:	d197      	bne.n	800b7fe <_scanf_float+0x76>
 800b8ce:	6821      	ldr	r1, [r4, #0]
 800b8d0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800b8d4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800b8d8:	d195      	bne.n	800b806 <_scanf_float+0x7e>
 800b8da:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b8de:	6021      	str	r1, [r4, #0]
 800b8e0:	f04f 0b01 	mov.w	fp, #1
 800b8e4:	e011      	b.n	800b90a <_scanf_float+0x182>
 800b8e6:	2b74      	cmp	r3, #116	; 0x74
 800b8e8:	d034      	beq.n	800b954 <_scanf_float+0x1cc>
 800b8ea:	2b79      	cmp	r3, #121	; 0x79
 800b8ec:	d184      	bne.n	800b7f8 <_scanf_float+0x70>
 800b8ee:	f1bb 0f07 	cmp.w	fp, #7
 800b8f2:	d181      	bne.n	800b7f8 <_scanf_float+0x70>
 800b8f4:	f04f 0b08 	mov.w	fp, #8
 800b8f8:	e007      	b.n	800b90a <_scanf_float+0x182>
 800b8fa:	eb12 0f0b 	cmn.w	r2, fp
 800b8fe:	f47f af7b 	bne.w	800b7f8 <_scanf_float+0x70>
 800b902:	6821      	ldr	r1, [r4, #0]
 800b904:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800b908:	6021      	str	r1, [r4, #0]
 800b90a:	702b      	strb	r3, [r5, #0]
 800b90c:	3501      	adds	r5, #1
 800b90e:	e79a      	b.n	800b846 <_scanf_float+0xbe>
 800b910:	6821      	ldr	r1, [r4, #0]
 800b912:	0608      	lsls	r0, r1, #24
 800b914:	f57f af70 	bpl.w	800b7f8 <_scanf_float+0x70>
 800b918:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b91c:	e7f4      	b.n	800b908 <_scanf_float+0x180>
 800b91e:	2a02      	cmp	r2, #2
 800b920:	d047      	beq.n	800b9b2 <_scanf_float+0x22a>
 800b922:	f1bb 0f01 	cmp.w	fp, #1
 800b926:	d003      	beq.n	800b930 <_scanf_float+0x1a8>
 800b928:	f1bb 0f04 	cmp.w	fp, #4
 800b92c:	f47f af64 	bne.w	800b7f8 <_scanf_float+0x70>
 800b930:	f10b 0b01 	add.w	fp, fp, #1
 800b934:	fa5f fb8b 	uxtb.w	fp, fp
 800b938:	e7e7      	b.n	800b90a <_scanf_float+0x182>
 800b93a:	f1bb 0f03 	cmp.w	fp, #3
 800b93e:	d0f7      	beq.n	800b930 <_scanf_float+0x1a8>
 800b940:	f1bb 0f05 	cmp.w	fp, #5
 800b944:	e7f2      	b.n	800b92c <_scanf_float+0x1a4>
 800b946:	f1bb 0f02 	cmp.w	fp, #2
 800b94a:	f47f af55 	bne.w	800b7f8 <_scanf_float+0x70>
 800b94e:	f04f 0b03 	mov.w	fp, #3
 800b952:	e7da      	b.n	800b90a <_scanf_float+0x182>
 800b954:	f1bb 0f06 	cmp.w	fp, #6
 800b958:	f47f af4e 	bne.w	800b7f8 <_scanf_float+0x70>
 800b95c:	f04f 0b07 	mov.w	fp, #7
 800b960:	e7d3      	b.n	800b90a <_scanf_float+0x182>
 800b962:	6821      	ldr	r1, [r4, #0]
 800b964:	0588      	lsls	r0, r1, #22
 800b966:	f57f af47 	bpl.w	800b7f8 <_scanf_float+0x70>
 800b96a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800b96e:	6021      	str	r1, [r4, #0]
 800b970:	f8cd 9008 	str.w	r9, [sp, #8]
 800b974:	e7c9      	b.n	800b90a <_scanf_float+0x182>
 800b976:	6821      	ldr	r1, [r4, #0]
 800b978:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800b97c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b980:	d006      	beq.n	800b990 <_scanf_float+0x208>
 800b982:	0548      	lsls	r0, r1, #21
 800b984:	f57f af38 	bpl.w	800b7f8 <_scanf_float+0x70>
 800b988:	f1b9 0f00 	cmp.w	r9, #0
 800b98c:	f43f af3b 	beq.w	800b806 <_scanf_float+0x7e>
 800b990:	0588      	lsls	r0, r1, #22
 800b992:	bf58      	it	pl
 800b994:	9802      	ldrpl	r0, [sp, #8]
 800b996:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b99a:	bf58      	it	pl
 800b99c:	eba9 0000 	subpl.w	r0, r9, r0
 800b9a0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800b9a4:	bf58      	it	pl
 800b9a6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800b9aa:	6021      	str	r1, [r4, #0]
 800b9ac:	f04f 0900 	mov.w	r9, #0
 800b9b0:	e7ab      	b.n	800b90a <_scanf_float+0x182>
 800b9b2:	2203      	movs	r2, #3
 800b9b4:	e7a9      	b.n	800b90a <_scanf_float+0x182>
 800b9b6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b9ba:	9205      	str	r2, [sp, #20]
 800b9bc:	4631      	mov	r1, r6
 800b9be:	4638      	mov	r0, r7
 800b9c0:	4798      	blx	r3
 800b9c2:	9a05      	ldr	r2, [sp, #20]
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	f43f af04 	beq.w	800b7d2 <_scanf_float+0x4a>
 800b9ca:	e715      	b.n	800b7f8 <_scanf_float+0x70>
 800b9cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b9d0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b9d4:	4632      	mov	r2, r6
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	4798      	blx	r3
 800b9da:	6923      	ldr	r3, [r4, #16]
 800b9dc:	3b01      	subs	r3, #1
 800b9de:	6123      	str	r3, [r4, #16]
 800b9e0:	e715      	b.n	800b80e <_scanf_float+0x86>
 800b9e2:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800b9e6:	2b06      	cmp	r3, #6
 800b9e8:	d80a      	bhi.n	800ba00 <_scanf_float+0x278>
 800b9ea:	f1bb 0f02 	cmp.w	fp, #2
 800b9ee:	d968      	bls.n	800bac2 <_scanf_float+0x33a>
 800b9f0:	f1ab 0b03 	sub.w	fp, fp, #3
 800b9f4:	fa5f fb8b 	uxtb.w	fp, fp
 800b9f8:	eba5 0b0b 	sub.w	fp, r5, fp
 800b9fc:	455d      	cmp	r5, fp
 800b9fe:	d14b      	bne.n	800ba98 <_scanf_float+0x310>
 800ba00:	6823      	ldr	r3, [r4, #0]
 800ba02:	05da      	lsls	r2, r3, #23
 800ba04:	d51f      	bpl.n	800ba46 <_scanf_float+0x2be>
 800ba06:	055b      	lsls	r3, r3, #21
 800ba08:	d468      	bmi.n	800badc <_scanf_float+0x354>
 800ba0a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ba0e:	6923      	ldr	r3, [r4, #16]
 800ba10:	2965      	cmp	r1, #101	; 0x65
 800ba12:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ba16:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 800ba1a:	6123      	str	r3, [r4, #16]
 800ba1c:	d00d      	beq.n	800ba3a <_scanf_float+0x2b2>
 800ba1e:	2945      	cmp	r1, #69	; 0x45
 800ba20:	d00b      	beq.n	800ba3a <_scanf_float+0x2b2>
 800ba22:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba26:	4632      	mov	r2, r6
 800ba28:	4638      	mov	r0, r7
 800ba2a:	4798      	blx	r3
 800ba2c:	6923      	ldr	r3, [r4, #16]
 800ba2e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ba32:	3b01      	subs	r3, #1
 800ba34:	f1a5 0b02 	sub.w	fp, r5, #2
 800ba38:	6123      	str	r3, [r4, #16]
 800ba3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba3e:	4632      	mov	r2, r6
 800ba40:	4638      	mov	r0, r7
 800ba42:	4798      	blx	r3
 800ba44:	465d      	mov	r5, fp
 800ba46:	6826      	ldr	r6, [r4, #0]
 800ba48:	f016 0610 	ands.w	r6, r6, #16
 800ba4c:	d17a      	bne.n	800bb44 <_scanf_float+0x3bc>
 800ba4e:	702e      	strb	r6, [r5, #0]
 800ba50:	6823      	ldr	r3, [r4, #0]
 800ba52:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ba56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba5a:	d142      	bne.n	800bae2 <_scanf_float+0x35a>
 800ba5c:	9b02      	ldr	r3, [sp, #8]
 800ba5e:	eba9 0303 	sub.w	r3, r9, r3
 800ba62:	425a      	negs	r2, r3
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d149      	bne.n	800bafc <_scanf_float+0x374>
 800ba68:	2200      	movs	r2, #0
 800ba6a:	4641      	mov	r1, r8
 800ba6c:	4638      	mov	r0, r7
 800ba6e:	f000 fec7 	bl	800c800 <_strtod_r>
 800ba72:	6825      	ldr	r5, [r4, #0]
 800ba74:	f8da 3000 	ldr.w	r3, [sl]
 800ba78:	f015 0f02 	tst.w	r5, #2
 800ba7c:	f103 0204 	add.w	r2, r3, #4
 800ba80:	ec59 8b10 	vmov	r8, r9, d0
 800ba84:	f8ca 2000 	str.w	r2, [sl]
 800ba88:	d043      	beq.n	800bb12 <_scanf_float+0x38a>
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	e9c3 8900 	strd	r8, r9, [r3]
 800ba90:	68e3      	ldr	r3, [r4, #12]
 800ba92:	3301      	adds	r3, #1
 800ba94:	60e3      	str	r3, [r4, #12]
 800ba96:	e6be      	b.n	800b816 <_scanf_float+0x8e>
 800ba98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba9c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800baa0:	4632      	mov	r2, r6
 800baa2:	4638      	mov	r0, r7
 800baa4:	4798      	blx	r3
 800baa6:	6923      	ldr	r3, [r4, #16]
 800baa8:	3b01      	subs	r3, #1
 800baaa:	6123      	str	r3, [r4, #16]
 800baac:	e7a6      	b.n	800b9fc <_scanf_float+0x274>
 800baae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bab2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800bab6:	4632      	mov	r2, r6
 800bab8:	4638      	mov	r0, r7
 800baba:	4798      	blx	r3
 800babc:	6923      	ldr	r3, [r4, #16]
 800babe:	3b01      	subs	r3, #1
 800bac0:	6123      	str	r3, [r4, #16]
 800bac2:	4545      	cmp	r5, r8
 800bac4:	d8f3      	bhi.n	800baae <_scanf_float+0x326>
 800bac6:	e6a5      	b.n	800b814 <_scanf_float+0x8c>
 800bac8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bacc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800bad0:	4632      	mov	r2, r6
 800bad2:	4638      	mov	r0, r7
 800bad4:	4798      	blx	r3
 800bad6:	6923      	ldr	r3, [r4, #16]
 800bad8:	3b01      	subs	r3, #1
 800bada:	6123      	str	r3, [r4, #16]
 800badc:	4545      	cmp	r5, r8
 800bade:	d8f3      	bhi.n	800bac8 <_scanf_float+0x340>
 800bae0:	e698      	b.n	800b814 <_scanf_float+0x8c>
 800bae2:	9b03      	ldr	r3, [sp, #12]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d0bf      	beq.n	800ba68 <_scanf_float+0x2e0>
 800bae8:	9904      	ldr	r1, [sp, #16]
 800baea:	230a      	movs	r3, #10
 800baec:	4632      	mov	r2, r6
 800baee:	3101      	adds	r1, #1
 800baf0:	4638      	mov	r0, r7
 800baf2:	f000 ff11 	bl	800c918 <_strtol_r>
 800baf6:	9b03      	ldr	r3, [sp, #12]
 800baf8:	9d04      	ldr	r5, [sp, #16]
 800bafa:	1ac2      	subs	r2, r0, r3
 800bafc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800bb00:	429d      	cmp	r5, r3
 800bb02:	bf28      	it	cs
 800bb04:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800bb08:	490f      	ldr	r1, [pc, #60]	; (800bb48 <_scanf_float+0x3c0>)
 800bb0a:	4628      	mov	r0, r5
 800bb0c:	f000 f834 	bl	800bb78 <siprintf>
 800bb10:	e7aa      	b.n	800ba68 <_scanf_float+0x2e0>
 800bb12:	f015 0504 	ands.w	r5, r5, #4
 800bb16:	d1b8      	bne.n	800ba8a <_scanf_float+0x302>
 800bb18:	681f      	ldr	r7, [r3, #0]
 800bb1a:	ee10 2a10 	vmov	r2, s0
 800bb1e:	464b      	mov	r3, r9
 800bb20:	ee10 0a10 	vmov	r0, s0
 800bb24:	4649      	mov	r1, r9
 800bb26:	f7f5 f811 	bl	8000b4c <__aeabi_dcmpun>
 800bb2a:	b128      	cbz	r0, 800bb38 <_scanf_float+0x3b0>
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	f000 f81d 	bl	800bb6c <nanf>
 800bb32:	ed87 0a00 	vstr	s0, [r7]
 800bb36:	e7ab      	b.n	800ba90 <_scanf_float+0x308>
 800bb38:	4640      	mov	r0, r8
 800bb3a:	4649      	mov	r1, r9
 800bb3c:	f7f5 f864 	bl	8000c08 <__aeabi_d2f>
 800bb40:	6038      	str	r0, [r7, #0]
 800bb42:	e7a5      	b.n	800ba90 <_scanf_float+0x308>
 800bb44:	2600      	movs	r6, #0
 800bb46:	e666      	b.n	800b816 <_scanf_float+0x8e>
 800bb48:	08011524 	.word	0x08011524

0800bb4c <_sbrk_r>:
 800bb4c:	b538      	push	{r3, r4, r5, lr}
 800bb4e:	4c06      	ldr	r4, [pc, #24]	; (800bb68 <_sbrk_r+0x1c>)
 800bb50:	2300      	movs	r3, #0
 800bb52:	4605      	mov	r5, r0
 800bb54:	4608      	mov	r0, r1
 800bb56:	6023      	str	r3, [r4, #0]
 800bb58:	f7f8 fa04 	bl	8003f64 <_sbrk>
 800bb5c:	1c43      	adds	r3, r0, #1
 800bb5e:	d102      	bne.n	800bb66 <_sbrk_r+0x1a>
 800bb60:	6823      	ldr	r3, [r4, #0]
 800bb62:	b103      	cbz	r3, 800bb66 <_sbrk_r+0x1a>
 800bb64:	602b      	str	r3, [r5, #0]
 800bb66:	bd38      	pop	{r3, r4, r5, pc}
 800bb68:	20006fe4 	.word	0x20006fe4

0800bb6c <nanf>:
 800bb6c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bb74 <nanf+0x8>
 800bb70:	4770      	bx	lr
 800bb72:	bf00      	nop
 800bb74:	7fc00000 	.word	0x7fc00000

0800bb78 <siprintf>:
 800bb78:	b40e      	push	{r1, r2, r3}
 800bb7a:	b500      	push	{lr}
 800bb7c:	b09c      	sub	sp, #112	; 0x70
 800bb7e:	ab1d      	add	r3, sp, #116	; 0x74
 800bb80:	9002      	str	r0, [sp, #8]
 800bb82:	9006      	str	r0, [sp, #24]
 800bb84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bb88:	4809      	ldr	r0, [pc, #36]	; (800bbb0 <siprintf+0x38>)
 800bb8a:	9107      	str	r1, [sp, #28]
 800bb8c:	9104      	str	r1, [sp, #16]
 800bb8e:	4909      	ldr	r1, [pc, #36]	; (800bbb4 <siprintf+0x3c>)
 800bb90:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb94:	9105      	str	r1, [sp, #20]
 800bb96:	6800      	ldr	r0, [r0, #0]
 800bb98:	9301      	str	r3, [sp, #4]
 800bb9a:	a902      	add	r1, sp, #8
 800bb9c:	f002 fcca 	bl	800e534 <_svfiprintf_r>
 800bba0:	9b02      	ldr	r3, [sp, #8]
 800bba2:	2200      	movs	r2, #0
 800bba4:	701a      	strb	r2, [r3, #0]
 800bba6:	b01c      	add	sp, #112	; 0x70
 800bba8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bbac:	b003      	add	sp, #12
 800bbae:	4770      	bx	lr
 800bbb0:	2000002c 	.word	0x2000002c
 800bbb4:	ffff0208 	.word	0xffff0208

0800bbb8 <strncmp>:
 800bbb8:	b510      	push	{r4, lr}
 800bbba:	b16a      	cbz	r2, 800bbd8 <strncmp+0x20>
 800bbbc:	3901      	subs	r1, #1
 800bbbe:	1884      	adds	r4, r0, r2
 800bbc0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bbc4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bbc8:	4293      	cmp	r3, r2
 800bbca:	d103      	bne.n	800bbd4 <strncmp+0x1c>
 800bbcc:	42a0      	cmp	r0, r4
 800bbce:	d001      	beq.n	800bbd4 <strncmp+0x1c>
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d1f5      	bne.n	800bbc0 <strncmp+0x8>
 800bbd4:	1a98      	subs	r0, r3, r2
 800bbd6:	bd10      	pop	{r4, pc}
 800bbd8:	4610      	mov	r0, r2
 800bbda:	e7fc      	b.n	800bbd6 <strncmp+0x1e>

0800bbdc <sulp>:
 800bbdc:	b570      	push	{r4, r5, r6, lr}
 800bbde:	4604      	mov	r4, r0
 800bbe0:	460d      	mov	r5, r1
 800bbe2:	ec45 4b10 	vmov	d0, r4, r5
 800bbe6:	4616      	mov	r6, r2
 800bbe8:	f002 fb08 	bl	800e1fc <__ulp>
 800bbec:	ec51 0b10 	vmov	r0, r1, d0
 800bbf0:	b17e      	cbz	r6, 800bc12 <sulp+0x36>
 800bbf2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bbf6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	dd09      	ble.n	800bc12 <sulp+0x36>
 800bbfe:	051b      	lsls	r3, r3, #20
 800bc00:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bc04:	2400      	movs	r4, #0
 800bc06:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bc0a:	4622      	mov	r2, r4
 800bc0c:	462b      	mov	r3, r5
 800bc0e:	f7f4 fd03 	bl	8000618 <__aeabi_dmul>
 800bc12:	bd70      	pop	{r4, r5, r6, pc}
 800bc14:	0000      	movs	r0, r0
	...

0800bc18 <_strtod_l>:
 800bc18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc1c:	461f      	mov	r7, r3
 800bc1e:	b0a1      	sub	sp, #132	; 0x84
 800bc20:	2300      	movs	r3, #0
 800bc22:	4681      	mov	r9, r0
 800bc24:	4638      	mov	r0, r7
 800bc26:	460e      	mov	r6, r1
 800bc28:	9217      	str	r2, [sp, #92]	; 0x5c
 800bc2a:	931c      	str	r3, [sp, #112]	; 0x70
 800bc2c:	f001 fff5 	bl	800dc1a <__localeconv_l>
 800bc30:	4680      	mov	r8, r0
 800bc32:	6800      	ldr	r0, [r0, #0]
 800bc34:	f7f4 fadc 	bl	80001f0 <strlen>
 800bc38:	f04f 0a00 	mov.w	sl, #0
 800bc3c:	4604      	mov	r4, r0
 800bc3e:	f04f 0b00 	mov.w	fp, #0
 800bc42:	961b      	str	r6, [sp, #108]	; 0x6c
 800bc44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc46:	781a      	ldrb	r2, [r3, #0]
 800bc48:	2a0d      	cmp	r2, #13
 800bc4a:	d832      	bhi.n	800bcb2 <_strtod_l+0x9a>
 800bc4c:	2a09      	cmp	r2, #9
 800bc4e:	d236      	bcs.n	800bcbe <_strtod_l+0xa6>
 800bc50:	2a00      	cmp	r2, #0
 800bc52:	d03e      	beq.n	800bcd2 <_strtod_l+0xba>
 800bc54:	2300      	movs	r3, #0
 800bc56:	930d      	str	r3, [sp, #52]	; 0x34
 800bc58:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800bc5a:	782b      	ldrb	r3, [r5, #0]
 800bc5c:	2b30      	cmp	r3, #48	; 0x30
 800bc5e:	f040 80ac 	bne.w	800bdba <_strtod_l+0x1a2>
 800bc62:	786b      	ldrb	r3, [r5, #1]
 800bc64:	2b58      	cmp	r3, #88	; 0x58
 800bc66:	d001      	beq.n	800bc6c <_strtod_l+0x54>
 800bc68:	2b78      	cmp	r3, #120	; 0x78
 800bc6a:	d167      	bne.n	800bd3c <_strtod_l+0x124>
 800bc6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc6e:	9301      	str	r3, [sp, #4]
 800bc70:	ab1c      	add	r3, sp, #112	; 0x70
 800bc72:	9300      	str	r3, [sp, #0]
 800bc74:	9702      	str	r7, [sp, #8]
 800bc76:	ab1d      	add	r3, sp, #116	; 0x74
 800bc78:	4a88      	ldr	r2, [pc, #544]	; (800be9c <_strtod_l+0x284>)
 800bc7a:	a91b      	add	r1, sp, #108	; 0x6c
 800bc7c:	4648      	mov	r0, r9
 800bc7e:	f001 fcf2 	bl	800d666 <__gethex>
 800bc82:	f010 0407 	ands.w	r4, r0, #7
 800bc86:	4606      	mov	r6, r0
 800bc88:	d005      	beq.n	800bc96 <_strtod_l+0x7e>
 800bc8a:	2c06      	cmp	r4, #6
 800bc8c:	d12b      	bne.n	800bce6 <_strtod_l+0xce>
 800bc8e:	3501      	adds	r5, #1
 800bc90:	2300      	movs	r3, #0
 800bc92:	951b      	str	r5, [sp, #108]	; 0x6c
 800bc94:	930d      	str	r3, [sp, #52]	; 0x34
 800bc96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	f040 859a 	bne.w	800c7d2 <_strtod_l+0xbba>
 800bc9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bca0:	b1e3      	cbz	r3, 800bcdc <_strtod_l+0xc4>
 800bca2:	4652      	mov	r2, sl
 800bca4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bca8:	ec43 2b10 	vmov	d0, r2, r3
 800bcac:	b021      	add	sp, #132	; 0x84
 800bcae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb2:	2a2b      	cmp	r2, #43	; 0x2b
 800bcb4:	d015      	beq.n	800bce2 <_strtod_l+0xca>
 800bcb6:	2a2d      	cmp	r2, #45	; 0x2d
 800bcb8:	d004      	beq.n	800bcc4 <_strtod_l+0xac>
 800bcba:	2a20      	cmp	r2, #32
 800bcbc:	d1ca      	bne.n	800bc54 <_strtod_l+0x3c>
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	931b      	str	r3, [sp, #108]	; 0x6c
 800bcc2:	e7bf      	b.n	800bc44 <_strtod_l+0x2c>
 800bcc4:	2201      	movs	r2, #1
 800bcc6:	920d      	str	r2, [sp, #52]	; 0x34
 800bcc8:	1c5a      	adds	r2, r3, #1
 800bcca:	921b      	str	r2, [sp, #108]	; 0x6c
 800bccc:	785b      	ldrb	r3, [r3, #1]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d1c2      	bne.n	800bc58 <_strtod_l+0x40>
 800bcd2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bcd4:	961b      	str	r6, [sp, #108]	; 0x6c
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	f040 8579 	bne.w	800c7ce <_strtod_l+0xbb6>
 800bcdc:	4652      	mov	r2, sl
 800bcde:	465b      	mov	r3, fp
 800bce0:	e7e2      	b.n	800bca8 <_strtod_l+0x90>
 800bce2:	2200      	movs	r2, #0
 800bce4:	e7ef      	b.n	800bcc6 <_strtod_l+0xae>
 800bce6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800bce8:	b13a      	cbz	r2, 800bcfa <_strtod_l+0xe2>
 800bcea:	2135      	movs	r1, #53	; 0x35
 800bcec:	a81e      	add	r0, sp, #120	; 0x78
 800bcee:	f002 fb7d 	bl	800e3ec <__copybits>
 800bcf2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bcf4:	4648      	mov	r0, r9
 800bcf6:	f001 ffe9 	bl	800dccc <_Bfree>
 800bcfa:	3c01      	subs	r4, #1
 800bcfc:	2c04      	cmp	r4, #4
 800bcfe:	d806      	bhi.n	800bd0e <_strtod_l+0xf6>
 800bd00:	e8df f004 	tbb	[pc, r4]
 800bd04:	1714030a 	.word	0x1714030a
 800bd08:	0a          	.byte	0x0a
 800bd09:	00          	.byte	0x00
 800bd0a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800bd0e:	0730      	lsls	r0, r6, #28
 800bd10:	d5c1      	bpl.n	800bc96 <_strtod_l+0x7e>
 800bd12:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800bd16:	e7be      	b.n	800bc96 <_strtod_l+0x7e>
 800bd18:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800bd1c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bd1e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bd22:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bd26:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bd2a:	e7f0      	b.n	800bd0e <_strtod_l+0xf6>
 800bd2c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800bea0 <_strtod_l+0x288>
 800bd30:	e7ed      	b.n	800bd0e <_strtod_l+0xf6>
 800bd32:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800bd36:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800bd3a:	e7e8      	b.n	800bd0e <_strtod_l+0xf6>
 800bd3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd3e:	1c5a      	adds	r2, r3, #1
 800bd40:	921b      	str	r2, [sp, #108]	; 0x6c
 800bd42:	785b      	ldrb	r3, [r3, #1]
 800bd44:	2b30      	cmp	r3, #48	; 0x30
 800bd46:	d0f9      	beq.n	800bd3c <_strtod_l+0x124>
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d0a4      	beq.n	800bc96 <_strtod_l+0x7e>
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	2500      	movs	r5, #0
 800bd50:	9306      	str	r3, [sp, #24]
 800bd52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd54:	9308      	str	r3, [sp, #32]
 800bd56:	9507      	str	r5, [sp, #28]
 800bd58:	9505      	str	r5, [sp, #20]
 800bd5a:	220a      	movs	r2, #10
 800bd5c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800bd5e:	7807      	ldrb	r7, [r0, #0]
 800bd60:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800bd64:	b2d9      	uxtb	r1, r3
 800bd66:	2909      	cmp	r1, #9
 800bd68:	d929      	bls.n	800bdbe <_strtod_l+0x1a6>
 800bd6a:	4622      	mov	r2, r4
 800bd6c:	f8d8 1000 	ldr.w	r1, [r8]
 800bd70:	f7ff ff22 	bl	800bbb8 <strncmp>
 800bd74:	2800      	cmp	r0, #0
 800bd76:	d031      	beq.n	800bddc <_strtod_l+0x1c4>
 800bd78:	2000      	movs	r0, #0
 800bd7a:	9c05      	ldr	r4, [sp, #20]
 800bd7c:	9004      	str	r0, [sp, #16]
 800bd7e:	463b      	mov	r3, r7
 800bd80:	4602      	mov	r2, r0
 800bd82:	2b65      	cmp	r3, #101	; 0x65
 800bd84:	d001      	beq.n	800bd8a <_strtod_l+0x172>
 800bd86:	2b45      	cmp	r3, #69	; 0x45
 800bd88:	d114      	bne.n	800bdb4 <_strtod_l+0x19c>
 800bd8a:	b924      	cbnz	r4, 800bd96 <_strtod_l+0x17e>
 800bd8c:	b910      	cbnz	r0, 800bd94 <_strtod_l+0x17c>
 800bd8e:	9b06      	ldr	r3, [sp, #24]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d09e      	beq.n	800bcd2 <_strtod_l+0xba>
 800bd94:	2400      	movs	r4, #0
 800bd96:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800bd98:	1c73      	adds	r3, r6, #1
 800bd9a:	931b      	str	r3, [sp, #108]	; 0x6c
 800bd9c:	7873      	ldrb	r3, [r6, #1]
 800bd9e:	2b2b      	cmp	r3, #43	; 0x2b
 800bda0:	d078      	beq.n	800be94 <_strtod_l+0x27c>
 800bda2:	2b2d      	cmp	r3, #45	; 0x2d
 800bda4:	d070      	beq.n	800be88 <_strtod_l+0x270>
 800bda6:	f04f 0c00 	mov.w	ip, #0
 800bdaa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800bdae:	2f09      	cmp	r7, #9
 800bdb0:	d97c      	bls.n	800beac <_strtod_l+0x294>
 800bdb2:	961b      	str	r6, [sp, #108]	; 0x6c
 800bdb4:	f04f 0e00 	mov.w	lr, #0
 800bdb8:	e09a      	b.n	800bef0 <_strtod_l+0x2d8>
 800bdba:	2300      	movs	r3, #0
 800bdbc:	e7c7      	b.n	800bd4e <_strtod_l+0x136>
 800bdbe:	9905      	ldr	r1, [sp, #20]
 800bdc0:	2908      	cmp	r1, #8
 800bdc2:	bfdd      	ittte	le
 800bdc4:	9907      	ldrle	r1, [sp, #28]
 800bdc6:	fb02 3301 	mlale	r3, r2, r1, r3
 800bdca:	9307      	strle	r3, [sp, #28]
 800bdcc:	fb02 3505 	mlagt	r5, r2, r5, r3
 800bdd0:	9b05      	ldr	r3, [sp, #20]
 800bdd2:	3001      	adds	r0, #1
 800bdd4:	3301      	adds	r3, #1
 800bdd6:	9305      	str	r3, [sp, #20]
 800bdd8:	901b      	str	r0, [sp, #108]	; 0x6c
 800bdda:	e7bf      	b.n	800bd5c <_strtod_l+0x144>
 800bddc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bdde:	191a      	adds	r2, r3, r4
 800bde0:	921b      	str	r2, [sp, #108]	; 0x6c
 800bde2:	9a05      	ldr	r2, [sp, #20]
 800bde4:	5d1b      	ldrb	r3, [r3, r4]
 800bde6:	2a00      	cmp	r2, #0
 800bde8:	d037      	beq.n	800be5a <_strtod_l+0x242>
 800bdea:	9c05      	ldr	r4, [sp, #20]
 800bdec:	4602      	mov	r2, r0
 800bdee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bdf2:	2909      	cmp	r1, #9
 800bdf4:	d913      	bls.n	800be1e <_strtod_l+0x206>
 800bdf6:	2101      	movs	r1, #1
 800bdf8:	9104      	str	r1, [sp, #16]
 800bdfa:	e7c2      	b.n	800bd82 <_strtod_l+0x16a>
 800bdfc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bdfe:	1c5a      	adds	r2, r3, #1
 800be00:	921b      	str	r2, [sp, #108]	; 0x6c
 800be02:	785b      	ldrb	r3, [r3, #1]
 800be04:	3001      	adds	r0, #1
 800be06:	2b30      	cmp	r3, #48	; 0x30
 800be08:	d0f8      	beq.n	800bdfc <_strtod_l+0x1e4>
 800be0a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800be0e:	2a08      	cmp	r2, #8
 800be10:	f200 84e4 	bhi.w	800c7dc <_strtod_l+0xbc4>
 800be14:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800be16:	9208      	str	r2, [sp, #32]
 800be18:	4602      	mov	r2, r0
 800be1a:	2000      	movs	r0, #0
 800be1c:	4604      	mov	r4, r0
 800be1e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800be22:	f100 0101 	add.w	r1, r0, #1
 800be26:	d012      	beq.n	800be4e <_strtod_l+0x236>
 800be28:	440a      	add	r2, r1
 800be2a:	eb00 0c04 	add.w	ip, r0, r4
 800be2e:	4621      	mov	r1, r4
 800be30:	270a      	movs	r7, #10
 800be32:	458c      	cmp	ip, r1
 800be34:	d113      	bne.n	800be5e <_strtod_l+0x246>
 800be36:	1821      	adds	r1, r4, r0
 800be38:	2908      	cmp	r1, #8
 800be3a:	f104 0401 	add.w	r4, r4, #1
 800be3e:	4404      	add	r4, r0
 800be40:	dc19      	bgt.n	800be76 <_strtod_l+0x25e>
 800be42:	9b07      	ldr	r3, [sp, #28]
 800be44:	210a      	movs	r1, #10
 800be46:	fb01 e303 	mla	r3, r1, r3, lr
 800be4a:	9307      	str	r3, [sp, #28]
 800be4c:	2100      	movs	r1, #0
 800be4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be50:	1c58      	adds	r0, r3, #1
 800be52:	901b      	str	r0, [sp, #108]	; 0x6c
 800be54:	785b      	ldrb	r3, [r3, #1]
 800be56:	4608      	mov	r0, r1
 800be58:	e7c9      	b.n	800bdee <_strtod_l+0x1d6>
 800be5a:	9805      	ldr	r0, [sp, #20]
 800be5c:	e7d3      	b.n	800be06 <_strtod_l+0x1ee>
 800be5e:	2908      	cmp	r1, #8
 800be60:	f101 0101 	add.w	r1, r1, #1
 800be64:	dc03      	bgt.n	800be6e <_strtod_l+0x256>
 800be66:	9b07      	ldr	r3, [sp, #28]
 800be68:	437b      	muls	r3, r7
 800be6a:	9307      	str	r3, [sp, #28]
 800be6c:	e7e1      	b.n	800be32 <_strtod_l+0x21a>
 800be6e:	2910      	cmp	r1, #16
 800be70:	bfd8      	it	le
 800be72:	437d      	mulle	r5, r7
 800be74:	e7dd      	b.n	800be32 <_strtod_l+0x21a>
 800be76:	2c10      	cmp	r4, #16
 800be78:	bfdc      	itt	le
 800be7a:	210a      	movle	r1, #10
 800be7c:	fb01 e505 	mlale	r5, r1, r5, lr
 800be80:	e7e4      	b.n	800be4c <_strtod_l+0x234>
 800be82:	2301      	movs	r3, #1
 800be84:	9304      	str	r3, [sp, #16]
 800be86:	e781      	b.n	800bd8c <_strtod_l+0x174>
 800be88:	f04f 0c01 	mov.w	ip, #1
 800be8c:	1cb3      	adds	r3, r6, #2
 800be8e:	931b      	str	r3, [sp, #108]	; 0x6c
 800be90:	78b3      	ldrb	r3, [r6, #2]
 800be92:	e78a      	b.n	800bdaa <_strtod_l+0x192>
 800be94:	f04f 0c00 	mov.w	ip, #0
 800be98:	e7f8      	b.n	800be8c <_strtod_l+0x274>
 800be9a:	bf00      	nop
 800be9c:	0801152c 	.word	0x0801152c
 800bea0:	7ff00000 	.word	0x7ff00000
 800bea4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bea6:	1c5f      	adds	r7, r3, #1
 800bea8:	971b      	str	r7, [sp, #108]	; 0x6c
 800beaa:	785b      	ldrb	r3, [r3, #1]
 800beac:	2b30      	cmp	r3, #48	; 0x30
 800beae:	d0f9      	beq.n	800bea4 <_strtod_l+0x28c>
 800beb0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800beb4:	2f08      	cmp	r7, #8
 800beb6:	f63f af7d 	bhi.w	800bdb4 <_strtod_l+0x19c>
 800beba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800bebe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bec0:	930a      	str	r3, [sp, #40]	; 0x28
 800bec2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bec4:	1c5f      	adds	r7, r3, #1
 800bec6:	971b      	str	r7, [sp, #108]	; 0x6c
 800bec8:	785b      	ldrb	r3, [r3, #1]
 800beca:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800bece:	f1b8 0f09 	cmp.w	r8, #9
 800bed2:	d937      	bls.n	800bf44 <_strtod_l+0x32c>
 800bed4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bed6:	1a7f      	subs	r7, r7, r1
 800bed8:	2f08      	cmp	r7, #8
 800beda:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800bede:	dc37      	bgt.n	800bf50 <_strtod_l+0x338>
 800bee0:	45be      	cmp	lr, r7
 800bee2:	bfa8      	it	ge
 800bee4:	46be      	movge	lr, r7
 800bee6:	f1bc 0f00 	cmp.w	ip, #0
 800beea:	d001      	beq.n	800bef0 <_strtod_l+0x2d8>
 800beec:	f1ce 0e00 	rsb	lr, lr, #0
 800bef0:	2c00      	cmp	r4, #0
 800bef2:	d151      	bne.n	800bf98 <_strtod_l+0x380>
 800bef4:	2800      	cmp	r0, #0
 800bef6:	f47f aece 	bne.w	800bc96 <_strtod_l+0x7e>
 800befa:	9a06      	ldr	r2, [sp, #24]
 800befc:	2a00      	cmp	r2, #0
 800befe:	f47f aeca 	bne.w	800bc96 <_strtod_l+0x7e>
 800bf02:	9a04      	ldr	r2, [sp, #16]
 800bf04:	2a00      	cmp	r2, #0
 800bf06:	f47f aee4 	bne.w	800bcd2 <_strtod_l+0xba>
 800bf0a:	2b4e      	cmp	r3, #78	; 0x4e
 800bf0c:	d027      	beq.n	800bf5e <_strtod_l+0x346>
 800bf0e:	dc21      	bgt.n	800bf54 <_strtod_l+0x33c>
 800bf10:	2b49      	cmp	r3, #73	; 0x49
 800bf12:	f47f aede 	bne.w	800bcd2 <_strtod_l+0xba>
 800bf16:	49a0      	ldr	r1, [pc, #640]	; (800c198 <_strtod_l+0x580>)
 800bf18:	a81b      	add	r0, sp, #108	; 0x6c
 800bf1a:	f001 fdd7 	bl	800dacc <__match>
 800bf1e:	2800      	cmp	r0, #0
 800bf20:	f43f aed7 	beq.w	800bcd2 <_strtod_l+0xba>
 800bf24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf26:	499d      	ldr	r1, [pc, #628]	; (800c19c <_strtod_l+0x584>)
 800bf28:	3b01      	subs	r3, #1
 800bf2a:	a81b      	add	r0, sp, #108	; 0x6c
 800bf2c:	931b      	str	r3, [sp, #108]	; 0x6c
 800bf2e:	f001 fdcd 	bl	800dacc <__match>
 800bf32:	b910      	cbnz	r0, 800bf3a <_strtod_l+0x322>
 800bf34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf36:	3301      	adds	r3, #1
 800bf38:	931b      	str	r3, [sp, #108]	; 0x6c
 800bf3a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800c1b0 <_strtod_l+0x598>
 800bf3e:	f04f 0a00 	mov.w	sl, #0
 800bf42:	e6a8      	b.n	800bc96 <_strtod_l+0x7e>
 800bf44:	210a      	movs	r1, #10
 800bf46:	fb01 3e0e 	mla	lr, r1, lr, r3
 800bf4a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800bf4e:	e7b8      	b.n	800bec2 <_strtod_l+0x2aa>
 800bf50:	46be      	mov	lr, r7
 800bf52:	e7c8      	b.n	800bee6 <_strtod_l+0x2ce>
 800bf54:	2b69      	cmp	r3, #105	; 0x69
 800bf56:	d0de      	beq.n	800bf16 <_strtod_l+0x2fe>
 800bf58:	2b6e      	cmp	r3, #110	; 0x6e
 800bf5a:	f47f aeba 	bne.w	800bcd2 <_strtod_l+0xba>
 800bf5e:	4990      	ldr	r1, [pc, #576]	; (800c1a0 <_strtod_l+0x588>)
 800bf60:	a81b      	add	r0, sp, #108	; 0x6c
 800bf62:	f001 fdb3 	bl	800dacc <__match>
 800bf66:	2800      	cmp	r0, #0
 800bf68:	f43f aeb3 	beq.w	800bcd2 <_strtod_l+0xba>
 800bf6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf6e:	781b      	ldrb	r3, [r3, #0]
 800bf70:	2b28      	cmp	r3, #40	; 0x28
 800bf72:	d10e      	bne.n	800bf92 <_strtod_l+0x37a>
 800bf74:	aa1e      	add	r2, sp, #120	; 0x78
 800bf76:	498b      	ldr	r1, [pc, #556]	; (800c1a4 <_strtod_l+0x58c>)
 800bf78:	a81b      	add	r0, sp, #108	; 0x6c
 800bf7a:	f001 fdbb 	bl	800daf4 <__hexnan>
 800bf7e:	2805      	cmp	r0, #5
 800bf80:	d107      	bne.n	800bf92 <_strtod_l+0x37a>
 800bf82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bf84:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800bf88:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800bf8c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800bf90:	e681      	b.n	800bc96 <_strtod_l+0x7e>
 800bf92:	f8df b224 	ldr.w	fp, [pc, #548]	; 800c1b8 <_strtod_l+0x5a0>
 800bf96:	e7d2      	b.n	800bf3e <_strtod_l+0x326>
 800bf98:	ebae 0302 	sub.w	r3, lr, r2
 800bf9c:	9306      	str	r3, [sp, #24]
 800bf9e:	9b05      	ldr	r3, [sp, #20]
 800bfa0:	9807      	ldr	r0, [sp, #28]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	bf08      	it	eq
 800bfa6:	4623      	moveq	r3, r4
 800bfa8:	2c10      	cmp	r4, #16
 800bfaa:	9305      	str	r3, [sp, #20]
 800bfac:	46a0      	mov	r8, r4
 800bfae:	bfa8      	it	ge
 800bfb0:	f04f 0810 	movge.w	r8, #16
 800bfb4:	f7f4 fab6 	bl	8000524 <__aeabi_ui2d>
 800bfb8:	2c09      	cmp	r4, #9
 800bfba:	4682      	mov	sl, r0
 800bfbc:	468b      	mov	fp, r1
 800bfbe:	dc13      	bgt.n	800bfe8 <_strtod_l+0x3d0>
 800bfc0:	9b06      	ldr	r3, [sp, #24]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	f43f ae67 	beq.w	800bc96 <_strtod_l+0x7e>
 800bfc8:	9b06      	ldr	r3, [sp, #24]
 800bfca:	dd7a      	ble.n	800c0c2 <_strtod_l+0x4aa>
 800bfcc:	2b16      	cmp	r3, #22
 800bfce:	dc61      	bgt.n	800c094 <_strtod_l+0x47c>
 800bfd0:	4a75      	ldr	r2, [pc, #468]	; (800c1a8 <_strtod_l+0x590>)
 800bfd2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800bfd6:	e9de 0100 	ldrd	r0, r1, [lr]
 800bfda:	4652      	mov	r2, sl
 800bfdc:	465b      	mov	r3, fp
 800bfde:	f7f4 fb1b 	bl	8000618 <__aeabi_dmul>
 800bfe2:	4682      	mov	sl, r0
 800bfe4:	468b      	mov	fp, r1
 800bfe6:	e656      	b.n	800bc96 <_strtod_l+0x7e>
 800bfe8:	4b6f      	ldr	r3, [pc, #444]	; (800c1a8 <_strtod_l+0x590>)
 800bfea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bfee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800bff2:	f7f4 fb11 	bl	8000618 <__aeabi_dmul>
 800bff6:	4606      	mov	r6, r0
 800bff8:	4628      	mov	r0, r5
 800bffa:	460f      	mov	r7, r1
 800bffc:	f7f4 fa92 	bl	8000524 <__aeabi_ui2d>
 800c000:	4602      	mov	r2, r0
 800c002:	460b      	mov	r3, r1
 800c004:	4630      	mov	r0, r6
 800c006:	4639      	mov	r1, r7
 800c008:	f7f4 f950 	bl	80002ac <__adddf3>
 800c00c:	2c0f      	cmp	r4, #15
 800c00e:	4682      	mov	sl, r0
 800c010:	468b      	mov	fp, r1
 800c012:	ddd5      	ble.n	800bfc0 <_strtod_l+0x3a8>
 800c014:	9b06      	ldr	r3, [sp, #24]
 800c016:	eba4 0808 	sub.w	r8, r4, r8
 800c01a:	4498      	add	r8, r3
 800c01c:	f1b8 0f00 	cmp.w	r8, #0
 800c020:	f340 8096 	ble.w	800c150 <_strtod_l+0x538>
 800c024:	f018 030f 	ands.w	r3, r8, #15
 800c028:	d00a      	beq.n	800c040 <_strtod_l+0x428>
 800c02a:	495f      	ldr	r1, [pc, #380]	; (800c1a8 <_strtod_l+0x590>)
 800c02c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c030:	4652      	mov	r2, sl
 800c032:	465b      	mov	r3, fp
 800c034:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c038:	f7f4 faee 	bl	8000618 <__aeabi_dmul>
 800c03c:	4682      	mov	sl, r0
 800c03e:	468b      	mov	fp, r1
 800c040:	f038 080f 	bics.w	r8, r8, #15
 800c044:	d073      	beq.n	800c12e <_strtod_l+0x516>
 800c046:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c04a:	dd47      	ble.n	800c0dc <_strtod_l+0x4c4>
 800c04c:	2400      	movs	r4, #0
 800c04e:	46a0      	mov	r8, r4
 800c050:	9407      	str	r4, [sp, #28]
 800c052:	9405      	str	r4, [sp, #20]
 800c054:	2322      	movs	r3, #34	; 0x22
 800c056:	f8df b158 	ldr.w	fp, [pc, #344]	; 800c1b0 <_strtod_l+0x598>
 800c05a:	f8c9 3000 	str.w	r3, [r9]
 800c05e:	f04f 0a00 	mov.w	sl, #0
 800c062:	9b07      	ldr	r3, [sp, #28]
 800c064:	2b00      	cmp	r3, #0
 800c066:	f43f ae16 	beq.w	800bc96 <_strtod_l+0x7e>
 800c06a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c06c:	4648      	mov	r0, r9
 800c06e:	f001 fe2d 	bl	800dccc <_Bfree>
 800c072:	9905      	ldr	r1, [sp, #20]
 800c074:	4648      	mov	r0, r9
 800c076:	f001 fe29 	bl	800dccc <_Bfree>
 800c07a:	4641      	mov	r1, r8
 800c07c:	4648      	mov	r0, r9
 800c07e:	f001 fe25 	bl	800dccc <_Bfree>
 800c082:	9907      	ldr	r1, [sp, #28]
 800c084:	4648      	mov	r0, r9
 800c086:	f001 fe21 	bl	800dccc <_Bfree>
 800c08a:	4621      	mov	r1, r4
 800c08c:	4648      	mov	r0, r9
 800c08e:	f001 fe1d 	bl	800dccc <_Bfree>
 800c092:	e600      	b.n	800bc96 <_strtod_l+0x7e>
 800c094:	9a06      	ldr	r2, [sp, #24]
 800c096:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800c09a:	4293      	cmp	r3, r2
 800c09c:	dbba      	blt.n	800c014 <_strtod_l+0x3fc>
 800c09e:	4d42      	ldr	r5, [pc, #264]	; (800c1a8 <_strtod_l+0x590>)
 800c0a0:	f1c4 040f 	rsb	r4, r4, #15
 800c0a4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800c0a8:	4652      	mov	r2, sl
 800c0aa:	465b      	mov	r3, fp
 800c0ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0b0:	f7f4 fab2 	bl	8000618 <__aeabi_dmul>
 800c0b4:	9b06      	ldr	r3, [sp, #24]
 800c0b6:	1b1c      	subs	r4, r3, r4
 800c0b8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800c0bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c0c0:	e78d      	b.n	800bfde <_strtod_l+0x3c6>
 800c0c2:	f113 0f16 	cmn.w	r3, #22
 800c0c6:	dba5      	blt.n	800c014 <_strtod_l+0x3fc>
 800c0c8:	4a37      	ldr	r2, [pc, #220]	; (800c1a8 <_strtod_l+0x590>)
 800c0ca:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800c0ce:	e9d2 2300 	ldrd	r2, r3, [r2]
 800c0d2:	4650      	mov	r0, sl
 800c0d4:	4659      	mov	r1, fp
 800c0d6:	f7f4 fbc9 	bl	800086c <__aeabi_ddiv>
 800c0da:	e782      	b.n	800bfe2 <_strtod_l+0x3ca>
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4e33      	ldr	r6, [pc, #204]	; (800c1ac <_strtod_l+0x594>)
 800c0e0:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c0e4:	4650      	mov	r0, sl
 800c0e6:	4659      	mov	r1, fp
 800c0e8:	461d      	mov	r5, r3
 800c0ea:	f1b8 0f01 	cmp.w	r8, #1
 800c0ee:	dc21      	bgt.n	800c134 <_strtod_l+0x51c>
 800c0f0:	b10b      	cbz	r3, 800c0f6 <_strtod_l+0x4de>
 800c0f2:	4682      	mov	sl, r0
 800c0f4:	468b      	mov	fp, r1
 800c0f6:	4b2d      	ldr	r3, [pc, #180]	; (800c1ac <_strtod_l+0x594>)
 800c0f8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c0fc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c100:	4652      	mov	r2, sl
 800c102:	465b      	mov	r3, fp
 800c104:	e9d5 0100 	ldrd	r0, r1, [r5]
 800c108:	f7f4 fa86 	bl	8000618 <__aeabi_dmul>
 800c10c:	4b28      	ldr	r3, [pc, #160]	; (800c1b0 <_strtod_l+0x598>)
 800c10e:	460a      	mov	r2, r1
 800c110:	400b      	ands	r3, r1
 800c112:	4928      	ldr	r1, [pc, #160]	; (800c1b4 <_strtod_l+0x59c>)
 800c114:	428b      	cmp	r3, r1
 800c116:	4682      	mov	sl, r0
 800c118:	d898      	bhi.n	800c04c <_strtod_l+0x434>
 800c11a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c11e:	428b      	cmp	r3, r1
 800c120:	bf86      	itte	hi
 800c122:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800c1bc <_strtod_l+0x5a4>
 800c126:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800c12a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c12e:	2300      	movs	r3, #0
 800c130:	9304      	str	r3, [sp, #16]
 800c132:	e077      	b.n	800c224 <_strtod_l+0x60c>
 800c134:	f018 0f01 	tst.w	r8, #1
 800c138:	d006      	beq.n	800c148 <_strtod_l+0x530>
 800c13a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800c13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c142:	f7f4 fa69 	bl	8000618 <__aeabi_dmul>
 800c146:	2301      	movs	r3, #1
 800c148:	3501      	adds	r5, #1
 800c14a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c14e:	e7cc      	b.n	800c0ea <_strtod_l+0x4d2>
 800c150:	d0ed      	beq.n	800c12e <_strtod_l+0x516>
 800c152:	f1c8 0800 	rsb	r8, r8, #0
 800c156:	f018 020f 	ands.w	r2, r8, #15
 800c15a:	d00a      	beq.n	800c172 <_strtod_l+0x55a>
 800c15c:	4b12      	ldr	r3, [pc, #72]	; (800c1a8 <_strtod_l+0x590>)
 800c15e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c162:	4650      	mov	r0, sl
 800c164:	4659      	mov	r1, fp
 800c166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16a:	f7f4 fb7f 	bl	800086c <__aeabi_ddiv>
 800c16e:	4682      	mov	sl, r0
 800c170:	468b      	mov	fp, r1
 800c172:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c176:	d0da      	beq.n	800c12e <_strtod_l+0x516>
 800c178:	f1b8 0f1f 	cmp.w	r8, #31
 800c17c:	dd20      	ble.n	800c1c0 <_strtod_l+0x5a8>
 800c17e:	2400      	movs	r4, #0
 800c180:	46a0      	mov	r8, r4
 800c182:	9407      	str	r4, [sp, #28]
 800c184:	9405      	str	r4, [sp, #20]
 800c186:	2322      	movs	r3, #34	; 0x22
 800c188:	f04f 0a00 	mov.w	sl, #0
 800c18c:	f04f 0b00 	mov.w	fp, #0
 800c190:	f8c9 3000 	str.w	r3, [r9]
 800c194:	e765      	b.n	800c062 <_strtod_l+0x44a>
 800c196:	bf00      	nop
 800c198:	080114f5 	.word	0x080114f5
 800c19c:	08011583 	.word	0x08011583
 800c1a0:	080114fd 	.word	0x080114fd
 800c1a4:	08011540 	.word	0x08011540
 800c1a8:	080115c0 	.word	0x080115c0
 800c1ac:	08011598 	.word	0x08011598
 800c1b0:	7ff00000 	.word	0x7ff00000
 800c1b4:	7ca00000 	.word	0x7ca00000
 800c1b8:	fff80000 	.word	0xfff80000
 800c1bc:	7fefffff 	.word	0x7fefffff
 800c1c0:	f018 0310 	ands.w	r3, r8, #16
 800c1c4:	bf18      	it	ne
 800c1c6:	236a      	movne	r3, #106	; 0x6a
 800c1c8:	4da0      	ldr	r5, [pc, #640]	; (800c44c <_strtod_l+0x834>)
 800c1ca:	9304      	str	r3, [sp, #16]
 800c1cc:	4650      	mov	r0, sl
 800c1ce:	4659      	mov	r1, fp
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	f1b8 0f00 	cmp.w	r8, #0
 800c1d6:	f300 810a 	bgt.w	800c3ee <_strtod_l+0x7d6>
 800c1da:	b10b      	cbz	r3, 800c1e0 <_strtod_l+0x5c8>
 800c1dc:	4682      	mov	sl, r0
 800c1de:	468b      	mov	fp, r1
 800c1e0:	9b04      	ldr	r3, [sp, #16]
 800c1e2:	b1bb      	cbz	r3, 800c214 <_strtod_l+0x5fc>
 800c1e4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800c1e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	4659      	mov	r1, fp
 800c1f0:	dd10      	ble.n	800c214 <_strtod_l+0x5fc>
 800c1f2:	2b1f      	cmp	r3, #31
 800c1f4:	f340 8107 	ble.w	800c406 <_strtod_l+0x7ee>
 800c1f8:	2b34      	cmp	r3, #52	; 0x34
 800c1fa:	bfde      	ittt	le
 800c1fc:	3b20      	suble	r3, #32
 800c1fe:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800c202:	fa02 f303 	lslle.w	r3, r2, r3
 800c206:	f04f 0a00 	mov.w	sl, #0
 800c20a:	bfcc      	ite	gt
 800c20c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c210:	ea03 0b01 	andle.w	fp, r3, r1
 800c214:	2200      	movs	r2, #0
 800c216:	2300      	movs	r3, #0
 800c218:	4650      	mov	r0, sl
 800c21a:	4659      	mov	r1, fp
 800c21c:	f7f4 fc64 	bl	8000ae8 <__aeabi_dcmpeq>
 800c220:	2800      	cmp	r0, #0
 800c222:	d1ac      	bne.n	800c17e <_strtod_l+0x566>
 800c224:	9b07      	ldr	r3, [sp, #28]
 800c226:	9300      	str	r3, [sp, #0]
 800c228:	9a05      	ldr	r2, [sp, #20]
 800c22a:	9908      	ldr	r1, [sp, #32]
 800c22c:	4623      	mov	r3, r4
 800c22e:	4648      	mov	r0, r9
 800c230:	f001 fd9e 	bl	800dd70 <__s2b>
 800c234:	9007      	str	r0, [sp, #28]
 800c236:	2800      	cmp	r0, #0
 800c238:	f43f af08 	beq.w	800c04c <_strtod_l+0x434>
 800c23c:	9a06      	ldr	r2, [sp, #24]
 800c23e:	9b06      	ldr	r3, [sp, #24]
 800c240:	2a00      	cmp	r2, #0
 800c242:	f1c3 0300 	rsb	r3, r3, #0
 800c246:	bfa8      	it	ge
 800c248:	2300      	movge	r3, #0
 800c24a:	930e      	str	r3, [sp, #56]	; 0x38
 800c24c:	2400      	movs	r4, #0
 800c24e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c252:	9316      	str	r3, [sp, #88]	; 0x58
 800c254:	46a0      	mov	r8, r4
 800c256:	9b07      	ldr	r3, [sp, #28]
 800c258:	4648      	mov	r0, r9
 800c25a:	6859      	ldr	r1, [r3, #4]
 800c25c:	f001 fd02 	bl	800dc64 <_Balloc>
 800c260:	9005      	str	r0, [sp, #20]
 800c262:	2800      	cmp	r0, #0
 800c264:	f43f aef6 	beq.w	800c054 <_strtod_l+0x43c>
 800c268:	9b07      	ldr	r3, [sp, #28]
 800c26a:	691a      	ldr	r2, [r3, #16]
 800c26c:	3202      	adds	r2, #2
 800c26e:	f103 010c 	add.w	r1, r3, #12
 800c272:	0092      	lsls	r2, r2, #2
 800c274:	300c      	adds	r0, #12
 800c276:	f7fe fd57 	bl	800ad28 <memcpy>
 800c27a:	aa1e      	add	r2, sp, #120	; 0x78
 800c27c:	a91d      	add	r1, sp, #116	; 0x74
 800c27e:	ec4b ab10 	vmov	d0, sl, fp
 800c282:	4648      	mov	r0, r9
 800c284:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800c288:	f002 f82e 	bl	800e2e8 <__d2b>
 800c28c:	901c      	str	r0, [sp, #112]	; 0x70
 800c28e:	2800      	cmp	r0, #0
 800c290:	f43f aee0 	beq.w	800c054 <_strtod_l+0x43c>
 800c294:	2101      	movs	r1, #1
 800c296:	4648      	mov	r0, r9
 800c298:	f001 fdf6 	bl	800de88 <__i2b>
 800c29c:	4680      	mov	r8, r0
 800c29e:	2800      	cmp	r0, #0
 800c2a0:	f43f aed8 	beq.w	800c054 <_strtod_l+0x43c>
 800c2a4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800c2a6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c2a8:	2e00      	cmp	r6, #0
 800c2aa:	bfab      	itete	ge
 800c2ac:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800c2ae:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800c2b0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800c2b2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800c2b4:	bfac      	ite	ge
 800c2b6:	18f7      	addge	r7, r6, r3
 800c2b8:	1b9d      	sublt	r5, r3, r6
 800c2ba:	9b04      	ldr	r3, [sp, #16]
 800c2bc:	1af6      	subs	r6, r6, r3
 800c2be:	4416      	add	r6, r2
 800c2c0:	4b63      	ldr	r3, [pc, #396]	; (800c450 <_strtod_l+0x838>)
 800c2c2:	3e01      	subs	r6, #1
 800c2c4:	429e      	cmp	r6, r3
 800c2c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c2ca:	f280 80af 	bge.w	800c42c <_strtod_l+0x814>
 800c2ce:	1b9b      	subs	r3, r3, r6
 800c2d0:	2b1f      	cmp	r3, #31
 800c2d2:	eba2 0203 	sub.w	r2, r2, r3
 800c2d6:	f04f 0101 	mov.w	r1, #1
 800c2da:	f300 809b 	bgt.w	800c414 <_strtod_l+0x7fc>
 800c2de:	fa01 f303 	lsl.w	r3, r1, r3
 800c2e2:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	930a      	str	r3, [sp, #40]	; 0x28
 800c2e8:	18be      	adds	r6, r7, r2
 800c2ea:	9b04      	ldr	r3, [sp, #16]
 800c2ec:	42b7      	cmp	r7, r6
 800c2ee:	4415      	add	r5, r2
 800c2f0:	441d      	add	r5, r3
 800c2f2:	463b      	mov	r3, r7
 800c2f4:	bfa8      	it	ge
 800c2f6:	4633      	movge	r3, r6
 800c2f8:	42ab      	cmp	r3, r5
 800c2fa:	bfa8      	it	ge
 800c2fc:	462b      	movge	r3, r5
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	bfc2      	ittt	gt
 800c302:	1af6      	subgt	r6, r6, r3
 800c304:	1aed      	subgt	r5, r5, r3
 800c306:	1aff      	subgt	r7, r7, r3
 800c308:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c30a:	b1bb      	cbz	r3, 800c33c <_strtod_l+0x724>
 800c30c:	4641      	mov	r1, r8
 800c30e:	461a      	mov	r2, r3
 800c310:	4648      	mov	r0, r9
 800c312:	f001 fe59 	bl	800dfc8 <__pow5mult>
 800c316:	4680      	mov	r8, r0
 800c318:	2800      	cmp	r0, #0
 800c31a:	f43f ae9b 	beq.w	800c054 <_strtod_l+0x43c>
 800c31e:	4601      	mov	r1, r0
 800c320:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c322:	4648      	mov	r0, r9
 800c324:	f001 fdb9 	bl	800de9a <__multiply>
 800c328:	900c      	str	r0, [sp, #48]	; 0x30
 800c32a:	2800      	cmp	r0, #0
 800c32c:	f43f ae92 	beq.w	800c054 <_strtod_l+0x43c>
 800c330:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c332:	4648      	mov	r0, r9
 800c334:	f001 fcca 	bl	800dccc <_Bfree>
 800c338:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c33a:	931c      	str	r3, [sp, #112]	; 0x70
 800c33c:	2e00      	cmp	r6, #0
 800c33e:	dc7a      	bgt.n	800c436 <_strtod_l+0x81e>
 800c340:	9b06      	ldr	r3, [sp, #24]
 800c342:	2b00      	cmp	r3, #0
 800c344:	dd08      	ble.n	800c358 <_strtod_l+0x740>
 800c346:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c348:	9905      	ldr	r1, [sp, #20]
 800c34a:	4648      	mov	r0, r9
 800c34c:	f001 fe3c 	bl	800dfc8 <__pow5mult>
 800c350:	9005      	str	r0, [sp, #20]
 800c352:	2800      	cmp	r0, #0
 800c354:	f43f ae7e 	beq.w	800c054 <_strtod_l+0x43c>
 800c358:	2d00      	cmp	r5, #0
 800c35a:	dd08      	ble.n	800c36e <_strtod_l+0x756>
 800c35c:	462a      	mov	r2, r5
 800c35e:	9905      	ldr	r1, [sp, #20]
 800c360:	4648      	mov	r0, r9
 800c362:	f001 fe7f 	bl	800e064 <__lshift>
 800c366:	9005      	str	r0, [sp, #20]
 800c368:	2800      	cmp	r0, #0
 800c36a:	f43f ae73 	beq.w	800c054 <_strtod_l+0x43c>
 800c36e:	2f00      	cmp	r7, #0
 800c370:	dd08      	ble.n	800c384 <_strtod_l+0x76c>
 800c372:	4641      	mov	r1, r8
 800c374:	463a      	mov	r2, r7
 800c376:	4648      	mov	r0, r9
 800c378:	f001 fe74 	bl	800e064 <__lshift>
 800c37c:	4680      	mov	r8, r0
 800c37e:	2800      	cmp	r0, #0
 800c380:	f43f ae68 	beq.w	800c054 <_strtod_l+0x43c>
 800c384:	9a05      	ldr	r2, [sp, #20]
 800c386:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c388:	4648      	mov	r0, r9
 800c38a:	f001 fed9 	bl	800e140 <__mdiff>
 800c38e:	4604      	mov	r4, r0
 800c390:	2800      	cmp	r0, #0
 800c392:	f43f ae5f 	beq.w	800c054 <_strtod_l+0x43c>
 800c396:	68c3      	ldr	r3, [r0, #12]
 800c398:	930c      	str	r3, [sp, #48]	; 0x30
 800c39a:	2300      	movs	r3, #0
 800c39c:	60c3      	str	r3, [r0, #12]
 800c39e:	4641      	mov	r1, r8
 800c3a0:	f001 feb4 	bl	800e10c <__mcmp>
 800c3a4:	2800      	cmp	r0, #0
 800c3a6:	da55      	bge.n	800c454 <_strtod_l+0x83c>
 800c3a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3aa:	b9e3      	cbnz	r3, 800c3e6 <_strtod_l+0x7ce>
 800c3ac:	f1ba 0f00 	cmp.w	sl, #0
 800c3b0:	d119      	bne.n	800c3e6 <_strtod_l+0x7ce>
 800c3b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c3b6:	b9b3      	cbnz	r3, 800c3e6 <_strtod_l+0x7ce>
 800c3b8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c3bc:	0d1b      	lsrs	r3, r3, #20
 800c3be:	051b      	lsls	r3, r3, #20
 800c3c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c3c4:	d90f      	bls.n	800c3e6 <_strtod_l+0x7ce>
 800c3c6:	6963      	ldr	r3, [r4, #20]
 800c3c8:	b913      	cbnz	r3, 800c3d0 <_strtod_l+0x7b8>
 800c3ca:	6923      	ldr	r3, [r4, #16]
 800c3cc:	2b01      	cmp	r3, #1
 800c3ce:	dd0a      	ble.n	800c3e6 <_strtod_l+0x7ce>
 800c3d0:	4621      	mov	r1, r4
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	4648      	mov	r0, r9
 800c3d6:	f001 fe45 	bl	800e064 <__lshift>
 800c3da:	4641      	mov	r1, r8
 800c3dc:	4604      	mov	r4, r0
 800c3de:	f001 fe95 	bl	800e10c <__mcmp>
 800c3e2:	2800      	cmp	r0, #0
 800c3e4:	dc67      	bgt.n	800c4b6 <_strtod_l+0x89e>
 800c3e6:	9b04      	ldr	r3, [sp, #16]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d171      	bne.n	800c4d0 <_strtod_l+0x8b8>
 800c3ec:	e63d      	b.n	800c06a <_strtod_l+0x452>
 800c3ee:	f018 0f01 	tst.w	r8, #1
 800c3f2:	d004      	beq.n	800c3fe <_strtod_l+0x7e6>
 800c3f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c3f8:	f7f4 f90e 	bl	8000618 <__aeabi_dmul>
 800c3fc:	2301      	movs	r3, #1
 800c3fe:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c402:	3508      	adds	r5, #8
 800c404:	e6e5      	b.n	800c1d2 <_strtod_l+0x5ba>
 800c406:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c40a:	fa02 f303 	lsl.w	r3, r2, r3
 800c40e:	ea03 0a0a 	and.w	sl, r3, sl
 800c412:	e6ff      	b.n	800c214 <_strtod_l+0x5fc>
 800c414:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c418:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c41c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c420:	36e2      	adds	r6, #226	; 0xe2
 800c422:	fa01 f306 	lsl.w	r3, r1, r6
 800c426:	930a      	str	r3, [sp, #40]	; 0x28
 800c428:	910f      	str	r1, [sp, #60]	; 0x3c
 800c42a:	e75d      	b.n	800c2e8 <_strtod_l+0x6d0>
 800c42c:	2300      	movs	r3, #0
 800c42e:	930a      	str	r3, [sp, #40]	; 0x28
 800c430:	2301      	movs	r3, #1
 800c432:	930f      	str	r3, [sp, #60]	; 0x3c
 800c434:	e758      	b.n	800c2e8 <_strtod_l+0x6d0>
 800c436:	4632      	mov	r2, r6
 800c438:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c43a:	4648      	mov	r0, r9
 800c43c:	f001 fe12 	bl	800e064 <__lshift>
 800c440:	901c      	str	r0, [sp, #112]	; 0x70
 800c442:	2800      	cmp	r0, #0
 800c444:	f47f af7c 	bne.w	800c340 <_strtod_l+0x728>
 800c448:	e604      	b.n	800c054 <_strtod_l+0x43c>
 800c44a:	bf00      	nop
 800c44c:	08011558 	.word	0x08011558
 800c450:	fffffc02 	.word	0xfffffc02
 800c454:	465d      	mov	r5, fp
 800c456:	f040 8086 	bne.w	800c566 <_strtod_l+0x94e>
 800c45a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c45c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c460:	b32a      	cbz	r2, 800c4ae <_strtod_l+0x896>
 800c462:	4aaf      	ldr	r2, [pc, #700]	; (800c720 <_strtod_l+0xb08>)
 800c464:	4293      	cmp	r3, r2
 800c466:	d153      	bne.n	800c510 <_strtod_l+0x8f8>
 800c468:	9b04      	ldr	r3, [sp, #16]
 800c46a:	4650      	mov	r0, sl
 800c46c:	b1d3      	cbz	r3, 800c4a4 <_strtod_l+0x88c>
 800c46e:	4aad      	ldr	r2, [pc, #692]	; (800c724 <_strtod_l+0xb0c>)
 800c470:	402a      	ands	r2, r5
 800c472:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800c476:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c47a:	d816      	bhi.n	800c4aa <_strtod_l+0x892>
 800c47c:	0d12      	lsrs	r2, r2, #20
 800c47e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c482:	fa01 f303 	lsl.w	r3, r1, r3
 800c486:	4298      	cmp	r0, r3
 800c488:	d142      	bne.n	800c510 <_strtod_l+0x8f8>
 800c48a:	4ba7      	ldr	r3, [pc, #668]	; (800c728 <_strtod_l+0xb10>)
 800c48c:	429d      	cmp	r5, r3
 800c48e:	d102      	bne.n	800c496 <_strtod_l+0x87e>
 800c490:	3001      	adds	r0, #1
 800c492:	f43f addf 	beq.w	800c054 <_strtod_l+0x43c>
 800c496:	4ba3      	ldr	r3, [pc, #652]	; (800c724 <_strtod_l+0xb0c>)
 800c498:	402b      	ands	r3, r5
 800c49a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c49e:	f04f 0a00 	mov.w	sl, #0
 800c4a2:	e7a0      	b.n	800c3e6 <_strtod_l+0x7ce>
 800c4a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c4a8:	e7ed      	b.n	800c486 <_strtod_l+0x86e>
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	e7eb      	b.n	800c486 <_strtod_l+0x86e>
 800c4ae:	bb7b      	cbnz	r3, 800c510 <_strtod_l+0x8f8>
 800c4b0:	f1ba 0f00 	cmp.w	sl, #0
 800c4b4:	d12c      	bne.n	800c510 <_strtod_l+0x8f8>
 800c4b6:	9904      	ldr	r1, [sp, #16]
 800c4b8:	4a9a      	ldr	r2, [pc, #616]	; (800c724 <_strtod_l+0xb0c>)
 800c4ba:	465b      	mov	r3, fp
 800c4bc:	b1f1      	cbz	r1, 800c4fc <_strtod_l+0x8e4>
 800c4be:	ea02 010b 	and.w	r1, r2, fp
 800c4c2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c4c6:	dc19      	bgt.n	800c4fc <_strtod_l+0x8e4>
 800c4c8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c4cc:	f77f ae5b 	ble.w	800c186 <_strtod_l+0x56e>
 800c4d0:	4a96      	ldr	r2, [pc, #600]	; (800c72c <_strtod_l+0xb14>)
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800c4d8:	4650      	mov	r0, sl
 800c4da:	4659      	mov	r1, fp
 800c4dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c4e0:	f7f4 f89a 	bl	8000618 <__aeabi_dmul>
 800c4e4:	4682      	mov	sl, r0
 800c4e6:	468b      	mov	fp, r1
 800c4e8:	2900      	cmp	r1, #0
 800c4ea:	f47f adbe 	bne.w	800c06a <_strtod_l+0x452>
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	f47f adbb 	bne.w	800c06a <_strtod_l+0x452>
 800c4f4:	2322      	movs	r3, #34	; 0x22
 800c4f6:	f8c9 3000 	str.w	r3, [r9]
 800c4fa:	e5b6      	b.n	800c06a <_strtod_l+0x452>
 800c4fc:	4013      	ands	r3, r2
 800c4fe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c502:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c506:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c50a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c50e:	e76a      	b.n	800c3e6 <_strtod_l+0x7ce>
 800c510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c512:	b193      	cbz	r3, 800c53a <_strtod_l+0x922>
 800c514:	422b      	tst	r3, r5
 800c516:	f43f af66 	beq.w	800c3e6 <_strtod_l+0x7ce>
 800c51a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c51c:	9a04      	ldr	r2, [sp, #16]
 800c51e:	4650      	mov	r0, sl
 800c520:	4659      	mov	r1, fp
 800c522:	b173      	cbz	r3, 800c542 <_strtod_l+0x92a>
 800c524:	f7ff fb5a 	bl	800bbdc <sulp>
 800c528:	4602      	mov	r2, r0
 800c52a:	460b      	mov	r3, r1
 800c52c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c530:	f7f3 febc 	bl	80002ac <__adddf3>
 800c534:	4682      	mov	sl, r0
 800c536:	468b      	mov	fp, r1
 800c538:	e755      	b.n	800c3e6 <_strtod_l+0x7ce>
 800c53a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c53c:	ea13 0f0a 	tst.w	r3, sl
 800c540:	e7e9      	b.n	800c516 <_strtod_l+0x8fe>
 800c542:	f7ff fb4b 	bl	800bbdc <sulp>
 800c546:	4602      	mov	r2, r0
 800c548:	460b      	mov	r3, r1
 800c54a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c54e:	f7f3 feab 	bl	80002a8 <__aeabi_dsub>
 800c552:	2200      	movs	r2, #0
 800c554:	2300      	movs	r3, #0
 800c556:	4682      	mov	sl, r0
 800c558:	468b      	mov	fp, r1
 800c55a:	f7f4 fac5 	bl	8000ae8 <__aeabi_dcmpeq>
 800c55e:	2800      	cmp	r0, #0
 800c560:	f47f ae11 	bne.w	800c186 <_strtod_l+0x56e>
 800c564:	e73f      	b.n	800c3e6 <_strtod_l+0x7ce>
 800c566:	4641      	mov	r1, r8
 800c568:	4620      	mov	r0, r4
 800c56a:	f001 ff0c 	bl	800e386 <__ratio>
 800c56e:	ec57 6b10 	vmov	r6, r7, d0
 800c572:	2200      	movs	r2, #0
 800c574:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c578:	ee10 0a10 	vmov	r0, s0
 800c57c:	4639      	mov	r1, r7
 800c57e:	f7f4 fac7 	bl	8000b10 <__aeabi_dcmple>
 800c582:	2800      	cmp	r0, #0
 800c584:	d077      	beq.n	800c676 <_strtod_l+0xa5e>
 800c586:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d04a      	beq.n	800c622 <_strtod_l+0xa0a>
 800c58c:	4b68      	ldr	r3, [pc, #416]	; (800c730 <_strtod_l+0xb18>)
 800c58e:	2200      	movs	r2, #0
 800c590:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c594:	4f66      	ldr	r7, [pc, #408]	; (800c730 <_strtod_l+0xb18>)
 800c596:	2600      	movs	r6, #0
 800c598:	4b62      	ldr	r3, [pc, #392]	; (800c724 <_strtod_l+0xb0c>)
 800c59a:	402b      	ands	r3, r5
 800c59c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c59e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c5a0:	4b64      	ldr	r3, [pc, #400]	; (800c734 <_strtod_l+0xb1c>)
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	f040 80ce 	bne.w	800c744 <_strtod_l+0xb2c>
 800c5a8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c5ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c5b0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800c5b4:	ec4b ab10 	vmov	d0, sl, fp
 800c5b8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c5bc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c5c0:	f001 fe1c 	bl	800e1fc <__ulp>
 800c5c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c5c8:	ec53 2b10 	vmov	r2, r3, d0
 800c5cc:	f7f4 f824 	bl	8000618 <__aeabi_dmul>
 800c5d0:	4652      	mov	r2, sl
 800c5d2:	465b      	mov	r3, fp
 800c5d4:	f7f3 fe6a 	bl	80002ac <__adddf3>
 800c5d8:	460b      	mov	r3, r1
 800c5da:	4952      	ldr	r1, [pc, #328]	; (800c724 <_strtod_l+0xb0c>)
 800c5dc:	4a56      	ldr	r2, [pc, #344]	; (800c738 <_strtod_l+0xb20>)
 800c5de:	4019      	ands	r1, r3
 800c5e0:	4291      	cmp	r1, r2
 800c5e2:	4682      	mov	sl, r0
 800c5e4:	d95b      	bls.n	800c69e <_strtod_l+0xa86>
 800c5e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5e8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d103      	bne.n	800c5f8 <_strtod_l+0x9e0>
 800c5f0:	9b08      	ldr	r3, [sp, #32]
 800c5f2:	3301      	adds	r3, #1
 800c5f4:	f43f ad2e 	beq.w	800c054 <_strtod_l+0x43c>
 800c5f8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800c728 <_strtod_l+0xb10>
 800c5fc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c600:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c602:	4648      	mov	r0, r9
 800c604:	f001 fb62 	bl	800dccc <_Bfree>
 800c608:	9905      	ldr	r1, [sp, #20]
 800c60a:	4648      	mov	r0, r9
 800c60c:	f001 fb5e 	bl	800dccc <_Bfree>
 800c610:	4641      	mov	r1, r8
 800c612:	4648      	mov	r0, r9
 800c614:	f001 fb5a 	bl	800dccc <_Bfree>
 800c618:	4621      	mov	r1, r4
 800c61a:	4648      	mov	r0, r9
 800c61c:	f001 fb56 	bl	800dccc <_Bfree>
 800c620:	e619      	b.n	800c256 <_strtod_l+0x63e>
 800c622:	f1ba 0f00 	cmp.w	sl, #0
 800c626:	d11a      	bne.n	800c65e <_strtod_l+0xa46>
 800c628:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c62c:	b9eb      	cbnz	r3, 800c66a <_strtod_l+0xa52>
 800c62e:	2200      	movs	r2, #0
 800c630:	4b3f      	ldr	r3, [pc, #252]	; (800c730 <_strtod_l+0xb18>)
 800c632:	4630      	mov	r0, r6
 800c634:	4639      	mov	r1, r7
 800c636:	f7f4 fa61 	bl	8000afc <__aeabi_dcmplt>
 800c63a:	b9c8      	cbnz	r0, 800c670 <_strtod_l+0xa58>
 800c63c:	4630      	mov	r0, r6
 800c63e:	4639      	mov	r1, r7
 800c640:	2200      	movs	r2, #0
 800c642:	4b3e      	ldr	r3, [pc, #248]	; (800c73c <_strtod_l+0xb24>)
 800c644:	f7f3 ffe8 	bl	8000618 <__aeabi_dmul>
 800c648:	4606      	mov	r6, r0
 800c64a:	460f      	mov	r7, r1
 800c64c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c650:	9618      	str	r6, [sp, #96]	; 0x60
 800c652:	9319      	str	r3, [sp, #100]	; 0x64
 800c654:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800c658:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c65c:	e79c      	b.n	800c598 <_strtod_l+0x980>
 800c65e:	f1ba 0f01 	cmp.w	sl, #1
 800c662:	d102      	bne.n	800c66a <_strtod_l+0xa52>
 800c664:	2d00      	cmp	r5, #0
 800c666:	f43f ad8e 	beq.w	800c186 <_strtod_l+0x56e>
 800c66a:	2200      	movs	r2, #0
 800c66c:	4b34      	ldr	r3, [pc, #208]	; (800c740 <_strtod_l+0xb28>)
 800c66e:	e78f      	b.n	800c590 <_strtod_l+0x978>
 800c670:	2600      	movs	r6, #0
 800c672:	4f32      	ldr	r7, [pc, #200]	; (800c73c <_strtod_l+0xb24>)
 800c674:	e7ea      	b.n	800c64c <_strtod_l+0xa34>
 800c676:	4b31      	ldr	r3, [pc, #196]	; (800c73c <_strtod_l+0xb24>)
 800c678:	4630      	mov	r0, r6
 800c67a:	4639      	mov	r1, r7
 800c67c:	2200      	movs	r2, #0
 800c67e:	f7f3 ffcb 	bl	8000618 <__aeabi_dmul>
 800c682:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c684:	4606      	mov	r6, r0
 800c686:	460f      	mov	r7, r1
 800c688:	b933      	cbnz	r3, 800c698 <_strtod_l+0xa80>
 800c68a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c68e:	9010      	str	r0, [sp, #64]	; 0x40
 800c690:	9311      	str	r3, [sp, #68]	; 0x44
 800c692:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c696:	e7df      	b.n	800c658 <_strtod_l+0xa40>
 800c698:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c69c:	e7f9      	b.n	800c692 <_strtod_l+0xa7a>
 800c69e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c6a2:	9b04      	ldr	r3, [sp, #16]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d1ab      	bne.n	800c600 <_strtod_l+0x9e8>
 800c6a8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c6ac:	0d1b      	lsrs	r3, r3, #20
 800c6ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c6b0:	051b      	lsls	r3, r3, #20
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	465d      	mov	r5, fp
 800c6b6:	d1a3      	bne.n	800c600 <_strtod_l+0x9e8>
 800c6b8:	4639      	mov	r1, r7
 800c6ba:	4630      	mov	r0, r6
 800c6bc:	f7f4 fa5c 	bl	8000b78 <__aeabi_d2iz>
 800c6c0:	f7f3 ff40 	bl	8000544 <__aeabi_i2d>
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	4602      	mov	r2, r0
 800c6c8:	4639      	mov	r1, r7
 800c6ca:	4630      	mov	r0, r6
 800c6cc:	f7f3 fdec 	bl	80002a8 <__aeabi_dsub>
 800c6d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6d2:	4606      	mov	r6, r0
 800c6d4:	460f      	mov	r7, r1
 800c6d6:	b933      	cbnz	r3, 800c6e6 <_strtod_l+0xace>
 800c6d8:	f1ba 0f00 	cmp.w	sl, #0
 800c6dc:	d103      	bne.n	800c6e6 <_strtod_l+0xace>
 800c6de:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800c6e2:	2d00      	cmp	r5, #0
 800c6e4:	d06d      	beq.n	800c7c2 <_strtod_l+0xbaa>
 800c6e6:	a30a      	add	r3, pc, #40	; (adr r3, 800c710 <_strtod_l+0xaf8>)
 800c6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ec:	4630      	mov	r0, r6
 800c6ee:	4639      	mov	r1, r7
 800c6f0:	f7f4 fa04 	bl	8000afc <__aeabi_dcmplt>
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	f47f acb8 	bne.w	800c06a <_strtod_l+0x452>
 800c6fa:	a307      	add	r3, pc, #28	; (adr r3, 800c718 <_strtod_l+0xb00>)
 800c6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c700:	4630      	mov	r0, r6
 800c702:	4639      	mov	r1, r7
 800c704:	f7f4 fa18 	bl	8000b38 <__aeabi_dcmpgt>
 800c708:	2800      	cmp	r0, #0
 800c70a:	f43f af79 	beq.w	800c600 <_strtod_l+0x9e8>
 800c70e:	e4ac      	b.n	800c06a <_strtod_l+0x452>
 800c710:	94a03595 	.word	0x94a03595
 800c714:	3fdfffff 	.word	0x3fdfffff
 800c718:	35afe535 	.word	0x35afe535
 800c71c:	3fe00000 	.word	0x3fe00000
 800c720:	000fffff 	.word	0x000fffff
 800c724:	7ff00000 	.word	0x7ff00000
 800c728:	7fefffff 	.word	0x7fefffff
 800c72c:	39500000 	.word	0x39500000
 800c730:	3ff00000 	.word	0x3ff00000
 800c734:	7fe00000 	.word	0x7fe00000
 800c738:	7c9fffff 	.word	0x7c9fffff
 800c73c:	3fe00000 	.word	0x3fe00000
 800c740:	bff00000 	.word	0xbff00000
 800c744:	9b04      	ldr	r3, [sp, #16]
 800c746:	b333      	cbz	r3, 800c796 <_strtod_l+0xb7e>
 800c748:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c74a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c74e:	d822      	bhi.n	800c796 <_strtod_l+0xb7e>
 800c750:	a327      	add	r3, pc, #156	; (adr r3, 800c7f0 <_strtod_l+0xbd8>)
 800c752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c756:	4630      	mov	r0, r6
 800c758:	4639      	mov	r1, r7
 800c75a:	f7f4 f9d9 	bl	8000b10 <__aeabi_dcmple>
 800c75e:	b1a0      	cbz	r0, 800c78a <_strtod_l+0xb72>
 800c760:	4639      	mov	r1, r7
 800c762:	4630      	mov	r0, r6
 800c764:	f7f4 fa30 	bl	8000bc8 <__aeabi_d2uiz>
 800c768:	2800      	cmp	r0, #0
 800c76a:	bf08      	it	eq
 800c76c:	2001      	moveq	r0, #1
 800c76e:	f7f3 fed9 	bl	8000524 <__aeabi_ui2d>
 800c772:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c774:	4606      	mov	r6, r0
 800c776:	460f      	mov	r7, r1
 800c778:	bb03      	cbnz	r3, 800c7bc <_strtod_l+0xba4>
 800c77a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c77e:	9012      	str	r0, [sp, #72]	; 0x48
 800c780:	9313      	str	r3, [sp, #76]	; 0x4c
 800c782:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800c786:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c78a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c78c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c78e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c792:	1a9b      	subs	r3, r3, r2
 800c794:	930b      	str	r3, [sp, #44]	; 0x2c
 800c796:	ed9d 0b08 	vldr	d0, [sp, #32]
 800c79a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800c79e:	f001 fd2d 	bl	800e1fc <__ulp>
 800c7a2:	4650      	mov	r0, sl
 800c7a4:	ec53 2b10 	vmov	r2, r3, d0
 800c7a8:	4659      	mov	r1, fp
 800c7aa:	f7f3 ff35 	bl	8000618 <__aeabi_dmul>
 800c7ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c7b2:	f7f3 fd7b 	bl	80002ac <__adddf3>
 800c7b6:	4682      	mov	sl, r0
 800c7b8:	468b      	mov	fp, r1
 800c7ba:	e772      	b.n	800c6a2 <_strtod_l+0xa8a>
 800c7bc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800c7c0:	e7df      	b.n	800c782 <_strtod_l+0xb6a>
 800c7c2:	a30d      	add	r3, pc, #52	; (adr r3, 800c7f8 <_strtod_l+0xbe0>)
 800c7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c8:	f7f4 f998 	bl	8000afc <__aeabi_dcmplt>
 800c7cc:	e79c      	b.n	800c708 <_strtod_l+0xaf0>
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	930d      	str	r3, [sp, #52]	; 0x34
 800c7d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c7d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c7d6:	6013      	str	r3, [r2, #0]
 800c7d8:	f7ff ba61 	b.w	800bc9e <_strtod_l+0x86>
 800c7dc:	2b65      	cmp	r3, #101	; 0x65
 800c7de:	f04f 0200 	mov.w	r2, #0
 800c7e2:	f43f ab4e 	beq.w	800be82 <_strtod_l+0x26a>
 800c7e6:	2101      	movs	r1, #1
 800c7e8:	4614      	mov	r4, r2
 800c7ea:	9104      	str	r1, [sp, #16]
 800c7ec:	f7ff bacb 	b.w	800bd86 <_strtod_l+0x16e>
 800c7f0:	ffc00000 	.word	0xffc00000
 800c7f4:	41dfffff 	.word	0x41dfffff
 800c7f8:	94a03595 	.word	0x94a03595
 800c7fc:	3fcfffff 	.word	0x3fcfffff

0800c800 <_strtod_r>:
 800c800:	4b05      	ldr	r3, [pc, #20]	; (800c818 <_strtod_r+0x18>)
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	b410      	push	{r4}
 800c806:	6a1b      	ldr	r3, [r3, #32]
 800c808:	4c04      	ldr	r4, [pc, #16]	; (800c81c <_strtod_r+0x1c>)
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	bf08      	it	eq
 800c80e:	4623      	moveq	r3, r4
 800c810:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c814:	f7ff ba00 	b.w	800bc18 <_strtod_l>
 800c818:	2000002c 	.word	0x2000002c
 800c81c:	20000090 	.word	0x20000090

0800c820 <_strtol_l.isra.0>:
 800c820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c824:	4680      	mov	r8, r0
 800c826:	4689      	mov	r9, r1
 800c828:	4692      	mov	sl, r2
 800c82a:	461e      	mov	r6, r3
 800c82c:	460f      	mov	r7, r1
 800c82e:	463d      	mov	r5, r7
 800c830:	9808      	ldr	r0, [sp, #32]
 800c832:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c836:	f001 f9ed 	bl	800dc14 <__locale_ctype_ptr_l>
 800c83a:	4420      	add	r0, r4
 800c83c:	7843      	ldrb	r3, [r0, #1]
 800c83e:	f013 0308 	ands.w	r3, r3, #8
 800c842:	d132      	bne.n	800c8aa <_strtol_l.isra.0+0x8a>
 800c844:	2c2d      	cmp	r4, #45	; 0x2d
 800c846:	d132      	bne.n	800c8ae <_strtol_l.isra.0+0x8e>
 800c848:	787c      	ldrb	r4, [r7, #1]
 800c84a:	1cbd      	adds	r5, r7, #2
 800c84c:	2201      	movs	r2, #1
 800c84e:	2e00      	cmp	r6, #0
 800c850:	d05d      	beq.n	800c90e <_strtol_l.isra.0+0xee>
 800c852:	2e10      	cmp	r6, #16
 800c854:	d109      	bne.n	800c86a <_strtol_l.isra.0+0x4a>
 800c856:	2c30      	cmp	r4, #48	; 0x30
 800c858:	d107      	bne.n	800c86a <_strtol_l.isra.0+0x4a>
 800c85a:	782b      	ldrb	r3, [r5, #0]
 800c85c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c860:	2b58      	cmp	r3, #88	; 0x58
 800c862:	d14f      	bne.n	800c904 <_strtol_l.isra.0+0xe4>
 800c864:	786c      	ldrb	r4, [r5, #1]
 800c866:	2610      	movs	r6, #16
 800c868:	3502      	adds	r5, #2
 800c86a:	2a00      	cmp	r2, #0
 800c86c:	bf14      	ite	ne
 800c86e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c872:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c876:	2700      	movs	r7, #0
 800c878:	fbb1 fcf6 	udiv	ip, r1, r6
 800c87c:	4638      	mov	r0, r7
 800c87e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800c882:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c886:	2b09      	cmp	r3, #9
 800c888:	d817      	bhi.n	800c8ba <_strtol_l.isra.0+0x9a>
 800c88a:	461c      	mov	r4, r3
 800c88c:	42a6      	cmp	r6, r4
 800c88e:	dd23      	ble.n	800c8d8 <_strtol_l.isra.0+0xb8>
 800c890:	1c7b      	adds	r3, r7, #1
 800c892:	d007      	beq.n	800c8a4 <_strtol_l.isra.0+0x84>
 800c894:	4584      	cmp	ip, r0
 800c896:	d31c      	bcc.n	800c8d2 <_strtol_l.isra.0+0xb2>
 800c898:	d101      	bne.n	800c89e <_strtol_l.isra.0+0x7e>
 800c89a:	45a6      	cmp	lr, r4
 800c89c:	db19      	blt.n	800c8d2 <_strtol_l.isra.0+0xb2>
 800c89e:	fb00 4006 	mla	r0, r0, r6, r4
 800c8a2:	2701      	movs	r7, #1
 800c8a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8a8:	e7eb      	b.n	800c882 <_strtol_l.isra.0+0x62>
 800c8aa:	462f      	mov	r7, r5
 800c8ac:	e7bf      	b.n	800c82e <_strtol_l.isra.0+0xe>
 800c8ae:	2c2b      	cmp	r4, #43	; 0x2b
 800c8b0:	bf04      	itt	eq
 800c8b2:	1cbd      	addeq	r5, r7, #2
 800c8b4:	787c      	ldrbeq	r4, [r7, #1]
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	e7c9      	b.n	800c84e <_strtol_l.isra.0+0x2e>
 800c8ba:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c8be:	2b19      	cmp	r3, #25
 800c8c0:	d801      	bhi.n	800c8c6 <_strtol_l.isra.0+0xa6>
 800c8c2:	3c37      	subs	r4, #55	; 0x37
 800c8c4:	e7e2      	b.n	800c88c <_strtol_l.isra.0+0x6c>
 800c8c6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c8ca:	2b19      	cmp	r3, #25
 800c8cc:	d804      	bhi.n	800c8d8 <_strtol_l.isra.0+0xb8>
 800c8ce:	3c57      	subs	r4, #87	; 0x57
 800c8d0:	e7dc      	b.n	800c88c <_strtol_l.isra.0+0x6c>
 800c8d2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c8d6:	e7e5      	b.n	800c8a4 <_strtol_l.isra.0+0x84>
 800c8d8:	1c7b      	adds	r3, r7, #1
 800c8da:	d108      	bne.n	800c8ee <_strtol_l.isra.0+0xce>
 800c8dc:	2322      	movs	r3, #34	; 0x22
 800c8de:	f8c8 3000 	str.w	r3, [r8]
 800c8e2:	4608      	mov	r0, r1
 800c8e4:	f1ba 0f00 	cmp.w	sl, #0
 800c8e8:	d107      	bne.n	800c8fa <_strtol_l.isra.0+0xda>
 800c8ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8ee:	b102      	cbz	r2, 800c8f2 <_strtol_l.isra.0+0xd2>
 800c8f0:	4240      	negs	r0, r0
 800c8f2:	f1ba 0f00 	cmp.w	sl, #0
 800c8f6:	d0f8      	beq.n	800c8ea <_strtol_l.isra.0+0xca>
 800c8f8:	b10f      	cbz	r7, 800c8fe <_strtol_l.isra.0+0xde>
 800c8fa:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800c8fe:	f8ca 9000 	str.w	r9, [sl]
 800c902:	e7f2      	b.n	800c8ea <_strtol_l.isra.0+0xca>
 800c904:	2430      	movs	r4, #48	; 0x30
 800c906:	2e00      	cmp	r6, #0
 800c908:	d1af      	bne.n	800c86a <_strtol_l.isra.0+0x4a>
 800c90a:	2608      	movs	r6, #8
 800c90c:	e7ad      	b.n	800c86a <_strtol_l.isra.0+0x4a>
 800c90e:	2c30      	cmp	r4, #48	; 0x30
 800c910:	d0a3      	beq.n	800c85a <_strtol_l.isra.0+0x3a>
 800c912:	260a      	movs	r6, #10
 800c914:	e7a9      	b.n	800c86a <_strtol_l.isra.0+0x4a>
	...

0800c918 <_strtol_r>:
 800c918:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c91a:	4c06      	ldr	r4, [pc, #24]	; (800c934 <_strtol_r+0x1c>)
 800c91c:	4d06      	ldr	r5, [pc, #24]	; (800c938 <_strtol_r+0x20>)
 800c91e:	6824      	ldr	r4, [r4, #0]
 800c920:	6a24      	ldr	r4, [r4, #32]
 800c922:	2c00      	cmp	r4, #0
 800c924:	bf08      	it	eq
 800c926:	462c      	moveq	r4, r5
 800c928:	9400      	str	r4, [sp, #0]
 800c92a:	f7ff ff79 	bl	800c820 <_strtol_l.isra.0>
 800c92e:	b003      	add	sp, #12
 800c930:	bd30      	pop	{r4, r5, pc}
 800c932:	bf00      	nop
 800c934:	2000002c 	.word	0x2000002c
 800c938:	20000090 	.word	0x20000090

0800c93c <quorem>:
 800c93c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c940:	6903      	ldr	r3, [r0, #16]
 800c942:	690c      	ldr	r4, [r1, #16]
 800c944:	42a3      	cmp	r3, r4
 800c946:	4680      	mov	r8, r0
 800c948:	f2c0 8082 	blt.w	800ca50 <quorem+0x114>
 800c94c:	3c01      	subs	r4, #1
 800c94e:	f101 0714 	add.w	r7, r1, #20
 800c952:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c956:	f100 0614 	add.w	r6, r0, #20
 800c95a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c95e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c962:	eb06 030c 	add.w	r3, r6, ip
 800c966:	3501      	adds	r5, #1
 800c968:	eb07 090c 	add.w	r9, r7, ip
 800c96c:	9301      	str	r3, [sp, #4]
 800c96e:	fbb0 f5f5 	udiv	r5, r0, r5
 800c972:	b395      	cbz	r5, 800c9da <quorem+0x9e>
 800c974:	f04f 0a00 	mov.w	sl, #0
 800c978:	4638      	mov	r0, r7
 800c97a:	46b6      	mov	lr, r6
 800c97c:	46d3      	mov	fp, sl
 800c97e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c982:	b293      	uxth	r3, r2
 800c984:	fb05 a303 	mla	r3, r5, r3, sl
 800c988:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c98c:	b29b      	uxth	r3, r3
 800c98e:	ebab 0303 	sub.w	r3, fp, r3
 800c992:	0c12      	lsrs	r2, r2, #16
 800c994:	f8de b000 	ldr.w	fp, [lr]
 800c998:	fb05 a202 	mla	r2, r5, r2, sl
 800c99c:	fa13 f38b 	uxtah	r3, r3, fp
 800c9a0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c9a4:	fa1f fb82 	uxth.w	fp, r2
 800c9a8:	f8de 2000 	ldr.w	r2, [lr]
 800c9ac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c9b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9ba:	4581      	cmp	r9, r0
 800c9bc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c9c0:	f84e 3b04 	str.w	r3, [lr], #4
 800c9c4:	d2db      	bcs.n	800c97e <quorem+0x42>
 800c9c6:	f856 300c 	ldr.w	r3, [r6, ip]
 800c9ca:	b933      	cbnz	r3, 800c9da <quorem+0x9e>
 800c9cc:	9b01      	ldr	r3, [sp, #4]
 800c9ce:	3b04      	subs	r3, #4
 800c9d0:	429e      	cmp	r6, r3
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	d330      	bcc.n	800ca38 <quorem+0xfc>
 800c9d6:	f8c8 4010 	str.w	r4, [r8, #16]
 800c9da:	4640      	mov	r0, r8
 800c9dc:	f001 fb96 	bl	800e10c <__mcmp>
 800c9e0:	2800      	cmp	r0, #0
 800c9e2:	db25      	blt.n	800ca30 <quorem+0xf4>
 800c9e4:	3501      	adds	r5, #1
 800c9e6:	4630      	mov	r0, r6
 800c9e8:	f04f 0c00 	mov.w	ip, #0
 800c9ec:	f857 2b04 	ldr.w	r2, [r7], #4
 800c9f0:	f8d0 e000 	ldr.w	lr, [r0]
 800c9f4:	b293      	uxth	r3, r2
 800c9f6:	ebac 0303 	sub.w	r3, ip, r3
 800c9fa:	0c12      	lsrs	r2, r2, #16
 800c9fc:	fa13 f38e 	uxtah	r3, r3, lr
 800ca00:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ca04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca0e:	45b9      	cmp	r9, r7
 800ca10:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ca14:	f840 3b04 	str.w	r3, [r0], #4
 800ca18:	d2e8      	bcs.n	800c9ec <quorem+0xb0>
 800ca1a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ca1e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ca22:	b92a      	cbnz	r2, 800ca30 <quorem+0xf4>
 800ca24:	3b04      	subs	r3, #4
 800ca26:	429e      	cmp	r6, r3
 800ca28:	461a      	mov	r2, r3
 800ca2a:	d30b      	bcc.n	800ca44 <quorem+0x108>
 800ca2c:	f8c8 4010 	str.w	r4, [r8, #16]
 800ca30:	4628      	mov	r0, r5
 800ca32:	b003      	add	sp, #12
 800ca34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca38:	6812      	ldr	r2, [r2, #0]
 800ca3a:	3b04      	subs	r3, #4
 800ca3c:	2a00      	cmp	r2, #0
 800ca3e:	d1ca      	bne.n	800c9d6 <quorem+0x9a>
 800ca40:	3c01      	subs	r4, #1
 800ca42:	e7c5      	b.n	800c9d0 <quorem+0x94>
 800ca44:	6812      	ldr	r2, [r2, #0]
 800ca46:	3b04      	subs	r3, #4
 800ca48:	2a00      	cmp	r2, #0
 800ca4a:	d1ef      	bne.n	800ca2c <quorem+0xf0>
 800ca4c:	3c01      	subs	r4, #1
 800ca4e:	e7ea      	b.n	800ca26 <quorem+0xea>
 800ca50:	2000      	movs	r0, #0
 800ca52:	e7ee      	b.n	800ca32 <quorem+0xf6>
 800ca54:	0000      	movs	r0, r0
	...

0800ca58 <_dtoa_r>:
 800ca58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca5c:	ec57 6b10 	vmov	r6, r7, d0
 800ca60:	b097      	sub	sp, #92	; 0x5c
 800ca62:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ca64:	9106      	str	r1, [sp, #24]
 800ca66:	4604      	mov	r4, r0
 800ca68:	920b      	str	r2, [sp, #44]	; 0x2c
 800ca6a:	9312      	str	r3, [sp, #72]	; 0x48
 800ca6c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ca70:	e9cd 6700 	strd	r6, r7, [sp]
 800ca74:	b93d      	cbnz	r5, 800ca86 <_dtoa_r+0x2e>
 800ca76:	2010      	movs	r0, #16
 800ca78:	f7fe f946 	bl	800ad08 <malloc>
 800ca7c:	6260      	str	r0, [r4, #36]	; 0x24
 800ca7e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ca82:	6005      	str	r5, [r0, #0]
 800ca84:	60c5      	str	r5, [r0, #12]
 800ca86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca88:	6819      	ldr	r1, [r3, #0]
 800ca8a:	b151      	cbz	r1, 800caa2 <_dtoa_r+0x4a>
 800ca8c:	685a      	ldr	r2, [r3, #4]
 800ca8e:	604a      	str	r2, [r1, #4]
 800ca90:	2301      	movs	r3, #1
 800ca92:	4093      	lsls	r3, r2
 800ca94:	608b      	str	r3, [r1, #8]
 800ca96:	4620      	mov	r0, r4
 800ca98:	f001 f918 	bl	800dccc <_Bfree>
 800ca9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca9e:	2200      	movs	r2, #0
 800caa0:	601a      	str	r2, [r3, #0]
 800caa2:	1e3b      	subs	r3, r7, #0
 800caa4:	bfbb      	ittet	lt
 800caa6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800caaa:	9301      	strlt	r3, [sp, #4]
 800caac:	2300      	movge	r3, #0
 800caae:	2201      	movlt	r2, #1
 800cab0:	bfac      	ite	ge
 800cab2:	f8c8 3000 	strge.w	r3, [r8]
 800cab6:	f8c8 2000 	strlt.w	r2, [r8]
 800caba:	4baf      	ldr	r3, [pc, #700]	; (800cd78 <_dtoa_r+0x320>)
 800cabc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cac0:	ea33 0308 	bics.w	r3, r3, r8
 800cac4:	d114      	bne.n	800caf0 <_dtoa_r+0x98>
 800cac6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cac8:	f242 730f 	movw	r3, #9999	; 0x270f
 800cacc:	6013      	str	r3, [r2, #0]
 800cace:	9b00      	ldr	r3, [sp, #0]
 800cad0:	b923      	cbnz	r3, 800cadc <_dtoa_r+0x84>
 800cad2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800cad6:	2800      	cmp	r0, #0
 800cad8:	f000 8542 	beq.w	800d560 <_dtoa_r+0xb08>
 800cadc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cade:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800cd8c <_dtoa_r+0x334>
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	f000 8544 	beq.w	800d570 <_dtoa_r+0xb18>
 800cae8:	f10b 0303 	add.w	r3, fp, #3
 800caec:	f000 bd3e 	b.w	800d56c <_dtoa_r+0xb14>
 800caf0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800caf4:	2200      	movs	r2, #0
 800caf6:	2300      	movs	r3, #0
 800caf8:	4630      	mov	r0, r6
 800cafa:	4639      	mov	r1, r7
 800cafc:	f7f3 fff4 	bl	8000ae8 <__aeabi_dcmpeq>
 800cb00:	4681      	mov	r9, r0
 800cb02:	b168      	cbz	r0, 800cb20 <_dtoa_r+0xc8>
 800cb04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cb06:	2301      	movs	r3, #1
 800cb08:	6013      	str	r3, [r2, #0]
 800cb0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	f000 8524 	beq.w	800d55a <_dtoa_r+0xb02>
 800cb12:	4b9a      	ldr	r3, [pc, #616]	; (800cd7c <_dtoa_r+0x324>)
 800cb14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cb16:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800cb1a:	6013      	str	r3, [r2, #0]
 800cb1c:	f000 bd28 	b.w	800d570 <_dtoa_r+0xb18>
 800cb20:	aa14      	add	r2, sp, #80	; 0x50
 800cb22:	a915      	add	r1, sp, #84	; 0x54
 800cb24:	ec47 6b10 	vmov	d0, r6, r7
 800cb28:	4620      	mov	r0, r4
 800cb2a:	f001 fbdd 	bl	800e2e8 <__d2b>
 800cb2e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cb32:	9004      	str	r0, [sp, #16]
 800cb34:	2d00      	cmp	r5, #0
 800cb36:	d07c      	beq.n	800cc32 <_dtoa_r+0x1da>
 800cb38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cb3c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800cb40:	46b2      	mov	sl, r6
 800cb42:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800cb46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cb4a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800cb4e:	2200      	movs	r2, #0
 800cb50:	4b8b      	ldr	r3, [pc, #556]	; (800cd80 <_dtoa_r+0x328>)
 800cb52:	4650      	mov	r0, sl
 800cb54:	4659      	mov	r1, fp
 800cb56:	f7f3 fba7 	bl	80002a8 <__aeabi_dsub>
 800cb5a:	a381      	add	r3, pc, #516	; (adr r3, 800cd60 <_dtoa_r+0x308>)
 800cb5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb60:	f7f3 fd5a 	bl	8000618 <__aeabi_dmul>
 800cb64:	a380      	add	r3, pc, #512	; (adr r3, 800cd68 <_dtoa_r+0x310>)
 800cb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb6a:	f7f3 fb9f 	bl	80002ac <__adddf3>
 800cb6e:	4606      	mov	r6, r0
 800cb70:	4628      	mov	r0, r5
 800cb72:	460f      	mov	r7, r1
 800cb74:	f7f3 fce6 	bl	8000544 <__aeabi_i2d>
 800cb78:	a37d      	add	r3, pc, #500	; (adr r3, 800cd70 <_dtoa_r+0x318>)
 800cb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7e:	f7f3 fd4b 	bl	8000618 <__aeabi_dmul>
 800cb82:	4602      	mov	r2, r0
 800cb84:	460b      	mov	r3, r1
 800cb86:	4630      	mov	r0, r6
 800cb88:	4639      	mov	r1, r7
 800cb8a:	f7f3 fb8f 	bl	80002ac <__adddf3>
 800cb8e:	4606      	mov	r6, r0
 800cb90:	460f      	mov	r7, r1
 800cb92:	f7f3 fff1 	bl	8000b78 <__aeabi_d2iz>
 800cb96:	2200      	movs	r2, #0
 800cb98:	4682      	mov	sl, r0
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	4630      	mov	r0, r6
 800cb9e:	4639      	mov	r1, r7
 800cba0:	f7f3 ffac 	bl	8000afc <__aeabi_dcmplt>
 800cba4:	b148      	cbz	r0, 800cbba <_dtoa_r+0x162>
 800cba6:	4650      	mov	r0, sl
 800cba8:	f7f3 fccc 	bl	8000544 <__aeabi_i2d>
 800cbac:	4632      	mov	r2, r6
 800cbae:	463b      	mov	r3, r7
 800cbb0:	f7f3 ff9a 	bl	8000ae8 <__aeabi_dcmpeq>
 800cbb4:	b908      	cbnz	r0, 800cbba <_dtoa_r+0x162>
 800cbb6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cbba:	f1ba 0f16 	cmp.w	sl, #22
 800cbbe:	d859      	bhi.n	800cc74 <_dtoa_r+0x21c>
 800cbc0:	4970      	ldr	r1, [pc, #448]	; (800cd84 <_dtoa_r+0x32c>)
 800cbc2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cbc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbce:	f7f3 ffb3 	bl	8000b38 <__aeabi_dcmpgt>
 800cbd2:	2800      	cmp	r0, #0
 800cbd4:	d050      	beq.n	800cc78 <_dtoa_r+0x220>
 800cbd6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cbda:	2300      	movs	r3, #0
 800cbdc:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cbe0:	1b5d      	subs	r5, r3, r5
 800cbe2:	f1b5 0801 	subs.w	r8, r5, #1
 800cbe6:	bf49      	itett	mi
 800cbe8:	f1c5 0301 	rsbmi	r3, r5, #1
 800cbec:	2300      	movpl	r3, #0
 800cbee:	9305      	strmi	r3, [sp, #20]
 800cbf0:	f04f 0800 	movmi.w	r8, #0
 800cbf4:	bf58      	it	pl
 800cbf6:	9305      	strpl	r3, [sp, #20]
 800cbf8:	f1ba 0f00 	cmp.w	sl, #0
 800cbfc:	db3e      	blt.n	800cc7c <_dtoa_r+0x224>
 800cbfe:	2300      	movs	r3, #0
 800cc00:	44d0      	add	r8, sl
 800cc02:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800cc06:	9307      	str	r3, [sp, #28]
 800cc08:	9b06      	ldr	r3, [sp, #24]
 800cc0a:	2b09      	cmp	r3, #9
 800cc0c:	f200 8090 	bhi.w	800cd30 <_dtoa_r+0x2d8>
 800cc10:	2b05      	cmp	r3, #5
 800cc12:	bfc4      	itt	gt
 800cc14:	3b04      	subgt	r3, #4
 800cc16:	9306      	strgt	r3, [sp, #24]
 800cc18:	9b06      	ldr	r3, [sp, #24]
 800cc1a:	f1a3 0302 	sub.w	r3, r3, #2
 800cc1e:	bfcc      	ite	gt
 800cc20:	2500      	movgt	r5, #0
 800cc22:	2501      	movle	r5, #1
 800cc24:	2b03      	cmp	r3, #3
 800cc26:	f200 808f 	bhi.w	800cd48 <_dtoa_r+0x2f0>
 800cc2a:	e8df f003 	tbb	[pc, r3]
 800cc2e:	7f7d      	.short	0x7f7d
 800cc30:	7131      	.short	0x7131
 800cc32:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800cc36:	441d      	add	r5, r3
 800cc38:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800cc3c:	2820      	cmp	r0, #32
 800cc3e:	dd13      	ble.n	800cc68 <_dtoa_r+0x210>
 800cc40:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800cc44:	9b00      	ldr	r3, [sp, #0]
 800cc46:	fa08 f800 	lsl.w	r8, r8, r0
 800cc4a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800cc4e:	fa23 f000 	lsr.w	r0, r3, r0
 800cc52:	ea48 0000 	orr.w	r0, r8, r0
 800cc56:	f7f3 fc65 	bl	8000524 <__aeabi_ui2d>
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	4682      	mov	sl, r0
 800cc5e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800cc62:	3d01      	subs	r5, #1
 800cc64:	9313      	str	r3, [sp, #76]	; 0x4c
 800cc66:	e772      	b.n	800cb4e <_dtoa_r+0xf6>
 800cc68:	9b00      	ldr	r3, [sp, #0]
 800cc6a:	f1c0 0020 	rsb	r0, r0, #32
 800cc6e:	fa03 f000 	lsl.w	r0, r3, r0
 800cc72:	e7f0      	b.n	800cc56 <_dtoa_r+0x1fe>
 800cc74:	2301      	movs	r3, #1
 800cc76:	e7b1      	b.n	800cbdc <_dtoa_r+0x184>
 800cc78:	900f      	str	r0, [sp, #60]	; 0x3c
 800cc7a:	e7b0      	b.n	800cbde <_dtoa_r+0x186>
 800cc7c:	9b05      	ldr	r3, [sp, #20]
 800cc7e:	eba3 030a 	sub.w	r3, r3, sl
 800cc82:	9305      	str	r3, [sp, #20]
 800cc84:	f1ca 0300 	rsb	r3, sl, #0
 800cc88:	9307      	str	r3, [sp, #28]
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	930e      	str	r3, [sp, #56]	; 0x38
 800cc8e:	e7bb      	b.n	800cc08 <_dtoa_r+0x1b0>
 800cc90:	2301      	movs	r3, #1
 800cc92:	930a      	str	r3, [sp, #40]	; 0x28
 800cc94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	dd59      	ble.n	800cd4e <_dtoa_r+0x2f6>
 800cc9a:	9302      	str	r3, [sp, #8]
 800cc9c:	4699      	mov	r9, r3
 800cc9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cca0:	2200      	movs	r2, #0
 800cca2:	6072      	str	r2, [r6, #4]
 800cca4:	2204      	movs	r2, #4
 800cca6:	f102 0014 	add.w	r0, r2, #20
 800ccaa:	4298      	cmp	r0, r3
 800ccac:	6871      	ldr	r1, [r6, #4]
 800ccae:	d953      	bls.n	800cd58 <_dtoa_r+0x300>
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f000 ffd7 	bl	800dc64 <_Balloc>
 800ccb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccb8:	6030      	str	r0, [r6, #0]
 800ccba:	f1b9 0f0e 	cmp.w	r9, #14
 800ccbe:	f8d3 b000 	ldr.w	fp, [r3]
 800ccc2:	f200 80e6 	bhi.w	800ce92 <_dtoa_r+0x43a>
 800ccc6:	2d00      	cmp	r5, #0
 800ccc8:	f000 80e3 	beq.w	800ce92 <_dtoa_r+0x43a>
 800cccc:	ed9d 7b00 	vldr	d7, [sp]
 800ccd0:	f1ba 0f00 	cmp.w	sl, #0
 800ccd4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ccd8:	dd74      	ble.n	800cdc4 <_dtoa_r+0x36c>
 800ccda:	4a2a      	ldr	r2, [pc, #168]	; (800cd84 <_dtoa_r+0x32c>)
 800ccdc:	f00a 030f 	and.w	r3, sl, #15
 800cce0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cce4:	ed93 7b00 	vldr	d7, [r3]
 800cce8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ccec:	06f0      	lsls	r0, r6, #27
 800ccee:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ccf2:	d565      	bpl.n	800cdc0 <_dtoa_r+0x368>
 800ccf4:	4b24      	ldr	r3, [pc, #144]	; (800cd88 <_dtoa_r+0x330>)
 800ccf6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ccfa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ccfe:	f7f3 fdb5 	bl	800086c <__aeabi_ddiv>
 800cd02:	e9cd 0100 	strd	r0, r1, [sp]
 800cd06:	f006 060f 	and.w	r6, r6, #15
 800cd0a:	2503      	movs	r5, #3
 800cd0c:	4f1e      	ldr	r7, [pc, #120]	; (800cd88 <_dtoa_r+0x330>)
 800cd0e:	e04c      	b.n	800cdaa <_dtoa_r+0x352>
 800cd10:	2301      	movs	r3, #1
 800cd12:	930a      	str	r3, [sp, #40]	; 0x28
 800cd14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd16:	4453      	add	r3, sl
 800cd18:	f103 0901 	add.w	r9, r3, #1
 800cd1c:	9302      	str	r3, [sp, #8]
 800cd1e:	464b      	mov	r3, r9
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	bfb8      	it	lt
 800cd24:	2301      	movlt	r3, #1
 800cd26:	e7ba      	b.n	800cc9e <_dtoa_r+0x246>
 800cd28:	2300      	movs	r3, #0
 800cd2a:	e7b2      	b.n	800cc92 <_dtoa_r+0x23a>
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	e7f0      	b.n	800cd12 <_dtoa_r+0x2ba>
 800cd30:	2501      	movs	r5, #1
 800cd32:	2300      	movs	r3, #0
 800cd34:	9306      	str	r3, [sp, #24]
 800cd36:	950a      	str	r5, [sp, #40]	; 0x28
 800cd38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd3c:	9302      	str	r3, [sp, #8]
 800cd3e:	4699      	mov	r9, r3
 800cd40:	2200      	movs	r2, #0
 800cd42:	2312      	movs	r3, #18
 800cd44:	920b      	str	r2, [sp, #44]	; 0x2c
 800cd46:	e7aa      	b.n	800cc9e <_dtoa_r+0x246>
 800cd48:	2301      	movs	r3, #1
 800cd4a:	930a      	str	r3, [sp, #40]	; 0x28
 800cd4c:	e7f4      	b.n	800cd38 <_dtoa_r+0x2e0>
 800cd4e:	2301      	movs	r3, #1
 800cd50:	9302      	str	r3, [sp, #8]
 800cd52:	4699      	mov	r9, r3
 800cd54:	461a      	mov	r2, r3
 800cd56:	e7f5      	b.n	800cd44 <_dtoa_r+0x2ec>
 800cd58:	3101      	adds	r1, #1
 800cd5a:	6071      	str	r1, [r6, #4]
 800cd5c:	0052      	lsls	r2, r2, #1
 800cd5e:	e7a2      	b.n	800cca6 <_dtoa_r+0x24e>
 800cd60:	636f4361 	.word	0x636f4361
 800cd64:	3fd287a7 	.word	0x3fd287a7
 800cd68:	8b60c8b3 	.word	0x8b60c8b3
 800cd6c:	3fc68a28 	.word	0x3fc68a28
 800cd70:	509f79fb 	.word	0x509f79fb
 800cd74:	3fd34413 	.word	0x3fd34413
 800cd78:	7ff00000 	.word	0x7ff00000
 800cd7c:	08011501 	.word	0x08011501
 800cd80:	3ff80000 	.word	0x3ff80000
 800cd84:	080115c0 	.word	0x080115c0
 800cd88:	08011598 	.word	0x08011598
 800cd8c:	08011589 	.word	0x08011589
 800cd90:	07f1      	lsls	r1, r6, #31
 800cd92:	d508      	bpl.n	800cda6 <_dtoa_r+0x34e>
 800cd94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cd98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd9c:	f7f3 fc3c 	bl	8000618 <__aeabi_dmul>
 800cda0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cda4:	3501      	adds	r5, #1
 800cda6:	1076      	asrs	r6, r6, #1
 800cda8:	3708      	adds	r7, #8
 800cdaa:	2e00      	cmp	r6, #0
 800cdac:	d1f0      	bne.n	800cd90 <_dtoa_r+0x338>
 800cdae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cdb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cdb6:	f7f3 fd59 	bl	800086c <__aeabi_ddiv>
 800cdba:	e9cd 0100 	strd	r0, r1, [sp]
 800cdbe:	e01a      	b.n	800cdf6 <_dtoa_r+0x39e>
 800cdc0:	2502      	movs	r5, #2
 800cdc2:	e7a3      	b.n	800cd0c <_dtoa_r+0x2b4>
 800cdc4:	f000 80a0 	beq.w	800cf08 <_dtoa_r+0x4b0>
 800cdc8:	f1ca 0600 	rsb	r6, sl, #0
 800cdcc:	4b9f      	ldr	r3, [pc, #636]	; (800d04c <_dtoa_r+0x5f4>)
 800cdce:	4fa0      	ldr	r7, [pc, #640]	; (800d050 <_dtoa_r+0x5f8>)
 800cdd0:	f006 020f 	and.w	r2, r6, #15
 800cdd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cddc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cde0:	f7f3 fc1a 	bl	8000618 <__aeabi_dmul>
 800cde4:	e9cd 0100 	strd	r0, r1, [sp]
 800cde8:	1136      	asrs	r6, r6, #4
 800cdea:	2300      	movs	r3, #0
 800cdec:	2502      	movs	r5, #2
 800cdee:	2e00      	cmp	r6, #0
 800cdf0:	d17f      	bne.n	800cef2 <_dtoa_r+0x49a>
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d1e1      	bne.n	800cdba <_dtoa_r+0x362>
 800cdf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	f000 8087 	beq.w	800cf0c <_dtoa_r+0x4b4>
 800cdfe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ce02:	2200      	movs	r2, #0
 800ce04:	4b93      	ldr	r3, [pc, #588]	; (800d054 <_dtoa_r+0x5fc>)
 800ce06:	4630      	mov	r0, r6
 800ce08:	4639      	mov	r1, r7
 800ce0a:	f7f3 fe77 	bl	8000afc <__aeabi_dcmplt>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	d07c      	beq.n	800cf0c <_dtoa_r+0x4b4>
 800ce12:	f1b9 0f00 	cmp.w	r9, #0
 800ce16:	d079      	beq.n	800cf0c <_dtoa_r+0x4b4>
 800ce18:	9b02      	ldr	r3, [sp, #8]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	dd35      	ble.n	800ce8a <_dtoa_r+0x432>
 800ce1e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800ce22:	9308      	str	r3, [sp, #32]
 800ce24:	4639      	mov	r1, r7
 800ce26:	2200      	movs	r2, #0
 800ce28:	4b8b      	ldr	r3, [pc, #556]	; (800d058 <_dtoa_r+0x600>)
 800ce2a:	4630      	mov	r0, r6
 800ce2c:	f7f3 fbf4 	bl	8000618 <__aeabi_dmul>
 800ce30:	e9cd 0100 	strd	r0, r1, [sp]
 800ce34:	9f02      	ldr	r7, [sp, #8]
 800ce36:	3501      	adds	r5, #1
 800ce38:	4628      	mov	r0, r5
 800ce3a:	f7f3 fb83 	bl	8000544 <__aeabi_i2d>
 800ce3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce42:	f7f3 fbe9 	bl	8000618 <__aeabi_dmul>
 800ce46:	2200      	movs	r2, #0
 800ce48:	4b84      	ldr	r3, [pc, #528]	; (800d05c <_dtoa_r+0x604>)
 800ce4a:	f7f3 fa2f 	bl	80002ac <__adddf3>
 800ce4e:	4605      	mov	r5, r0
 800ce50:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ce54:	2f00      	cmp	r7, #0
 800ce56:	d15d      	bne.n	800cf14 <_dtoa_r+0x4bc>
 800ce58:	2200      	movs	r2, #0
 800ce5a:	4b81      	ldr	r3, [pc, #516]	; (800d060 <_dtoa_r+0x608>)
 800ce5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce60:	f7f3 fa22 	bl	80002a8 <__aeabi_dsub>
 800ce64:	462a      	mov	r2, r5
 800ce66:	4633      	mov	r3, r6
 800ce68:	e9cd 0100 	strd	r0, r1, [sp]
 800ce6c:	f7f3 fe64 	bl	8000b38 <__aeabi_dcmpgt>
 800ce70:	2800      	cmp	r0, #0
 800ce72:	f040 8288 	bne.w	800d386 <_dtoa_r+0x92e>
 800ce76:	462a      	mov	r2, r5
 800ce78:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ce7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce80:	f7f3 fe3c 	bl	8000afc <__aeabi_dcmplt>
 800ce84:	2800      	cmp	r0, #0
 800ce86:	f040 827c 	bne.w	800d382 <_dtoa_r+0x92a>
 800ce8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ce8e:	e9cd 2300 	strd	r2, r3, [sp]
 800ce92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	f2c0 8150 	blt.w	800d13a <_dtoa_r+0x6e2>
 800ce9a:	f1ba 0f0e 	cmp.w	sl, #14
 800ce9e:	f300 814c 	bgt.w	800d13a <_dtoa_r+0x6e2>
 800cea2:	4b6a      	ldr	r3, [pc, #424]	; (800d04c <_dtoa_r+0x5f4>)
 800cea4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cea8:	ed93 7b00 	vldr	d7, [r3]
 800ceac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ceb4:	f280 80d8 	bge.w	800d068 <_dtoa_r+0x610>
 800ceb8:	f1b9 0f00 	cmp.w	r9, #0
 800cebc:	f300 80d4 	bgt.w	800d068 <_dtoa_r+0x610>
 800cec0:	f040 825e 	bne.w	800d380 <_dtoa_r+0x928>
 800cec4:	2200      	movs	r2, #0
 800cec6:	4b66      	ldr	r3, [pc, #408]	; (800d060 <_dtoa_r+0x608>)
 800cec8:	ec51 0b17 	vmov	r0, r1, d7
 800cecc:	f7f3 fba4 	bl	8000618 <__aeabi_dmul>
 800ced0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ced4:	f7f3 fe26 	bl	8000b24 <__aeabi_dcmpge>
 800ced8:	464f      	mov	r7, r9
 800ceda:	464e      	mov	r6, r9
 800cedc:	2800      	cmp	r0, #0
 800cede:	f040 8234 	bne.w	800d34a <_dtoa_r+0x8f2>
 800cee2:	2331      	movs	r3, #49	; 0x31
 800cee4:	f10b 0501 	add.w	r5, fp, #1
 800cee8:	f88b 3000 	strb.w	r3, [fp]
 800ceec:	f10a 0a01 	add.w	sl, sl, #1
 800cef0:	e22f      	b.n	800d352 <_dtoa_r+0x8fa>
 800cef2:	07f2      	lsls	r2, r6, #31
 800cef4:	d505      	bpl.n	800cf02 <_dtoa_r+0x4aa>
 800cef6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cefa:	f7f3 fb8d 	bl	8000618 <__aeabi_dmul>
 800cefe:	3501      	adds	r5, #1
 800cf00:	2301      	movs	r3, #1
 800cf02:	1076      	asrs	r6, r6, #1
 800cf04:	3708      	adds	r7, #8
 800cf06:	e772      	b.n	800cdee <_dtoa_r+0x396>
 800cf08:	2502      	movs	r5, #2
 800cf0a:	e774      	b.n	800cdf6 <_dtoa_r+0x39e>
 800cf0c:	f8cd a020 	str.w	sl, [sp, #32]
 800cf10:	464f      	mov	r7, r9
 800cf12:	e791      	b.n	800ce38 <_dtoa_r+0x3e0>
 800cf14:	4b4d      	ldr	r3, [pc, #308]	; (800d04c <_dtoa_r+0x5f4>)
 800cf16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cf1a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800cf1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d047      	beq.n	800cfb4 <_dtoa_r+0x55c>
 800cf24:	4602      	mov	r2, r0
 800cf26:	460b      	mov	r3, r1
 800cf28:	2000      	movs	r0, #0
 800cf2a:	494e      	ldr	r1, [pc, #312]	; (800d064 <_dtoa_r+0x60c>)
 800cf2c:	f7f3 fc9e 	bl	800086c <__aeabi_ddiv>
 800cf30:	462a      	mov	r2, r5
 800cf32:	4633      	mov	r3, r6
 800cf34:	f7f3 f9b8 	bl	80002a8 <__aeabi_dsub>
 800cf38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cf3c:	465d      	mov	r5, fp
 800cf3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf42:	f7f3 fe19 	bl	8000b78 <__aeabi_d2iz>
 800cf46:	4606      	mov	r6, r0
 800cf48:	f7f3 fafc 	bl	8000544 <__aeabi_i2d>
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	460b      	mov	r3, r1
 800cf50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf54:	f7f3 f9a8 	bl	80002a8 <__aeabi_dsub>
 800cf58:	3630      	adds	r6, #48	; 0x30
 800cf5a:	f805 6b01 	strb.w	r6, [r5], #1
 800cf5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cf62:	e9cd 0100 	strd	r0, r1, [sp]
 800cf66:	f7f3 fdc9 	bl	8000afc <__aeabi_dcmplt>
 800cf6a:	2800      	cmp	r0, #0
 800cf6c:	d163      	bne.n	800d036 <_dtoa_r+0x5de>
 800cf6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf72:	2000      	movs	r0, #0
 800cf74:	4937      	ldr	r1, [pc, #220]	; (800d054 <_dtoa_r+0x5fc>)
 800cf76:	f7f3 f997 	bl	80002a8 <__aeabi_dsub>
 800cf7a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cf7e:	f7f3 fdbd 	bl	8000afc <__aeabi_dcmplt>
 800cf82:	2800      	cmp	r0, #0
 800cf84:	f040 80b7 	bne.w	800d0f6 <_dtoa_r+0x69e>
 800cf88:	eba5 030b 	sub.w	r3, r5, fp
 800cf8c:	429f      	cmp	r7, r3
 800cf8e:	f77f af7c 	ble.w	800ce8a <_dtoa_r+0x432>
 800cf92:	2200      	movs	r2, #0
 800cf94:	4b30      	ldr	r3, [pc, #192]	; (800d058 <_dtoa_r+0x600>)
 800cf96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cf9a:	f7f3 fb3d 	bl	8000618 <__aeabi_dmul>
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cfa4:	4b2c      	ldr	r3, [pc, #176]	; (800d058 <_dtoa_r+0x600>)
 800cfa6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfaa:	f7f3 fb35 	bl	8000618 <__aeabi_dmul>
 800cfae:	e9cd 0100 	strd	r0, r1, [sp]
 800cfb2:	e7c4      	b.n	800cf3e <_dtoa_r+0x4e6>
 800cfb4:	462a      	mov	r2, r5
 800cfb6:	4633      	mov	r3, r6
 800cfb8:	f7f3 fb2e 	bl	8000618 <__aeabi_dmul>
 800cfbc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cfc0:	eb0b 0507 	add.w	r5, fp, r7
 800cfc4:	465e      	mov	r6, fp
 800cfc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfca:	f7f3 fdd5 	bl	8000b78 <__aeabi_d2iz>
 800cfce:	4607      	mov	r7, r0
 800cfd0:	f7f3 fab8 	bl	8000544 <__aeabi_i2d>
 800cfd4:	3730      	adds	r7, #48	; 0x30
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	460b      	mov	r3, r1
 800cfda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfde:	f7f3 f963 	bl	80002a8 <__aeabi_dsub>
 800cfe2:	f806 7b01 	strb.w	r7, [r6], #1
 800cfe6:	42ae      	cmp	r6, r5
 800cfe8:	e9cd 0100 	strd	r0, r1, [sp]
 800cfec:	f04f 0200 	mov.w	r2, #0
 800cff0:	d126      	bne.n	800d040 <_dtoa_r+0x5e8>
 800cff2:	4b1c      	ldr	r3, [pc, #112]	; (800d064 <_dtoa_r+0x60c>)
 800cff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cff8:	f7f3 f958 	bl	80002ac <__adddf3>
 800cffc:	4602      	mov	r2, r0
 800cffe:	460b      	mov	r3, r1
 800d000:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d004:	f7f3 fd98 	bl	8000b38 <__aeabi_dcmpgt>
 800d008:	2800      	cmp	r0, #0
 800d00a:	d174      	bne.n	800d0f6 <_dtoa_r+0x69e>
 800d00c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d010:	2000      	movs	r0, #0
 800d012:	4914      	ldr	r1, [pc, #80]	; (800d064 <_dtoa_r+0x60c>)
 800d014:	f7f3 f948 	bl	80002a8 <__aeabi_dsub>
 800d018:	4602      	mov	r2, r0
 800d01a:	460b      	mov	r3, r1
 800d01c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d020:	f7f3 fd6c 	bl	8000afc <__aeabi_dcmplt>
 800d024:	2800      	cmp	r0, #0
 800d026:	f43f af30 	beq.w	800ce8a <_dtoa_r+0x432>
 800d02a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d02e:	2b30      	cmp	r3, #48	; 0x30
 800d030:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d034:	d002      	beq.n	800d03c <_dtoa_r+0x5e4>
 800d036:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d03a:	e04a      	b.n	800d0d2 <_dtoa_r+0x67a>
 800d03c:	4615      	mov	r5, r2
 800d03e:	e7f4      	b.n	800d02a <_dtoa_r+0x5d2>
 800d040:	4b05      	ldr	r3, [pc, #20]	; (800d058 <_dtoa_r+0x600>)
 800d042:	f7f3 fae9 	bl	8000618 <__aeabi_dmul>
 800d046:	e9cd 0100 	strd	r0, r1, [sp]
 800d04a:	e7bc      	b.n	800cfc6 <_dtoa_r+0x56e>
 800d04c:	080115c0 	.word	0x080115c0
 800d050:	08011598 	.word	0x08011598
 800d054:	3ff00000 	.word	0x3ff00000
 800d058:	40240000 	.word	0x40240000
 800d05c:	401c0000 	.word	0x401c0000
 800d060:	40140000 	.word	0x40140000
 800d064:	3fe00000 	.word	0x3fe00000
 800d068:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d06c:	465d      	mov	r5, fp
 800d06e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d072:	4630      	mov	r0, r6
 800d074:	4639      	mov	r1, r7
 800d076:	f7f3 fbf9 	bl	800086c <__aeabi_ddiv>
 800d07a:	f7f3 fd7d 	bl	8000b78 <__aeabi_d2iz>
 800d07e:	4680      	mov	r8, r0
 800d080:	f7f3 fa60 	bl	8000544 <__aeabi_i2d>
 800d084:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d088:	f7f3 fac6 	bl	8000618 <__aeabi_dmul>
 800d08c:	4602      	mov	r2, r0
 800d08e:	460b      	mov	r3, r1
 800d090:	4630      	mov	r0, r6
 800d092:	4639      	mov	r1, r7
 800d094:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800d098:	f7f3 f906 	bl	80002a8 <__aeabi_dsub>
 800d09c:	f805 6b01 	strb.w	r6, [r5], #1
 800d0a0:	eba5 060b 	sub.w	r6, r5, fp
 800d0a4:	45b1      	cmp	r9, r6
 800d0a6:	4602      	mov	r2, r0
 800d0a8:	460b      	mov	r3, r1
 800d0aa:	d139      	bne.n	800d120 <_dtoa_r+0x6c8>
 800d0ac:	f7f3 f8fe 	bl	80002ac <__adddf3>
 800d0b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0b4:	4606      	mov	r6, r0
 800d0b6:	460f      	mov	r7, r1
 800d0b8:	f7f3 fd3e 	bl	8000b38 <__aeabi_dcmpgt>
 800d0bc:	b9c8      	cbnz	r0, 800d0f2 <_dtoa_r+0x69a>
 800d0be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	4639      	mov	r1, r7
 800d0c6:	f7f3 fd0f 	bl	8000ae8 <__aeabi_dcmpeq>
 800d0ca:	b110      	cbz	r0, 800d0d2 <_dtoa_r+0x67a>
 800d0cc:	f018 0f01 	tst.w	r8, #1
 800d0d0:	d10f      	bne.n	800d0f2 <_dtoa_r+0x69a>
 800d0d2:	9904      	ldr	r1, [sp, #16]
 800d0d4:	4620      	mov	r0, r4
 800d0d6:	f000 fdf9 	bl	800dccc <_Bfree>
 800d0da:	2300      	movs	r3, #0
 800d0dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d0de:	702b      	strb	r3, [r5, #0]
 800d0e0:	f10a 0301 	add.w	r3, sl, #1
 800d0e4:	6013      	str	r3, [r2, #0]
 800d0e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	f000 8241 	beq.w	800d570 <_dtoa_r+0xb18>
 800d0ee:	601d      	str	r5, [r3, #0]
 800d0f0:	e23e      	b.n	800d570 <_dtoa_r+0xb18>
 800d0f2:	f8cd a020 	str.w	sl, [sp, #32]
 800d0f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d0fa:	2a39      	cmp	r2, #57	; 0x39
 800d0fc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800d100:	d108      	bne.n	800d114 <_dtoa_r+0x6bc>
 800d102:	459b      	cmp	fp, r3
 800d104:	d10a      	bne.n	800d11c <_dtoa_r+0x6c4>
 800d106:	9b08      	ldr	r3, [sp, #32]
 800d108:	3301      	adds	r3, #1
 800d10a:	9308      	str	r3, [sp, #32]
 800d10c:	2330      	movs	r3, #48	; 0x30
 800d10e:	f88b 3000 	strb.w	r3, [fp]
 800d112:	465b      	mov	r3, fp
 800d114:	781a      	ldrb	r2, [r3, #0]
 800d116:	3201      	adds	r2, #1
 800d118:	701a      	strb	r2, [r3, #0]
 800d11a:	e78c      	b.n	800d036 <_dtoa_r+0x5de>
 800d11c:	461d      	mov	r5, r3
 800d11e:	e7ea      	b.n	800d0f6 <_dtoa_r+0x69e>
 800d120:	2200      	movs	r2, #0
 800d122:	4b9b      	ldr	r3, [pc, #620]	; (800d390 <_dtoa_r+0x938>)
 800d124:	f7f3 fa78 	bl	8000618 <__aeabi_dmul>
 800d128:	2200      	movs	r2, #0
 800d12a:	2300      	movs	r3, #0
 800d12c:	4606      	mov	r6, r0
 800d12e:	460f      	mov	r7, r1
 800d130:	f7f3 fcda 	bl	8000ae8 <__aeabi_dcmpeq>
 800d134:	2800      	cmp	r0, #0
 800d136:	d09a      	beq.n	800d06e <_dtoa_r+0x616>
 800d138:	e7cb      	b.n	800d0d2 <_dtoa_r+0x67a>
 800d13a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d13c:	2a00      	cmp	r2, #0
 800d13e:	f000 808b 	beq.w	800d258 <_dtoa_r+0x800>
 800d142:	9a06      	ldr	r2, [sp, #24]
 800d144:	2a01      	cmp	r2, #1
 800d146:	dc6e      	bgt.n	800d226 <_dtoa_r+0x7ce>
 800d148:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d14a:	2a00      	cmp	r2, #0
 800d14c:	d067      	beq.n	800d21e <_dtoa_r+0x7c6>
 800d14e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d152:	9f07      	ldr	r7, [sp, #28]
 800d154:	9d05      	ldr	r5, [sp, #20]
 800d156:	9a05      	ldr	r2, [sp, #20]
 800d158:	2101      	movs	r1, #1
 800d15a:	441a      	add	r2, r3
 800d15c:	4620      	mov	r0, r4
 800d15e:	9205      	str	r2, [sp, #20]
 800d160:	4498      	add	r8, r3
 800d162:	f000 fe91 	bl	800de88 <__i2b>
 800d166:	4606      	mov	r6, r0
 800d168:	2d00      	cmp	r5, #0
 800d16a:	dd0c      	ble.n	800d186 <_dtoa_r+0x72e>
 800d16c:	f1b8 0f00 	cmp.w	r8, #0
 800d170:	dd09      	ble.n	800d186 <_dtoa_r+0x72e>
 800d172:	4545      	cmp	r5, r8
 800d174:	9a05      	ldr	r2, [sp, #20]
 800d176:	462b      	mov	r3, r5
 800d178:	bfa8      	it	ge
 800d17a:	4643      	movge	r3, r8
 800d17c:	1ad2      	subs	r2, r2, r3
 800d17e:	9205      	str	r2, [sp, #20]
 800d180:	1aed      	subs	r5, r5, r3
 800d182:	eba8 0803 	sub.w	r8, r8, r3
 800d186:	9b07      	ldr	r3, [sp, #28]
 800d188:	b1eb      	cbz	r3, 800d1c6 <_dtoa_r+0x76e>
 800d18a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d067      	beq.n	800d260 <_dtoa_r+0x808>
 800d190:	b18f      	cbz	r7, 800d1b6 <_dtoa_r+0x75e>
 800d192:	4631      	mov	r1, r6
 800d194:	463a      	mov	r2, r7
 800d196:	4620      	mov	r0, r4
 800d198:	f000 ff16 	bl	800dfc8 <__pow5mult>
 800d19c:	9a04      	ldr	r2, [sp, #16]
 800d19e:	4601      	mov	r1, r0
 800d1a0:	4606      	mov	r6, r0
 800d1a2:	4620      	mov	r0, r4
 800d1a4:	f000 fe79 	bl	800de9a <__multiply>
 800d1a8:	9904      	ldr	r1, [sp, #16]
 800d1aa:	9008      	str	r0, [sp, #32]
 800d1ac:	4620      	mov	r0, r4
 800d1ae:	f000 fd8d 	bl	800dccc <_Bfree>
 800d1b2:	9b08      	ldr	r3, [sp, #32]
 800d1b4:	9304      	str	r3, [sp, #16]
 800d1b6:	9b07      	ldr	r3, [sp, #28]
 800d1b8:	1bda      	subs	r2, r3, r7
 800d1ba:	d004      	beq.n	800d1c6 <_dtoa_r+0x76e>
 800d1bc:	9904      	ldr	r1, [sp, #16]
 800d1be:	4620      	mov	r0, r4
 800d1c0:	f000 ff02 	bl	800dfc8 <__pow5mult>
 800d1c4:	9004      	str	r0, [sp, #16]
 800d1c6:	2101      	movs	r1, #1
 800d1c8:	4620      	mov	r0, r4
 800d1ca:	f000 fe5d 	bl	800de88 <__i2b>
 800d1ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d1d0:	4607      	mov	r7, r0
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	f000 81d0 	beq.w	800d578 <_dtoa_r+0xb20>
 800d1d8:	461a      	mov	r2, r3
 800d1da:	4601      	mov	r1, r0
 800d1dc:	4620      	mov	r0, r4
 800d1de:	f000 fef3 	bl	800dfc8 <__pow5mult>
 800d1e2:	9b06      	ldr	r3, [sp, #24]
 800d1e4:	2b01      	cmp	r3, #1
 800d1e6:	4607      	mov	r7, r0
 800d1e8:	dc40      	bgt.n	800d26c <_dtoa_r+0x814>
 800d1ea:	9b00      	ldr	r3, [sp, #0]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d139      	bne.n	800d264 <_dtoa_r+0x80c>
 800d1f0:	9b01      	ldr	r3, [sp, #4]
 800d1f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d136      	bne.n	800d268 <_dtoa_r+0x810>
 800d1fa:	9b01      	ldr	r3, [sp, #4]
 800d1fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d200:	0d1b      	lsrs	r3, r3, #20
 800d202:	051b      	lsls	r3, r3, #20
 800d204:	b12b      	cbz	r3, 800d212 <_dtoa_r+0x7ba>
 800d206:	9b05      	ldr	r3, [sp, #20]
 800d208:	3301      	adds	r3, #1
 800d20a:	9305      	str	r3, [sp, #20]
 800d20c:	f108 0801 	add.w	r8, r8, #1
 800d210:	2301      	movs	r3, #1
 800d212:	9307      	str	r3, [sp, #28]
 800d214:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d216:	2b00      	cmp	r3, #0
 800d218:	d12a      	bne.n	800d270 <_dtoa_r+0x818>
 800d21a:	2001      	movs	r0, #1
 800d21c:	e030      	b.n	800d280 <_dtoa_r+0x828>
 800d21e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d220:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d224:	e795      	b.n	800d152 <_dtoa_r+0x6fa>
 800d226:	9b07      	ldr	r3, [sp, #28]
 800d228:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800d22c:	42bb      	cmp	r3, r7
 800d22e:	bfbf      	itttt	lt
 800d230:	9b07      	ldrlt	r3, [sp, #28]
 800d232:	9707      	strlt	r7, [sp, #28]
 800d234:	1afa      	sublt	r2, r7, r3
 800d236:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d238:	bfbb      	ittet	lt
 800d23a:	189b      	addlt	r3, r3, r2
 800d23c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d23e:	1bdf      	subge	r7, r3, r7
 800d240:	2700      	movlt	r7, #0
 800d242:	f1b9 0f00 	cmp.w	r9, #0
 800d246:	bfb5      	itete	lt
 800d248:	9b05      	ldrlt	r3, [sp, #20]
 800d24a:	9d05      	ldrge	r5, [sp, #20]
 800d24c:	eba3 0509 	sublt.w	r5, r3, r9
 800d250:	464b      	movge	r3, r9
 800d252:	bfb8      	it	lt
 800d254:	2300      	movlt	r3, #0
 800d256:	e77e      	b.n	800d156 <_dtoa_r+0x6fe>
 800d258:	9f07      	ldr	r7, [sp, #28]
 800d25a:	9d05      	ldr	r5, [sp, #20]
 800d25c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d25e:	e783      	b.n	800d168 <_dtoa_r+0x710>
 800d260:	9a07      	ldr	r2, [sp, #28]
 800d262:	e7ab      	b.n	800d1bc <_dtoa_r+0x764>
 800d264:	2300      	movs	r3, #0
 800d266:	e7d4      	b.n	800d212 <_dtoa_r+0x7ba>
 800d268:	9b00      	ldr	r3, [sp, #0]
 800d26a:	e7d2      	b.n	800d212 <_dtoa_r+0x7ba>
 800d26c:	2300      	movs	r3, #0
 800d26e:	9307      	str	r3, [sp, #28]
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d276:	6918      	ldr	r0, [r3, #16]
 800d278:	f000 fdb8 	bl	800ddec <__hi0bits>
 800d27c:	f1c0 0020 	rsb	r0, r0, #32
 800d280:	4440      	add	r0, r8
 800d282:	f010 001f 	ands.w	r0, r0, #31
 800d286:	d047      	beq.n	800d318 <_dtoa_r+0x8c0>
 800d288:	f1c0 0320 	rsb	r3, r0, #32
 800d28c:	2b04      	cmp	r3, #4
 800d28e:	dd3b      	ble.n	800d308 <_dtoa_r+0x8b0>
 800d290:	9b05      	ldr	r3, [sp, #20]
 800d292:	f1c0 001c 	rsb	r0, r0, #28
 800d296:	4403      	add	r3, r0
 800d298:	9305      	str	r3, [sp, #20]
 800d29a:	4405      	add	r5, r0
 800d29c:	4480      	add	r8, r0
 800d29e:	9b05      	ldr	r3, [sp, #20]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	dd05      	ble.n	800d2b0 <_dtoa_r+0x858>
 800d2a4:	461a      	mov	r2, r3
 800d2a6:	9904      	ldr	r1, [sp, #16]
 800d2a8:	4620      	mov	r0, r4
 800d2aa:	f000 fedb 	bl	800e064 <__lshift>
 800d2ae:	9004      	str	r0, [sp, #16]
 800d2b0:	f1b8 0f00 	cmp.w	r8, #0
 800d2b4:	dd05      	ble.n	800d2c2 <_dtoa_r+0x86a>
 800d2b6:	4639      	mov	r1, r7
 800d2b8:	4642      	mov	r2, r8
 800d2ba:	4620      	mov	r0, r4
 800d2bc:	f000 fed2 	bl	800e064 <__lshift>
 800d2c0:	4607      	mov	r7, r0
 800d2c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2c4:	b353      	cbz	r3, 800d31c <_dtoa_r+0x8c4>
 800d2c6:	4639      	mov	r1, r7
 800d2c8:	9804      	ldr	r0, [sp, #16]
 800d2ca:	f000 ff1f 	bl	800e10c <__mcmp>
 800d2ce:	2800      	cmp	r0, #0
 800d2d0:	da24      	bge.n	800d31c <_dtoa_r+0x8c4>
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	220a      	movs	r2, #10
 800d2d6:	9904      	ldr	r1, [sp, #16]
 800d2d8:	4620      	mov	r0, r4
 800d2da:	f000 fd0e 	bl	800dcfa <__multadd>
 800d2de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2e0:	9004      	str	r0, [sp, #16]
 800d2e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	f000 814d 	beq.w	800d586 <_dtoa_r+0xb2e>
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	4631      	mov	r1, r6
 800d2f0:	220a      	movs	r2, #10
 800d2f2:	4620      	mov	r0, r4
 800d2f4:	f000 fd01 	bl	800dcfa <__multadd>
 800d2f8:	9b02      	ldr	r3, [sp, #8]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	4606      	mov	r6, r0
 800d2fe:	dc4f      	bgt.n	800d3a0 <_dtoa_r+0x948>
 800d300:	9b06      	ldr	r3, [sp, #24]
 800d302:	2b02      	cmp	r3, #2
 800d304:	dd4c      	ble.n	800d3a0 <_dtoa_r+0x948>
 800d306:	e011      	b.n	800d32c <_dtoa_r+0x8d4>
 800d308:	d0c9      	beq.n	800d29e <_dtoa_r+0x846>
 800d30a:	9a05      	ldr	r2, [sp, #20]
 800d30c:	331c      	adds	r3, #28
 800d30e:	441a      	add	r2, r3
 800d310:	9205      	str	r2, [sp, #20]
 800d312:	441d      	add	r5, r3
 800d314:	4498      	add	r8, r3
 800d316:	e7c2      	b.n	800d29e <_dtoa_r+0x846>
 800d318:	4603      	mov	r3, r0
 800d31a:	e7f6      	b.n	800d30a <_dtoa_r+0x8b2>
 800d31c:	f1b9 0f00 	cmp.w	r9, #0
 800d320:	dc38      	bgt.n	800d394 <_dtoa_r+0x93c>
 800d322:	9b06      	ldr	r3, [sp, #24]
 800d324:	2b02      	cmp	r3, #2
 800d326:	dd35      	ble.n	800d394 <_dtoa_r+0x93c>
 800d328:	f8cd 9008 	str.w	r9, [sp, #8]
 800d32c:	9b02      	ldr	r3, [sp, #8]
 800d32e:	b963      	cbnz	r3, 800d34a <_dtoa_r+0x8f2>
 800d330:	4639      	mov	r1, r7
 800d332:	2205      	movs	r2, #5
 800d334:	4620      	mov	r0, r4
 800d336:	f000 fce0 	bl	800dcfa <__multadd>
 800d33a:	4601      	mov	r1, r0
 800d33c:	4607      	mov	r7, r0
 800d33e:	9804      	ldr	r0, [sp, #16]
 800d340:	f000 fee4 	bl	800e10c <__mcmp>
 800d344:	2800      	cmp	r0, #0
 800d346:	f73f adcc 	bgt.w	800cee2 <_dtoa_r+0x48a>
 800d34a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d34c:	465d      	mov	r5, fp
 800d34e:	ea6f 0a03 	mvn.w	sl, r3
 800d352:	f04f 0900 	mov.w	r9, #0
 800d356:	4639      	mov	r1, r7
 800d358:	4620      	mov	r0, r4
 800d35a:	f000 fcb7 	bl	800dccc <_Bfree>
 800d35e:	2e00      	cmp	r6, #0
 800d360:	f43f aeb7 	beq.w	800d0d2 <_dtoa_r+0x67a>
 800d364:	f1b9 0f00 	cmp.w	r9, #0
 800d368:	d005      	beq.n	800d376 <_dtoa_r+0x91e>
 800d36a:	45b1      	cmp	r9, r6
 800d36c:	d003      	beq.n	800d376 <_dtoa_r+0x91e>
 800d36e:	4649      	mov	r1, r9
 800d370:	4620      	mov	r0, r4
 800d372:	f000 fcab 	bl	800dccc <_Bfree>
 800d376:	4631      	mov	r1, r6
 800d378:	4620      	mov	r0, r4
 800d37a:	f000 fca7 	bl	800dccc <_Bfree>
 800d37e:	e6a8      	b.n	800d0d2 <_dtoa_r+0x67a>
 800d380:	2700      	movs	r7, #0
 800d382:	463e      	mov	r6, r7
 800d384:	e7e1      	b.n	800d34a <_dtoa_r+0x8f2>
 800d386:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d38a:	463e      	mov	r6, r7
 800d38c:	e5a9      	b.n	800cee2 <_dtoa_r+0x48a>
 800d38e:	bf00      	nop
 800d390:	40240000 	.word	0x40240000
 800d394:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d396:	f8cd 9008 	str.w	r9, [sp, #8]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	f000 80fa 	beq.w	800d594 <_dtoa_r+0xb3c>
 800d3a0:	2d00      	cmp	r5, #0
 800d3a2:	dd05      	ble.n	800d3b0 <_dtoa_r+0x958>
 800d3a4:	4631      	mov	r1, r6
 800d3a6:	462a      	mov	r2, r5
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	f000 fe5b 	bl	800e064 <__lshift>
 800d3ae:	4606      	mov	r6, r0
 800d3b0:	9b07      	ldr	r3, [sp, #28]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d04c      	beq.n	800d450 <_dtoa_r+0x9f8>
 800d3b6:	6871      	ldr	r1, [r6, #4]
 800d3b8:	4620      	mov	r0, r4
 800d3ba:	f000 fc53 	bl	800dc64 <_Balloc>
 800d3be:	6932      	ldr	r2, [r6, #16]
 800d3c0:	3202      	adds	r2, #2
 800d3c2:	4605      	mov	r5, r0
 800d3c4:	0092      	lsls	r2, r2, #2
 800d3c6:	f106 010c 	add.w	r1, r6, #12
 800d3ca:	300c      	adds	r0, #12
 800d3cc:	f7fd fcac 	bl	800ad28 <memcpy>
 800d3d0:	2201      	movs	r2, #1
 800d3d2:	4629      	mov	r1, r5
 800d3d4:	4620      	mov	r0, r4
 800d3d6:	f000 fe45 	bl	800e064 <__lshift>
 800d3da:	9b00      	ldr	r3, [sp, #0]
 800d3dc:	f8cd b014 	str.w	fp, [sp, #20]
 800d3e0:	f003 0301 	and.w	r3, r3, #1
 800d3e4:	46b1      	mov	r9, r6
 800d3e6:	9307      	str	r3, [sp, #28]
 800d3e8:	4606      	mov	r6, r0
 800d3ea:	4639      	mov	r1, r7
 800d3ec:	9804      	ldr	r0, [sp, #16]
 800d3ee:	f7ff faa5 	bl	800c93c <quorem>
 800d3f2:	4649      	mov	r1, r9
 800d3f4:	4605      	mov	r5, r0
 800d3f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d3fa:	9804      	ldr	r0, [sp, #16]
 800d3fc:	f000 fe86 	bl	800e10c <__mcmp>
 800d400:	4632      	mov	r2, r6
 800d402:	9000      	str	r0, [sp, #0]
 800d404:	4639      	mov	r1, r7
 800d406:	4620      	mov	r0, r4
 800d408:	f000 fe9a 	bl	800e140 <__mdiff>
 800d40c:	68c3      	ldr	r3, [r0, #12]
 800d40e:	4602      	mov	r2, r0
 800d410:	bb03      	cbnz	r3, 800d454 <_dtoa_r+0x9fc>
 800d412:	4601      	mov	r1, r0
 800d414:	9008      	str	r0, [sp, #32]
 800d416:	9804      	ldr	r0, [sp, #16]
 800d418:	f000 fe78 	bl	800e10c <__mcmp>
 800d41c:	9a08      	ldr	r2, [sp, #32]
 800d41e:	4603      	mov	r3, r0
 800d420:	4611      	mov	r1, r2
 800d422:	4620      	mov	r0, r4
 800d424:	9308      	str	r3, [sp, #32]
 800d426:	f000 fc51 	bl	800dccc <_Bfree>
 800d42a:	9b08      	ldr	r3, [sp, #32]
 800d42c:	b9a3      	cbnz	r3, 800d458 <_dtoa_r+0xa00>
 800d42e:	9a06      	ldr	r2, [sp, #24]
 800d430:	b992      	cbnz	r2, 800d458 <_dtoa_r+0xa00>
 800d432:	9a07      	ldr	r2, [sp, #28]
 800d434:	b982      	cbnz	r2, 800d458 <_dtoa_r+0xa00>
 800d436:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d43a:	d029      	beq.n	800d490 <_dtoa_r+0xa38>
 800d43c:	9b00      	ldr	r3, [sp, #0]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	dd01      	ble.n	800d446 <_dtoa_r+0x9ee>
 800d442:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d446:	9b05      	ldr	r3, [sp, #20]
 800d448:	1c5d      	adds	r5, r3, #1
 800d44a:	f883 8000 	strb.w	r8, [r3]
 800d44e:	e782      	b.n	800d356 <_dtoa_r+0x8fe>
 800d450:	4630      	mov	r0, r6
 800d452:	e7c2      	b.n	800d3da <_dtoa_r+0x982>
 800d454:	2301      	movs	r3, #1
 800d456:	e7e3      	b.n	800d420 <_dtoa_r+0x9c8>
 800d458:	9a00      	ldr	r2, [sp, #0]
 800d45a:	2a00      	cmp	r2, #0
 800d45c:	db04      	blt.n	800d468 <_dtoa_r+0xa10>
 800d45e:	d125      	bne.n	800d4ac <_dtoa_r+0xa54>
 800d460:	9a06      	ldr	r2, [sp, #24]
 800d462:	bb1a      	cbnz	r2, 800d4ac <_dtoa_r+0xa54>
 800d464:	9a07      	ldr	r2, [sp, #28]
 800d466:	bb0a      	cbnz	r2, 800d4ac <_dtoa_r+0xa54>
 800d468:	2b00      	cmp	r3, #0
 800d46a:	ddec      	ble.n	800d446 <_dtoa_r+0x9ee>
 800d46c:	2201      	movs	r2, #1
 800d46e:	9904      	ldr	r1, [sp, #16]
 800d470:	4620      	mov	r0, r4
 800d472:	f000 fdf7 	bl	800e064 <__lshift>
 800d476:	4639      	mov	r1, r7
 800d478:	9004      	str	r0, [sp, #16]
 800d47a:	f000 fe47 	bl	800e10c <__mcmp>
 800d47e:	2800      	cmp	r0, #0
 800d480:	dc03      	bgt.n	800d48a <_dtoa_r+0xa32>
 800d482:	d1e0      	bne.n	800d446 <_dtoa_r+0x9ee>
 800d484:	f018 0f01 	tst.w	r8, #1
 800d488:	d0dd      	beq.n	800d446 <_dtoa_r+0x9ee>
 800d48a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d48e:	d1d8      	bne.n	800d442 <_dtoa_r+0x9ea>
 800d490:	9b05      	ldr	r3, [sp, #20]
 800d492:	9a05      	ldr	r2, [sp, #20]
 800d494:	1c5d      	adds	r5, r3, #1
 800d496:	2339      	movs	r3, #57	; 0x39
 800d498:	7013      	strb	r3, [r2, #0]
 800d49a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d49e:	2b39      	cmp	r3, #57	; 0x39
 800d4a0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d4a4:	d04f      	beq.n	800d546 <_dtoa_r+0xaee>
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	7013      	strb	r3, [r2, #0]
 800d4aa:	e754      	b.n	800d356 <_dtoa_r+0x8fe>
 800d4ac:	9a05      	ldr	r2, [sp, #20]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	f102 0501 	add.w	r5, r2, #1
 800d4b4:	dd06      	ble.n	800d4c4 <_dtoa_r+0xa6c>
 800d4b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d4ba:	d0e9      	beq.n	800d490 <_dtoa_r+0xa38>
 800d4bc:	f108 0801 	add.w	r8, r8, #1
 800d4c0:	9b05      	ldr	r3, [sp, #20]
 800d4c2:	e7c2      	b.n	800d44a <_dtoa_r+0x9f2>
 800d4c4:	9a02      	ldr	r2, [sp, #8]
 800d4c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d4ca:	eba5 030b 	sub.w	r3, r5, fp
 800d4ce:	4293      	cmp	r3, r2
 800d4d0:	d021      	beq.n	800d516 <_dtoa_r+0xabe>
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	220a      	movs	r2, #10
 800d4d6:	9904      	ldr	r1, [sp, #16]
 800d4d8:	4620      	mov	r0, r4
 800d4da:	f000 fc0e 	bl	800dcfa <__multadd>
 800d4de:	45b1      	cmp	r9, r6
 800d4e0:	9004      	str	r0, [sp, #16]
 800d4e2:	f04f 0300 	mov.w	r3, #0
 800d4e6:	f04f 020a 	mov.w	r2, #10
 800d4ea:	4649      	mov	r1, r9
 800d4ec:	4620      	mov	r0, r4
 800d4ee:	d105      	bne.n	800d4fc <_dtoa_r+0xaa4>
 800d4f0:	f000 fc03 	bl	800dcfa <__multadd>
 800d4f4:	4681      	mov	r9, r0
 800d4f6:	4606      	mov	r6, r0
 800d4f8:	9505      	str	r5, [sp, #20]
 800d4fa:	e776      	b.n	800d3ea <_dtoa_r+0x992>
 800d4fc:	f000 fbfd 	bl	800dcfa <__multadd>
 800d500:	4631      	mov	r1, r6
 800d502:	4681      	mov	r9, r0
 800d504:	2300      	movs	r3, #0
 800d506:	220a      	movs	r2, #10
 800d508:	4620      	mov	r0, r4
 800d50a:	f000 fbf6 	bl	800dcfa <__multadd>
 800d50e:	4606      	mov	r6, r0
 800d510:	e7f2      	b.n	800d4f8 <_dtoa_r+0xaa0>
 800d512:	f04f 0900 	mov.w	r9, #0
 800d516:	2201      	movs	r2, #1
 800d518:	9904      	ldr	r1, [sp, #16]
 800d51a:	4620      	mov	r0, r4
 800d51c:	f000 fda2 	bl	800e064 <__lshift>
 800d520:	4639      	mov	r1, r7
 800d522:	9004      	str	r0, [sp, #16]
 800d524:	f000 fdf2 	bl	800e10c <__mcmp>
 800d528:	2800      	cmp	r0, #0
 800d52a:	dcb6      	bgt.n	800d49a <_dtoa_r+0xa42>
 800d52c:	d102      	bne.n	800d534 <_dtoa_r+0xadc>
 800d52e:	f018 0f01 	tst.w	r8, #1
 800d532:	d1b2      	bne.n	800d49a <_dtoa_r+0xa42>
 800d534:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d538:	2b30      	cmp	r3, #48	; 0x30
 800d53a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d53e:	f47f af0a 	bne.w	800d356 <_dtoa_r+0x8fe>
 800d542:	4615      	mov	r5, r2
 800d544:	e7f6      	b.n	800d534 <_dtoa_r+0xadc>
 800d546:	4593      	cmp	fp, r2
 800d548:	d105      	bne.n	800d556 <_dtoa_r+0xafe>
 800d54a:	2331      	movs	r3, #49	; 0x31
 800d54c:	f10a 0a01 	add.w	sl, sl, #1
 800d550:	f88b 3000 	strb.w	r3, [fp]
 800d554:	e6ff      	b.n	800d356 <_dtoa_r+0x8fe>
 800d556:	4615      	mov	r5, r2
 800d558:	e79f      	b.n	800d49a <_dtoa_r+0xa42>
 800d55a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d5c0 <_dtoa_r+0xb68>
 800d55e:	e007      	b.n	800d570 <_dtoa_r+0xb18>
 800d560:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d562:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d5c4 <_dtoa_r+0xb6c>
 800d566:	b11b      	cbz	r3, 800d570 <_dtoa_r+0xb18>
 800d568:	f10b 0308 	add.w	r3, fp, #8
 800d56c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d56e:	6013      	str	r3, [r2, #0]
 800d570:	4658      	mov	r0, fp
 800d572:	b017      	add	sp, #92	; 0x5c
 800d574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d578:	9b06      	ldr	r3, [sp, #24]
 800d57a:	2b01      	cmp	r3, #1
 800d57c:	f77f ae35 	ble.w	800d1ea <_dtoa_r+0x792>
 800d580:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d582:	9307      	str	r3, [sp, #28]
 800d584:	e649      	b.n	800d21a <_dtoa_r+0x7c2>
 800d586:	9b02      	ldr	r3, [sp, #8]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	dc03      	bgt.n	800d594 <_dtoa_r+0xb3c>
 800d58c:	9b06      	ldr	r3, [sp, #24]
 800d58e:	2b02      	cmp	r3, #2
 800d590:	f73f aecc 	bgt.w	800d32c <_dtoa_r+0x8d4>
 800d594:	465d      	mov	r5, fp
 800d596:	4639      	mov	r1, r7
 800d598:	9804      	ldr	r0, [sp, #16]
 800d59a:	f7ff f9cf 	bl	800c93c <quorem>
 800d59e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d5a2:	f805 8b01 	strb.w	r8, [r5], #1
 800d5a6:	9a02      	ldr	r2, [sp, #8]
 800d5a8:	eba5 030b 	sub.w	r3, r5, fp
 800d5ac:	429a      	cmp	r2, r3
 800d5ae:	ddb0      	ble.n	800d512 <_dtoa_r+0xaba>
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	220a      	movs	r2, #10
 800d5b4:	9904      	ldr	r1, [sp, #16]
 800d5b6:	4620      	mov	r0, r4
 800d5b8:	f000 fb9f 	bl	800dcfa <__multadd>
 800d5bc:	9004      	str	r0, [sp, #16]
 800d5be:	e7ea      	b.n	800d596 <_dtoa_r+0xb3e>
 800d5c0:	08011500 	.word	0x08011500
 800d5c4:	08011580 	.word	0x08011580

0800d5c8 <rshift>:
 800d5c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5ca:	6906      	ldr	r6, [r0, #16]
 800d5cc:	114b      	asrs	r3, r1, #5
 800d5ce:	429e      	cmp	r6, r3
 800d5d0:	f100 0414 	add.w	r4, r0, #20
 800d5d4:	dd30      	ble.n	800d638 <rshift+0x70>
 800d5d6:	f011 011f 	ands.w	r1, r1, #31
 800d5da:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800d5de:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800d5e2:	d108      	bne.n	800d5f6 <rshift+0x2e>
 800d5e4:	4621      	mov	r1, r4
 800d5e6:	42b2      	cmp	r2, r6
 800d5e8:	460b      	mov	r3, r1
 800d5ea:	d211      	bcs.n	800d610 <rshift+0x48>
 800d5ec:	f852 3b04 	ldr.w	r3, [r2], #4
 800d5f0:	f841 3b04 	str.w	r3, [r1], #4
 800d5f4:	e7f7      	b.n	800d5e6 <rshift+0x1e>
 800d5f6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800d5fa:	f1c1 0c20 	rsb	ip, r1, #32
 800d5fe:	40cd      	lsrs	r5, r1
 800d600:	3204      	adds	r2, #4
 800d602:	4623      	mov	r3, r4
 800d604:	42b2      	cmp	r2, r6
 800d606:	4617      	mov	r7, r2
 800d608:	d30c      	bcc.n	800d624 <rshift+0x5c>
 800d60a:	601d      	str	r5, [r3, #0]
 800d60c:	b105      	cbz	r5, 800d610 <rshift+0x48>
 800d60e:	3304      	adds	r3, #4
 800d610:	1b1a      	subs	r2, r3, r4
 800d612:	42a3      	cmp	r3, r4
 800d614:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d618:	bf08      	it	eq
 800d61a:	2300      	moveq	r3, #0
 800d61c:	6102      	str	r2, [r0, #16]
 800d61e:	bf08      	it	eq
 800d620:	6143      	streq	r3, [r0, #20]
 800d622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d624:	683f      	ldr	r7, [r7, #0]
 800d626:	fa07 f70c 	lsl.w	r7, r7, ip
 800d62a:	433d      	orrs	r5, r7
 800d62c:	f843 5b04 	str.w	r5, [r3], #4
 800d630:	f852 5b04 	ldr.w	r5, [r2], #4
 800d634:	40cd      	lsrs	r5, r1
 800d636:	e7e5      	b.n	800d604 <rshift+0x3c>
 800d638:	4623      	mov	r3, r4
 800d63a:	e7e9      	b.n	800d610 <rshift+0x48>

0800d63c <__hexdig_fun>:
 800d63c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d640:	2b09      	cmp	r3, #9
 800d642:	d802      	bhi.n	800d64a <__hexdig_fun+0xe>
 800d644:	3820      	subs	r0, #32
 800d646:	b2c0      	uxtb	r0, r0
 800d648:	4770      	bx	lr
 800d64a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d64e:	2b05      	cmp	r3, #5
 800d650:	d801      	bhi.n	800d656 <__hexdig_fun+0x1a>
 800d652:	3847      	subs	r0, #71	; 0x47
 800d654:	e7f7      	b.n	800d646 <__hexdig_fun+0xa>
 800d656:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d65a:	2b05      	cmp	r3, #5
 800d65c:	d801      	bhi.n	800d662 <__hexdig_fun+0x26>
 800d65e:	3827      	subs	r0, #39	; 0x27
 800d660:	e7f1      	b.n	800d646 <__hexdig_fun+0xa>
 800d662:	2000      	movs	r0, #0
 800d664:	4770      	bx	lr

0800d666 <__gethex>:
 800d666:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d66a:	b08b      	sub	sp, #44	; 0x2c
 800d66c:	468a      	mov	sl, r1
 800d66e:	9002      	str	r0, [sp, #8]
 800d670:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d672:	9306      	str	r3, [sp, #24]
 800d674:	4690      	mov	r8, r2
 800d676:	f000 fad0 	bl	800dc1a <__localeconv_l>
 800d67a:	6803      	ldr	r3, [r0, #0]
 800d67c:	9303      	str	r3, [sp, #12]
 800d67e:	4618      	mov	r0, r3
 800d680:	f7f2 fdb6 	bl	80001f0 <strlen>
 800d684:	9b03      	ldr	r3, [sp, #12]
 800d686:	9001      	str	r0, [sp, #4]
 800d688:	4403      	add	r3, r0
 800d68a:	f04f 0b00 	mov.w	fp, #0
 800d68e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d692:	9307      	str	r3, [sp, #28]
 800d694:	f8da 3000 	ldr.w	r3, [sl]
 800d698:	3302      	adds	r3, #2
 800d69a:	461f      	mov	r7, r3
 800d69c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d6a0:	2830      	cmp	r0, #48	; 0x30
 800d6a2:	d06c      	beq.n	800d77e <__gethex+0x118>
 800d6a4:	f7ff ffca 	bl	800d63c <__hexdig_fun>
 800d6a8:	4604      	mov	r4, r0
 800d6aa:	2800      	cmp	r0, #0
 800d6ac:	d16a      	bne.n	800d784 <__gethex+0x11e>
 800d6ae:	9a01      	ldr	r2, [sp, #4]
 800d6b0:	9903      	ldr	r1, [sp, #12]
 800d6b2:	4638      	mov	r0, r7
 800d6b4:	f7fe fa80 	bl	800bbb8 <strncmp>
 800d6b8:	2800      	cmp	r0, #0
 800d6ba:	d166      	bne.n	800d78a <__gethex+0x124>
 800d6bc:	9b01      	ldr	r3, [sp, #4]
 800d6be:	5cf8      	ldrb	r0, [r7, r3]
 800d6c0:	18fe      	adds	r6, r7, r3
 800d6c2:	f7ff ffbb 	bl	800d63c <__hexdig_fun>
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	d062      	beq.n	800d790 <__gethex+0x12a>
 800d6ca:	4633      	mov	r3, r6
 800d6cc:	7818      	ldrb	r0, [r3, #0]
 800d6ce:	2830      	cmp	r0, #48	; 0x30
 800d6d0:	461f      	mov	r7, r3
 800d6d2:	f103 0301 	add.w	r3, r3, #1
 800d6d6:	d0f9      	beq.n	800d6cc <__gethex+0x66>
 800d6d8:	f7ff ffb0 	bl	800d63c <__hexdig_fun>
 800d6dc:	fab0 f580 	clz	r5, r0
 800d6e0:	096d      	lsrs	r5, r5, #5
 800d6e2:	4634      	mov	r4, r6
 800d6e4:	f04f 0b01 	mov.w	fp, #1
 800d6e8:	463a      	mov	r2, r7
 800d6ea:	4616      	mov	r6, r2
 800d6ec:	3201      	adds	r2, #1
 800d6ee:	7830      	ldrb	r0, [r6, #0]
 800d6f0:	f7ff ffa4 	bl	800d63c <__hexdig_fun>
 800d6f4:	2800      	cmp	r0, #0
 800d6f6:	d1f8      	bne.n	800d6ea <__gethex+0x84>
 800d6f8:	9a01      	ldr	r2, [sp, #4]
 800d6fa:	9903      	ldr	r1, [sp, #12]
 800d6fc:	4630      	mov	r0, r6
 800d6fe:	f7fe fa5b 	bl	800bbb8 <strncmp>
 800d702:	b950      	cbnz	r0, 800d71a <__gethex+0xb4>
 800d704:	b954      	cbnz	r4, 800d71c <__gethex+0xb6>
 800d706:	9b01      	ldr	r3, [sp, #4]
 800d708:	18f4      	adds	r4, r6, r3
 800d70a:	4622      	mov	r2, r4
 800d70c:	4616      	mov	r6, r2
 800d70e:	3201      	adds	r2, #1
 800d710:	7830      	ldrb	r0, [r6, #0]
 800d712:	f7ff ff93 	bl	800d63c <__hexdig_fun>
 800d716:	2800      	cmp	r0, #0
 800d718:	d1f8      	bne.n	800d70c <__gethex+0xa6>
 800d71a:	b10c      	cbz	r4, 800d720 <__gethex+0xba>
 800d71c:	1ba4      	subs	r4, r4, r6
 800d71e:	00a4      	lsls	r4, r4, #2
 800d720:	7833      	ldrb	r3, [r6, #0]
 800d722:	2b50      	cmp	r3, #80	; 0x50
 800d724:	d001      	beq.n	800d72a <__gethex+0xc4>
 800d726:	2b70      	cmp	r3, #112	; 0x70
 800d728:	d140      	bne.n	800d7ac <__gethex+0x146>
 800d72a:	7873      	ldrb	r3, [r6, #1]
 800d72c:	2b2b      	cmp	r3, #43	; 0x2b
 800d72e:	d031      	beq.n	800d794 <__gethex+0x12e>
 800d730:	2b2d      	cmp	r3, #45	; 0x2d
 800d732:	d033      	beq.n	800d79c <__gethex+0x136>
 800d734:	1c71      	adds	r1, r6, #1
 800d736:	f04f 0900 	mov.w	r9, #0
 800d73a:	7808      	ldrb	r0, [r1, #0]
 800d73c:	f7ff ff7e 	bl	800d63c <__hexdig_fun>
 800d740:	1e43      	subs	r3, r0, #1
 800d742:	b2db      	uxtb	r3, r3
 800d744:	2b18      	cmp	r3, #24
 800d746:	d831      	bhi.n	800d7ac <__gethex+0x146>
 800d748:	f1a0 0210 	sub.w	r2, r0, #16
 800d74c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d750:	f7ff ff74 	bl	800d63c <__hexdig_fun>
 800d754:	1e43      	subs	r3, r0, #1
 800d756:	b2db      	uxtb	r3, r3
 800d758:	2b18      	cmp	r3, #24
 800d75a:	d922      	bls.n	800d7a2 <__gethex+0x13c>
 800d75c:	f1b9 0f00 	cmp.w	r9, #0
 800d760:	d000      	beq.n	800d764 <__gethex+0xfe>
 800d762:	4252      	negs	r2, r2
 800d764:	4414      	add	r4, r2
 800d766:	f8ca 1000 	str.w	r1, [sl]
 800d76a:	b30d      	cbz	r5, 800d7b0 <__gethex+0x14a>
 800d76c:	f1bb 0f00 	cmp.w	fp, #0
 800d770:	bf0c      	ite	eq
 800d772:	2706      	moveq	r7, #6
 800d774:	2700      	movne	r7, #0
 800d776:	4638      	mov	r0, r7
 800d778:	b00b      	add	sp, #44	; 0x2c
 800d77a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d77e:	f10b 0b01 	add.w	fp, fp, #1
 800d782:	e78a      	b.n	800d69a <__gethex+0x34>
 800d784:	2500      	movs	r5, #0
 800d786:	462c      	mov	r4, r5
 800d788:	e7ae      	b.n	800d6e8 <__gethex+0x82>
 800d78a:	463e      	mov	r6, r7
 800d78c:	2501      	movs	r5, #1
 800d78e:	e7c7      	b.n	800d720 <__gethex+0xba>
 800d790:	4604      	mov	r4, r0
 800d792:	e7fb      	b.n	800d78c <__gethex+0x126>
 800d794:	f04f 0900 	mov.w	r9, #0
 800d798:	1cb1      	adds	r1, r6, #2
 800d79a:	e7ce      	b.n	800d73a <__gethex+0xd4>
 800d79c:	f04f 0901 	mov.w	r9, #1
 800d7a0:	e7fa      	b.n	800d798 <__gethex+0x132>
 800d7a2:	230a      	movs	r3, #10
 800d7a4:	fb03 0202 	mla	r2, r3, r2, r0
 800d7a8:	3a10      	subs	r2, #16
 800d7aa:	e7cf      	b.n	800d74c <__gethex+0xe6>
 800d7ac:	4631      	mov	r1, r6
 800d7ae:	e7da      	b.n	800d766 <__gethex+0x100>
 800d7b0:	1bf3      	subs	r3, r6, r7
 800d7b2:	3b01      	subs	r3, #1
 800d7b4:	4629      	mov	r1, r5
 800d7b6:	2b07      	cmp	r3, #7
 800d7b8:	dc49      	bgt.n	800d84e <__gethex+0x1e8>
 800d7ba:	9802      	ldr	r0, [sp, #8]
 800d7bc:	f000 fa52 	bl	800dc64 <_Balloc>
 800d7c0:	9b01      	ldr	r3, [sp, #4]
 800d7c2:	f100 0914 	add.w	r9, r0, #20
 800d7c6:	f04f 0b00 	mov.w	fp, #0
 800d7ca:	f1c3 0301 	rsb	r3, r3, #1
 800d7ce:	4605      	mov	r5, r0
 800d7d0:	f8cd 9010 	str.w	r9, [sp, #16]
 800d7d4:	46da      	mov	sl, fp
 800d7d6:	9308      	str	r3, [sp, #32]
 800d7d8:	42b7      	cmp	r7, r6
 800d7da:	d33b      	bcc.n	800d854 <__gethex+0x1ee>
 800d7dc:	9804      	ldr	r0, [sp, #16]
 800d7de:	f840 ab04 	str.w	sl, [r0], #4
 800d7e2:	eba0 0009 	sub.w	r0, r0, r9
 800d7e6:	1080      	asrs	r0, r0, #2
 800d7e8:	6128      	str	r0, [r5, #16]
 800d7ea:	0147      	lsls	r7, r0, #5
 800d7ec:	4650      	mov	r0, sl
 800d7ee:	f000 fafd 	bl	800ddec <__hi0bits>
 800d7f2:	f8d8 6000 	ldr.w	r6, [r8]
 800d7f6:	1a3f      	subs	r7, r7, r0
 800d7f8:	42b7      	cmp	r7, r6
 800d7fa:	dd64      	ble.n	800d8c6 <__gethex+0x260>
 800d7fc:	1bbf      	subs	r7, r7, r6
 800d7fe:	4639      	mov	r1, r7
 800d800:	4628      	mov	r0, r5
 800d802:	f000 fe0d 	bl	800e420 <__any_on>
 800d806:	4682      	mov	sl, r0
 800d808:	b178      	cbz	r0, 800d82a <__gethex+0x1c4>
 800d80a:	1e7b      	subs	r3, r7, #1
 800d80c:	1159      	asrs	r1, r3, #5
 800d80e:	f003 021f 	and.w	r2, r3, #31
 800d812:	f04f 0a01 	mov.w	sl, #1
 800d816:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d81a:	fa0a f202 	lsl.w	r2, sl, r2
 800d81e:	420a      	tst	r2, r1
 800d820:	d003      	beq.n	800d82a <__gethex+0x1c4>
 800d822:	4553      	cmp	r3, sl
 800d824:	dc46      	bgt.n	800d8b4 <__gethex+0x24e>
 800d826:	f04f 0a02 	mov.w	sl, #2
 800d82a:	4639      	mov	r1, r7
 800d82c:	4628      	mov	r0, r5
 800d82e:	f7ff fecb 	bl	800d5c8 <rshift>
 800d832:	443c      	add	r4, r7
 800d834:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d838:	42a3      	cmp	r3, r4
 800d83a:	da52      	bge.n	800d8e2 <__gethex+0x27c>
 800d83c:	4629      	mov	r1, r5
 800d83e:	9802      	ldr	r0, [sp, #8]
 800d840:	f000 fa44 	bl	800dccc <_Bfree>
 800d844:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d846:	2300      	movs	r3, #0
 800d848:	6013      	str	r3, [r2, #0]
 800d84a:	27a3      	movs	r7, #163	; 0xa3
 800d84c:	e793      	b.n	800d776 <__gethex+0x110>
 800d84e:	3101      	adds	r1, #1
 800d850:	105b      	asrs	r3, r3, #1
 800d852:	e7b0      	b.n	800d7b6 <__gethex+0x150>
 800d854:	1e73      	subs	r3, r6, #1
 800d856:	9305      	str	r3, [sp, #20]
 800d858:	9a07      	ldr	r2, [sp, #28]
 800d85a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d85e:	4293      	cmp	r3, r2
 800d860:	d018      	beq.n	800d894 <__gethex+0x22e>
 800d862:	f1bb 0f20 	cmp.w	fp, #32
 800d866:	d107      	bne.n	800d878 <__gethex+0x212>
 800d868:	9b04      	ldr	r3, [sp, #16]
 800d86a:	f8c3 a000 	str.w	sl, [r3]
 800d86e:	3304      	adds	r3, #4
 800d870:	f04f 0a00 	mov.w	sl, #0
 800d874:	9304      	str	r3, [sp, #16]
 800d876:	46d3      	mov	fp, sl
 800d878:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d87c:	f7ff fede 	bl	800d63c <__hexdig_fun>
 800d880:	f000 000f 	and.w	r0, r0, #15
 800d884:	fa00 f00b 	lsl.w	r0, r0, fp
 800d888:	ea4a 0a00 	orr.w	sl, sl, r0
 800d88c:	f10b 0b04 	add.w	fp, fp, #4
 800d890:	9b05      	ldr	r3, [sp, #20]
 800d892:	e00d      	b.n	800d8b0 <__gethex+0x24a>
 800d894:	9b05      	ldr	r3, [sp, #20]
 800d896:	9a08      	ldr	r2, [sp, #32]
 800d898:	4413      	add	r3, r2
 800d89a:	42bb      	cmp	r3, r7
 800d89c:	d3e1      	bcc.n	800d862 <__gethex+0x1fc>
 800d89e:	4618      	mov	r0, r3
 800d8a0:	9a01      	ldr	r2, [sp, #4]
 800d8a2:	9903      	ldr	r1, [sp, #12]
 800d8a4:	9309      	str	r3, [sp, #36]	; 0x24
 800d8a6:	f7fe f987 	bl	800bbb8 <strncmp>
 800d8aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8ac:	2800      	cmp	r0, #0
 800d8ae:	d1d8      	bne.n	800d862 <__gethex+0x1fc>
 800d8b0:	461e      	mov	r6, r3
 800d8b2:	e791      	b.n	800d7d8 <__gethex+0x172>
 800d8b4:	1eb9      	subs	r1, r7, #2
 800d8b6:	4628      	mov	r0, r5
 800d8b8:	f000 fdb2 	bl	800e420 <__any_on>
 800d8bc:	2800      	cmp	r0, #0
 800d8be:	d0b2      	beq.n	800d826 <__gethex+0x1c0>
 800d8c0:	f04f 0a03 	mov.w	sl, #3
 800d8c4:	e7b1      	b.n	800d82a <__gethex+0x1c4>
 800d8c6:	da09      	bge.n	800d8dc <__gethex+0x276>
 800d8c8:	1bf7      	subs	r7, r6, r7
 800d8ca:	4629      	mov	r1, r5
 800d8cc:	463a      	mov	r2, r7
 800d8ce:	9802      	ldr	r0, [sp, #8]
 800d8d0:	f000 fbc8 	bl	800e064 <__lshift>
 800d8d4:	1be4      	subs	r4, r4, r7
 800d8d6:	4605      	mov	r5, r0
 800d8d8:	f100 0914 	add.w	r9, r0, #20
 800d8dc:	f04f 0a00 	mov.w	sl, #0
 800d8e0:	e7a8      	b.n	800d834 <__gethex+0x1ce>
 800d8e2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d8e6:	42a0      	cmp	r0, r4
 800d8e8:	dd6a      	ble.n	800d9c0 <__gethex+0x35a>
 800d8ea:	1b04      	subs	r4, r0, r4
 800d8ec:	42a6      	cmp	r6, r4
 800d8ee:	dc2e      	bgt.n	800d94e <__gethex+0x2e8>
 800d8f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d8f4:	2b02      	cmp	r3, #2
 800d8f6:	d022      	beq.n	800d93e <__gethex+0x2d8>
 800d8f8:	2b03      	cmp	r3, #3
 800d8fa:	d024      	beq.n	800d946 <__gethex+0x2e0>
 800d8fc:	2b01      	cmp	r3, #1
 800d8fe:	d115      	bne.n	800d92c <__gethex+0x2c6>
 800d900:	42a6      	cmp	r6, r4
 800d902:	d113      	bne.n	800d92c <__gethex+0x2c6>
 800d904:	2e01      	cmp	r6, #1
 800d906:	dc0b      	bgt.n	800d920 <__gethex+0x2ba>
 800d908:	9a06      	ldr	r2, [sp, #24]
 800d90a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d90e:	6013      	str	r3, [r2, #0]
 800d910:	2301      	movs	r3, #1
 800d912:	612b      	str	r3, [r5, #16]
 800d914:	f8c9 3000 	str.w	r3, [r9]
 800d918:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d91a:	2762      	movs	r7, #98	; 0x62
 800d91c:	601d      	str	r5, [r3, #0]
 800d91e:	e72a      	b.n	800d776 <__gethex+0x110>
 800d920:	1e71      	subs	r1, r6, #1
 800d922:	4628      	mov	r0, r5
 800d924:	f000 fd7c 	bl	800e420 <__any_on>
 800d928:	2800      	cmp	r0, #0
 800d92a:	d1ed      	bne.n	800d908 <__gethex+0x2a2>
 800d92c:	4629      	mov	r1, r5
 800d92e:	9802      	ldr	r0, [sp, #8]
 800d930:	f000 f9cc 	bl	800dccc <_Bfree>
 800d934:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d936:	2300      	movs	r3, #0
 800d938:	6013      	str	r3, [r2, #0]
 800d93a:	2750      	movs	r7, #80	; 0x50
 800d93c:	e71b      	b.n	800d776 <__gethex+0x110>
 800d93e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d940:	2b00      	cmp	r3, #0
 800d942:	d0e1      	beq.n	800d908 <__gethex+0x2a2>
 800d944:	e7f2      	b.n	800d92c <__gethex+0x2c6>
 800d946:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d1dd      	bne.n	800d908 <__gethex+0x2a2>
 800d94c:	e7ee      	b.n	800d92c <__gethex+0x2c6>
 800d94e:	1e67      	subs	r7, r4, #1
 800d950:	f1ba 0f00 	cmp.w	sl, #0
 800d954:	d131      	bne.n	800d9ba <__gethex+0x354>
 800d956:	b127      	cbz	r7, 800d962 <__gethex+0x2fc>
 800d958:	4639      	mov	r1, r7
 800d95a:	4628      	mov	r0, r5
 800d95c:	f000 fd60 	bl	800e420 <__any_on>
 800d960:	4682      	mov	sl, r0
 800d962:	117a      	asrs	r2, r7, #5
 800d964:	2301      	movs	r3, #1
 800d966:	f007 071f 	and.w	r7, r7, #31
 800d96a:	fa03 f707 	lsl.w	r7, r3, r7
 800d96e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800d972:	4621      	mov	r1, r4
 800d974:	421f      	tst	r7, r3
 800d976:	4628      	mov	r0, r5
 800d978:	bf18      	it	ne
 800d97a:	f04a 0a02 	orrne.w	sl, sl, #2
 800d97e:	1b36      	subs	r6, r6, r4
 800d980:	f7ff fe22 	bl	800d5c8 <rshift>
 800d984:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800d988:	2702      	movs	r7, #2
 800d98a:	f1ba 0f00 	cmp.w	sl, #0
 800d98e:	d048      	beq.n	800da22 <__gethex+0x3bc>
 800d990:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d994:	2b02      	cmp	r3, #2
 800d996:	d015      	beq.n	800d9c4 <__gethex+0x35e>
 800d998:	2b03      	cmp	r3, #3
 800d99a:	d017      	beq.n	800d9cc <__gethex+0x366>
 800d99c:	2b01      	cmp	r3, #1
 800d99e:	d109      	bne.n	800d9b4 <__gethex+0x34e>
 800d9a0:	f01a 0f02 	tst.w	sl, #2
 800d9a4:	d006      	beq.n	800d9b4 <__gethex+0x34e>
 800d9a6:	f8d9 3000 	ldr.w	r3, [r9]
 800d9aa:	ea4a 0a03 	orr.w	sl, sl, r3
 800d9ae:	f01a 0f01 	tst.w	sl, #1
 800d9b2:	d10e      	bne.n	800d9d2 <__gethex+0x36c>
 800d9b4:	f047 0710 	orr.w	r7, r7, #16
 800d9b8:	e033      	b.n	800da22 <__gethex+0x3bc>
 800d9ba:	f04f 0a01 	mov.w	sl, #1
 800d9be:	e7d0      	b.n	800d962 <__gethex+0x2fc>
 800d9c0:	2701      	movs	r7, #1
 800d9c2:	e7e2      	b.n	800d98a <__gethex+0x324>
 800d9c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d9c6:	f1c3 0301 	rsb	r3, r3, #1
 800d9ca:	9315      	str	r3, [sp, #84]	; 0x54
 800d9cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d0f0      	beq.n	800d9b4 <__gethex+0x34e>
 800d9d2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800d9d6:	f105 0314 	add.w	r3, r5, #20
 800d9da:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800d9de:	eb03 010a 	add.w	r1, r3, sl
 800d9e2:	f04f 0c00 	mov.w	ip, #0
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9ec:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800d9f0:	d01c      	beq.n	800da2c <__gethex+0x3c6>
 800d9f2:	3201      	adds	r2, #1
 800d9f4:	6002      	str	r2, [r0, #0]
 800d9f6:	2f02      	cmp	r7, #2
 800d9f8:	f105 0314 	add.w	r3, r5, #20
 800d9fc:	d138      	bne.n	800da70 <__gethex+0x40a>
 800d9fe:	f8d8 2000 	ldr.w	r2, [r8]
 800da02:	3a01      	subs	r2, #1
 800da04:	42b2      	cmp	r2, r6
 800da06:	d10a      	bne.n	800da1e <__gethex+0x3b8>
 800da08:	1171      	asrs	r1, r6, #5
 800da0a:	2201      	movs	r2, #1
 800da0c:	f006 061f 	and.w	r6, r6, #31
 800da10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800da14:	fa02 f606 	lsl.w	r6, r2, r6
 800da18:	421e      	tst	r6, r3
 800da1a:	bf18      	it	ne
 800da1c:	4617      	movne	r7, r2
 800da1e:	f047 0720 	orr.w	r7, r7, #32
 800da22:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800da24:	601d      	str	r5, [r3, #0]
 800da26:	9b06      	ldr	r3, [sp, #24]
 800da28:	601c      	str	r4, [r3, #0]
 800da2a:	e6a4      	b.n	800d776 <__gethex+0x110>
 800da2c:	4299      	cmp	r1, r3
 800da2e:	f843 cc04 	str.w	ip, [r3, #-4]
 800da32:	d8d8      	bhi.n	800d9e6 <__gethex+0x380>
 800da34:	68ab      	ldr	r3, [r5, #8]
 800da36:	4599      	cmp	r9, r3
 800da38:	db12      	blt.n	800da60 <__gethex+0x3fa>
 800da3a:	6869      	ldr	r1, [r5, #4]
 800da3c:	9802      	ldr	r0, [sp, #8]
 800da3e:	3101      	adds	r1, #1
 800da40:	f000 f910 	bl	800dc64 <_Balloc>
 800da44:	692a      	ldr	r2, [r5, #16]
 800da46:	3202      	adds	r2, #2
 800da48:	f105 010c 	add.w	r1, r5, #12
 800da4c:	4683      	mov	fp, r0
 800da4e:	0092      	lsls	r2, r2, #2
 800da50:	300c      	adds	r0, #12
 800da52:	f7fd f969 	bl	800ad28 <memcpy>
 800da56:	4629      	mov	r1, r5
 800da58:	9802      	ldr	r0, [sp, #8]
 800da5a:	f000 f937 	bl	800dccc <_Bfree>
 800da5e:	465d      	mov	r5, fp
 800da60:	692b      	ldr	r3, [r5, #16]
 800da62:	1c5a      	adds	r2, r3, #1
 800da64:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800da68:	612a      	str	r2, [r5, #16]
 800da6a:	2201      	movs	r2, #1
 800da6c:	615a      	str	r2, [r3, #20]
 800da6e:	e7c2      	b.n	800d9f6 <__gethex+0x390>
 800da70:	692a      	ldr	r2, [r5, #16]
 800da72:	454a      	cmp	r2, r9
 800da74:	dd0b      	ble.n	800da8e <__gethex+0x428>
 800da76:	2101      	movs	r1, #1
 800da78:	4628      	mov	r0, r5
 800da7a:	f7ff fda5 	bl	800d5c8 <rshift>
 800da7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da82:	3401      	adds	r4, #1
 800da84:	42a3      	cmp	r3, r4
 800da86:	f6ff aed9 	blt.w	800d83c <__gethex+0x1d6>
 800da8a:	2701      	movs	r7, #1
 800da8c:	e7c7      	b.n	800da1e <__gethex+0x3b8>
 800da8e:	f016 061f 	ands.w	r6, r6, #31
 800da92:	d0fa      	beq.n	800da8a <__gethex+0x424>
 800da94:	449a      	add	sl, r3
 800da96:	f1c6 0620 	rsb	r6, r6, #32
 800da9a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800da9e:	f000 f9a5 	bl	800ddec <__hi0bits>
 800daa2:	42b0      	cmp	r0, r6
 800daa4:	dbe7      	blt.n	800da76 <__gethex+0x410>
 800daa6:	e7f0      	b.n	800da8a <__gethex+0x424>

0800daa8 <L_shift>:
 800daa8:	f1c2 0208 	rsb	r2, r2, #8
 800daac:	0092      	lsls	r2, r2, #2
 800daae:	b570      	push	{r4, r5, r6, lr}
 800dab0:	f1c2 0620 	rsb	r6, r2, #32
 800dab4:	6843      	ldr	r3, [r0, #4]
 800dab6:	6804      	ldr	r4, [r0, #0]
 800dab8:	fa03 f506 	lsl.w	r5, r3, r6
 800dabc:	432c      	orrs	r4, r5
 800dabe:	40d3      	lsrs	r3, r2
 800dac0:	6004      	str	r4, [r0, #0]
 800dac2:	f840 3f04 	str.w	r3, [r0, #4]!
 800dac6:	4288      	cmp	r0, r1
 800dac8:	d3f4      	bcc.n	800dab4 <L_shift+0xc>
 800daca:	bd70      	pop	{r4, r5, r6, pc}

0800dacc <__match>:
 800dacc:	b530      	push	{r4, r5, lr}
 800dace:	6803      	ldr	r3, [r0, #0]
 800dad0:	3301      	adds	r3, #1
 800dad2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dad6:	b914      	cbnz	r4, 800dade <__match+0x12>
 800dad8:	6003      	str	r3, [r0, #0]
 800dada:	2001      	movs	r0, #1
 800dadc:	bd30      	pop	{r4, r5, pc}
 800dade:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dae2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dae6:	2d19      	cmp	r5, #25
 800dae8:	bf98      	it	ls
 800daea:	3220      	addls	r2, #32
 800daec:	42a2      	cmp	r2, r4
 800daee:	d0f0      	beq.n	800dad2 <__match+0x6>
 800daf0:	2000      	movs	r0, #0
 800daf2:	e7f3      	b.n	800dadc <__match+0x10>

0800daf4 <__hexnan>:
 800daf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daf8:	680b      	ldr	r3, [r1, #0]
 800dafa:	6801      	ldr	r1, [r0, #0]
 800dafc:	115f      	asrs	r7, r3, #5
 800dafe:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800db02:	f013 031f 	ands.w	r3, r3, #31
 800db06:	b087      	sub	sp, #28
 800db08:	bf18      	it	ne
 800db0a:	3704      	addne	r7, #4
 800db0c:	2500      	movs	r5, #0
 800db0e:	1f3e      	subs	r6, r7, #4
 800db10:	4682      	mov	sl, r0
 800db12:	4690      	mov	r8, r2
 800db14:	9301      	str	r3, [sp, #4]
 800db16:	f847 5c04 	str.w	r5, [r7, #-4]
 800db1a:	46b1      	mov	r9, r6
 800db1c:	4634      	mov	r4, r6
 800db1e:	9502      	str	r5, [sp, #8]
 800db20:	46ab      	mov	fp, r5
 800db22:	784a      	ldrb	r2, [r1, #1]
 800db24:	1c4b      	adds	r3, r1, #1
 800db26:	9303      	str	r3, [sp, #12]
 800db28:	b342      	cbz	r2, 800db7c <__hexnan+0x88>
 800db2a:	4610      	mov	r0, r2
 800db2c:	9105      	str	r1, [sp, #20]
 800db2e:	9204      	str	r2, [sp, #16]
 800db30:	f7ff fd84 	bl	800d63c <__hexdig_fun>
 800db34:	2800      	cmp	r0, #0
 800db36:	d143      	bne.n	800dbc0 <__hexnan+0xcc>
 800db38:	9a04      	ldr	r2, [sp, #16]
 800db3a:	9905      	ldr	r1, [sp, #20]
 800db3c:	2a20      	cmp	r2, #32
 800db3e:	d818      	bhi.n	800db72 <__hexnan+0x7e>
 800db40:	9b02      	ldr	r3, [sp, #8]
 800db42:	459b      	cmp	fp, r3
 800db44:	dd13      	ble.n	800db6e <__hexnan+0x7a>
 800db46:	454c      	cmp	r4, r9
 800db48:	d206      	bcs.n	800db58 <__hexnan+0x64>
 800db4a:	2d07      	cmp	r5, #7
 800db4c:	dc04      	bgt.n	800db58 <__hexnan+0x64>
 800db4e:	462a      	mov	r2, r5
 800db50:	4649      	mov	r1, r9
 800db52:	4620      	mov	r0, r4
 800db54:	f7ff ffa8 	bl	800daa8 <L_shift>
 800db58:	4544      	cmp	r4, r8
 800db5a:	d944      	bls.n	800dbe6 <__hexnan+0xf2>
 800db5c:	2300      	movs	r3, #0
 800db5e:	f1a4 0904 	sub.w	r9, r4, #4
 800db62:	f844 3c04 	str.w	r3, [r4, #-4]
 800db66:	f8cd b008 	str.w	fp, [sp, #8]
 800db6a:	464c      	mov	r4, r9
 800db6c:	461d      	mov	r5, r3
 800db6e:	9903      	ldr	r1, [sp, #12]
 800db70:	e7d7      	b.n	800db22 <__hexnan+0x2e>
 800db72:	2a29      	cmp	r2, #41	; 0x29
 800db74:	d14a      	bne.n	800dc0c <__hexnan+0x118>
 800db76:	3102      	adds	r1, #2
 800db78:	f8ca 1000 	str.w	r1, [sl]
 800db7c:	f1bb 0f00 	cmp.w	fp, #0
 800db80:	d044      	beq.n	800dc0c <__hexnan+0x118>
 800db82:	454c      	cmp	r4, r9
 800db84:	d206      	bcs.n	800db94 <__hexnan+0xa0>
 800db86:	2d07      	cmp	r5, #7
 800db88:	dc04      	bgt.n	800db94 <__hexnan+0xa0>
 800db8a:	462a      	mov	r2, r5
 800db8c:	4649      	mov	r1, r9
 800db8e:	4620      	mov	r0, r4
 800db90:	f7ff ff8a 	bl	800daa8 <L_shift>
 800db94:	4544      	cmp	r4, r8
 800db96:	d928      	bls.n	800dbea <__hexnan+0xf6>
 800db98:	4643      	mov	r3, r8
 800db9a:	f854 2b04 	ldr.w	r2, [r4], #4
 800db9e:	f843 2b04 	str.w	r2, [r3], #4
 800dba2:	42a6      	cmp	r6, r4
 800dba4:	d2f9      	bcs.n	800db9a <__hexnan+0xa6>
 800dba6:	2200      	movs	r2, #0
 800dba8:	f843 2b04 	str.w	r2, [r3], #4
 800dbac:	429e      	cmp	r6, r3
 800dbae:	d2fb      	bcs.n	800dba8 <__hexnan+0xb4>
 800dbb0:	6833      	ldr	r3, [r6, #0]
 800dbb2:	b91b      	cbnz	r3, 800dbbc <__hexnan+0xc8>
 800dbb4:	4546      	cmp	r6, r8
 800dbb6:	d127      	bne.n	800dc08 <__hexnan+0x114>
 800dbb8:	2301      	movs	r3, #1
 800dbba:	6033      	str	r3, [r6, #0]
 800dbbc:	2005      	movs	r0, #5
 800dbbe:	e026      	b.n	800dc0e <__hexnan+0x11a>
 800dbc0:	3501      	adds	r5, #1
 800dbc2:	2d08      	cmp	r5, #8
 800dbc4:	f10b 0b01 	add.w	fp, fp, #1
 800dbc8:	dd06      	ble.n	800dbd8 <__hexnan+0xe4>
 800dbca:	4544      	cmp	r4, r8
 800dbcc:	d9cf      	bls.n	800db6e <__hexnan+0x7a>
 800dbce:	2300      	movs	r3, #0
 800dbd0:	f844 3c04 	str.w	r3, [r4, #-4]
 800dbd4:	2501      	movs	r5, #1
 800dbd6:	3c04      	subs	r4, #4
 800dbd8:	6822      	ldr	r2, [r4, #0]
 800dbda:	f000 000f 	and.w	r0, r0, #15
 800dbde:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dbe2:	6020      	str	r0, [r4, #0]
 800dbe4:	e7c3      	b.n	800db6e <__hexnan+0x7a>
 800dbe6:	2508      	movs	r5, #8
 800dbe8:	e7c1      	b.n	800db6e <__hexnan+0x7a>
 800dbea:	9b01      	ldr	r3, [sp, #4]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d0df      	beq.n	800dbb0 <__hexnan+0xbc>
 800dbf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dbf4:	f1c3 0320 	rsb	r3, r3, #32
 800dbf8:	fa22 f303 	lsr.w	r3, r2, r3
 800dbfc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800dc00:	401a      	ands	r2, r3
 800dc02:	f847 2c04 	str.w	r2, [r7, #-4]
 800dc06:	e7d3      	b.n	800dbb0 <__hexnan+0xbc>
 800dc08:	3e04      	subs	r6, #4
 800dc0a:	e7d1      	b.n	800dbb0 <__hexnan+0xbc>
 800dc0c:	2004      	movs	r0, #4
 800dc0e:	b007      	add	sp, #28
 800dc10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dc14 <__locale_ctype_ptr_l>:
 800dc14:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800dc18:	4770      	bx	lr

0800dc1a <__localeconv_l>:
 800dc1a:	30f0      	adds	r0, #240	; 0xf0
 800dc1c:	4770      	bx	lr
	...

0800dc20 <_localeconv_r>:
 800dc20:	4b04      	ldr	r3, [pc, #16]	; (800dc34 <_localeconv_r+0x14>)
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	6a18      	ldr	r0, [r3, #32]
 800dc26:	4b04      	ldr	r3, [pc, #16]	; (800dc38 <_localeconv_r+0x18>)
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	bf08      	it	eq
 800dc2c:	4618      	moveq	r0, r3
 800dc2e:	30f0      	adds	r0, #240	; 0xf0
 800dc30:	4770      	bx	lr
 800dc32:	bf00      	nop
 800dc34:	2000002c 	.word	0x2000002c
 800dc38:	20000090 	.word	0x20000090

0800dc3c <__ascii_mbtowc>:
 800dc3c:	b082      	sub	sp, #8
 800dc3e:	b901      	cbnz	r1, 800dc42 <__ascii_mbtowc+0x6>
 800dc40:	a901      	add	r1, sp, #4
 800dc42:	b142      	cbz	r2, 800dc56 <__ascii_mbtowc+0x1a>
 800dc44:	b14b      	cbz	r3, 800dc5a <__ascii_mbtowc+0x1e>
 800dc46:	7813      	ldrb	r3, [r2, #0]
 800dc48:	600b      	str	r3, [r1, #0]
 800dc4a:	7812      	ldrb	r2, [r2, #0]
 800dc4c:	1c10      	adds	r0, r2, #0
 800dc4e:	bf18      	it	ne
 800dc50:	2001      	movne	r0, #1
 800dc52:	b002      	add	sp, #8
 800dc54:	4770      	bx	lr
 800dc56:	4610      	mov	r0, r2
 800dc58:	e7fb      	b.n	800dc52 <__ascii_mbtowc+0x16>
 800dc5a:	f06f 0001 	mvn.w	r0, #1
 800dc5e:	e7f8      	b.n	800dc52 <__ascii_mbtowc+0x16>

0800dc60 <__malloc_lock>:
 800dc60:	4770      	bx	lr

0800dc62 <__malloc_unlock>:
 800dc62:	4770      	bx	lr

0800dc64 <_Balloc>:
 800dc64:	b570      	push	{r4, r5, r6, lr}
 800dc66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dc68:	4604      	mov	r4, r0
 800dc6a:	460e      	mov	r6, r1
 800dc6c:	b93d      	cbnz	r5, 800dc7e <_Balloc+0x1a>
 800dc6e:	2010      	movs	r0, #16
 800dc70:	f7fd f84a 	bl	800ad08 <malloc>
 800dc74:	6260      	str	r0, [r4, #36]	; 0x24
 800dc76:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dc7a:	6005      	str	r5, [r0, #0]
 800dc7c:	60c5      	str	r5, [r0, #12]
 800dc7e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800dc80:	68eb      	ldr	r3, [r5, #12]
 800dc82:	b183      	cbz	r3, 800dca6 <_Balloc+0x42>
 800dc84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc86:	68db      	ldr	r3, [r3, #12]
 800dc88:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800dc8c:	b9b8      	cbnz	r0, 800dcbe <_Balloc+0x5a>
 800dc8e:	2101      	movs	r1, #1
 800dc90:	fa01 f506 	lsl.w	r5, r1, r6
 800dc94:	1d6a      	adds	r2, r5, #5
 800dc96:	0092      	lsls	r2, r2, #2
 800dc98:	4620      	mov	r0, r4
 800dc9a:	f000 fbe2 	bl	800e462 <_calloc_r>
 800dc9e:	b160      	cbz	r0, 800dcba <_Balloc+0x56>
 800dca0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800dca4:	e00e      	b.n	800dcc4 <_Balloc+0x60>
 800dca6:	2221      	movs	r2, #33	; 0x21
 800dca8:	2104      	movs	r1, #4
 800dcaa:	4620      	mov	r0, r4
 800dcac:	f000 fbd9 	bl	800e462 <_calloc_r>
 800dcb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dcb2:	60e8      	str	r0, [r5, #12]
 800dcb4:	68db      	ldr	r3, [r3, #12]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d1e4      	bne.n	800dc84 <_Balloc+0x20>
 800dcba:	2000      	movs	r0, #0
 800dcbc:	bd70      	pop	{r4, r5, r6, pc}
 800dcbe:	6802      	ldr	r2, [r0, #0]
 800dcc0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dcca:	e7f7      	b.n	800dcbc <_Balloc+0x58>

0800dccc <_Bfree>:
 800dccc:	b570      	push	{r4, r5, r6, lr}
 800dcce:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800dcd0:	4606      	mov	r6, r0
 800dcd2:	460d      	mov	r5, r1
 800dcd4:	b93c      	cbnz	r4, 800dce6 <_Bfree+0x1a>
 800dcd6:	2010      	movs	r0, #16
 800dcd8:	f7fd f816 	bl	800ad08 <malloc>
 800dcdc:	6270      	str	r0, [r6, #36]	; 0x24
 800dcde:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dce2:	6004      	str	r4, [r0, #0]
 800dce4:	60c4      	str	r4, [r0, #12]
 800dce6:	b13d      	cbz	r5, 800dcf8 <_Bfree+0x2c>
 800dce8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800dcea:	686a      	ldr	r2, [r5, #4]
 800dcec:	68db      	ldr	r3, [r3, #12]
 800dcee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dcf2:	6029      	str	r1, [r5, #0]
 800dcf4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800dcf8:	bd70      	pop	{r4, r5, r6, pc}

0800dcfa <__multadd>:
 800dcfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcfe:	690d      	ldr	r5, [r1, #16]
 800dd00:	461f      	mov	r7, r3
 800dd02:	4606      	mov	r6, r0
 800dd04:	460c      	mov	r4, r1
 800dd06:	f101 0c14 	add.w	ip, r1, #20
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	f8dc 0000 	ldr.w	r0, [ip]
 800dd10:	b281      	uxth	r1, r0
 800dd12:	fb02 7101 	mla	r1, r2, r1, r7
 800dd16:	0c0f      	lsrs	r7, r1, #16
 800dd18:	0c00      	lsrs	r0, r0, #16
 800dd1a:	fb02 7000 	mla	r0, r2, r0, r7
 800dd1e:	b289      	uxth	r1, r1
 800dd20:	3301      	adds	r3, #1
 800dd22:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800dd26:	429d      	cmp	r5, r3
 800dd28:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800dd2c:	f84c 1b04 	str.w	r1, [ip], #4
 800dd30:	dcec      	bgt.n	800dd0c <__multadd+0x12>
 800dd32:	b1d7      	cbz	r7, 800dd6a <__multadd+0x70>
 800dd34:	68a3      	ldr	r3, [r4, #8]
 800dd36:	42ab      	cmp	r3, r5
 800dd38:	dc12      	bgt.n	800dd60 <__multadd+0x66>
 800dd3a:	6861      	ldr	r1, [r4, #4]
 800dd3c:	4630      	mov	r0, r6
 800dd3e:	3101      	adds	r1, #1
 800dd40:	f7ff ff90 	bl	800dc64 <_Balloc>
 800dd44:	6922      	ldr	r2, [r4, #16]
 800dd46:	3202      	adds	r2, #2
 800dd48:	f104 010c 	add.w	r1, r4, #12
 800dd4c:	4680      	mov	r8, r0
 800dd4e:	0092      	lsls	r2, r2, #2
 800dd50:	300c      	adds	r0, #12
 800dd52:	f7fc ffe9 	bl	800ad28 <memcpy>
 800dd56:	4621      	mov	r1, r4
 800dd58:	4630      	mov	r0, r6
 800dd5a:	f7ff ffb7 	bl	800dccc <_Bfree>
 800dd5e:	4644      	mov	r4, r8
 800dd60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dd64:	3501      	adds	r5, #1
 800dd66:	615f      	str	r7, [r3, #20]
 800dd68:	6125      	str	r5, [r4, #16]
 800dd6a:	4620      	mov	r0, r4
 800dd6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800dd70 <__s2b>:
 800dd70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd74:	460c      	mov	r4, r1
 800dd76:	4615      	mov	r5, r2
 800dd78:	461f      	mov	r7, r3
 800dd7a:	2209      	movs	r2, #9
 800dd7c:	3308      	adds	r3, #8
 800dd7e:	4606      	mov	r6, r0
 800dd80:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd84:	2100      	movs	r1, #0
 800dd86:	2201      	movs	r2, #1
 800dd88:	429a      	cmp	r2, r3
 800dd8a:	db20      	blt.n	800ddce <__s2b+0x5e>
 800dd8c:	4630      	mov	r0, r6
 800dd8e:	f7ff ff69 	bl	800dc64 <_Balloc>
 800dd92:	9b08      	ldr	r3, [sp, #32]
 800dd94:	6143      	str	r3, [r0, #20]
 800dd96:	2d09      	cmp	r5, #9
 800dd98:	f04f 0301 	mov.w	r3, #1
 800dd9c:	6103      	str	r3, [r0, #16]
 800dd9e:	dd19      	ble.n	800ddd4 <__s2b+0x64>
 800dda0:	f104 0809 	add.w	r8, r4, #9
 800dda4:	46c1      	mov	r9, r8
 800dda6:	442c      	add	r4, r5
 800dda8:	f819 3b01 	ldrb.w	r3, [r9], #1
 800ddac:	4601      	mov	r1, r0
 800ddae:	3b30      	subs	r3, #48	; 0x30
 800ddb0:	220a      	movs	r2, #10
 800ddb2:	4630      	mov	r0, r6
 800ddb4:	f7ff ffa1 	bl	800dcfa <__multadd>
 800ddb8:	45a1      	cmp	r9, r4
 800ddba:	d1f5      	bne.n	800dda8 <__s2b+0x38>
 800ddbc:	eb08 0405 	add.w	r4, r8, r5
 800ddc0:	3c08      	subs	r4, #8
 800ddc2:	1b2d      	subs	r5, r5, r4
 800ddc4:	1963      	adds	r3, r4, r5
 800ddc6:	42bb      	cmp	r3, r7
 800ddc8:	db07      	blt.n	800ddda <__s2b+0x6a>
 800ddca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddce:	0052      	lsls	r2, r2, #1
 800ddd0:	3101      	adds	r1, #1
 800ddd2:	e7d9      	b.n	800dd88 <__s2b+0x18>
 800ddd4:	340a      	adds	r4, #10
 800ddd6:	2509      	movs	r5, #9
 800ddd8:	e7f3      	b.n	800ddc2 <__s2b+0x52>
 800ddda:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ddde:	4601      	mov	r1, r0
 800dde0:	3b30      	subs	r3, #48	; 0x30
 800dde2:	220a      	movs	r2, #10
 800dde4:	4630      	mov	r0, r6
 800dde6:	f7ff ff88 	bl	800dcfa <__multadd>
 800ddea:	e7eb      	b.n	800ddc4 <__s2b+0x54>

0800ddec <__hi0bits>:
 800ddec:	0c02      	lsrs	r2, r0, #16
 800ddee:	0412      	lsls	r2, r2, #16
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	b9b2      	cbnz	r2, 800de22 <__hi0bits+0x36>
 800ddf4:	0403      	lsls	r3, r0, #16
 800ddf6:	2010      	movs	r0, #16
 800ddf8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ddfc:	bf04      	itt	eq
 800ddfe:	021b      	lsleq	r3, r3, #8
 800de00:	3008      	addeq	r0, #8
 800de02:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800de06:	bf04      	itt	eq
 800de08:	011b      	lsleq	r3, r3, #4
 800de0a:	3004      	addeq	r0, #4
 800de0c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800de10:	bf04      	itt	eq
 800de12:	009b      	lsleq	r3, r3, #2
 800de14:	3002      	addeq	r0, #2
 800de16:	2b00      	cmp	r3, #0
 800de18:	db06      	blt.n	800de28 <__hi0bits+0x3c>
 800de1a:	005b      	lsls	r3, r3, #1
 800de1c:	d503      	bpl.n	800de26 <__hi0bits+0x3a>
 800de1e:	3001      	adds	r0, #1
 800de20:	4770      	bx	lr
 800de22:	2000      	movs	r0, #0
 800de24:	e7e8      	b.n	800ddf8 <__hi0bits+0xc>
 800de26:	2020      	movs	r0, #32
 800de28:	4770      	bx	lr

0800de2a <__lo0bits>:
 800de2a:	6803      	ldr	r3, [r0, #0]
 800de2c:	f013 0207 	ands.w	r2, r3, #7
 800de30:	4601      	mov	r1, r0
 800de32:	d00b      	beq.n	800de4c <__lo0bits+0x22>
 800de34:	07da      	lsls	r2, r3, #31
 800de36:	d423      	bmi.n	800de80 <__lo0bits+0x56>
 800de38:	0798      	lsls	r0, r3, #30
 800de3a:	bf49      	itett	mi
 800de3c:	085b      	lsrmi	r3, r3, #1
 800de3e:	089b      	lsrpl	r3, r3, #2
 800de40:	2001      	movmi	r0, #1
 800de42:	600b      	strmi	r3, [r1, #0]
 800de44:	bf5c      	itt	pl
 800de46:	600b      	strpl	r3, [r1, #0]
 800de48:	2002      	movpl	r0, #2
 800de4a:	4770      	bx	lr
 800de4c:	b298      	uxth	r0, r3
 800de4e:	b9a8      	cbnz	r0, 800de7c <__lo0bits+0x52>
 800de50:	0c1b      	lsrs	r3, r3, #16
 800de52:	2010      	movs	r0, #16
 800de54:	f013 0fff 	tst.w	r3, #255	; 0xff
 800de58:	bf04      	itt	eq
 800de5a:	0a1b      	lsreq	r3, r3, #8
 800de5c:	3008      	addeq	r0, #8
 800de5e:	071a      	lsls	r2, r3, #28
 800de60:	bf04      	itt	eq
 800de62:	091b      	lsreq	r3, r3, #4
 800de64:	3004      	addeq	r0, #4
 800de66:	079a      	lsls	r2, r3, #30
 800de68:	bf04      	itt	eq
 800de6a:	089b      	lsreq	r3, r3, #2
 800de6c:	3002      	addeq	r0, #2
 800de6e:	07da      	lsls	r2, r3, #31
 800de70:	d402      	bmi.n	800de78 <__lo0bits+0x4e>
 800de72:	085b      	lsrs	r3, r3, #1
 800de74:	d006      	beq.n	800de84 <__lo0bits+0x5a>
 800de76:	3001      	adds	r0, #1
 800de78:	600b      	str	r3, [r1, #0]
 800de7a:	4770      	bx	lr
 800de7c:	4610      	mov	r0, r2
 800de7e:	e7e9      	b.n	800de54 <__lo0bits+0x2a>
 800de80:	2000      	movs	r0, #0
 800de82:	4770      	bx	lr
 800de84:	2020      	movs	r0, #32
 800de86:	4770      	bx	lr

0800de88 <__i2b>:
 800de88:	b510      	push	{r4, lr}
 800de8a:	460c      	mov	r4, r1
 800de8c:	2101      	movs	r1, #1
 800de8e:	f7ff fee9 	bl	800dc64 <_Balloc>
 800de92:	2201      	movs	r2, #1
 800de94:	6144      	str	r4, [r0, #20]
 800de96:	6102      	str	r2, [r0, #16]
 800de98:	bd10      	pop	{r4, pc}

0800de9a <__multiply>:
 800de9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de9e:	4614      	mov	r4, r2
 800dea0:	690a      	ldr	r2, [r1, #16]
 800dea2:	6923      	ldr	r3, [r4, #16]
 800dea4:	429a      	cmp	r2, r3
 800dea6:	bfb8      	it	lt
 800dea8:	460b      	movlt	r3, r1
 800deaa:	4688      	mov	r8, r1
 800deac:	bfbc      	itt	lt
 800deae:	46a0      	movlt	r8, r4
 800deb0:	461c      	movlt	r4, r3
 800deb2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800deb6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800deba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800debe:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dec2:	eb07 0609 	add.w	r6, r7, r9
 800dec6:	42b3      	cmp	r3, r6
 800dec8:	bfb8      	it	lt
 800deca:	3101      	addlt	r1, #1
 800decc:	f7ff feca 	bl	800dc64 <_Balloc>
 800ded0:	f100 0514 	add.w	r5, r0, #20
 800ded4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ded8:	462b      	mov	r3, r5
 800deda:	2200      	movs	r2, #0
 800dedc:	4573      	cmp	r3, lr
 800dede:	d316      	bcc.n	800df0e <__multiply+0x74>
 800dee0:	f104 0214 	add.w	r2, r4, #20
 800dee4:	f108 0114 	add.w	r1, r8, #20
 800dee8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800deec:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800def0:	9300      	str	r3, [sp, #0]
 800def2:	9b00      	ldr	r3, [sp, #0]
 800def4:	9201      	str	r2, [sp, #4]
 800def6:	4293      	cmp	r3, r2
 800def8:	d80c      	bhi.n	800df14 <__multiply+0x7a>
 800defa:	2e00      	cmp	r6, #0
 800defc:	dd03      	ble.n	800df06 <__multiply+0x6c>
 800defe:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800df02:	2b00      	cmp	r3, #0
 800df04:	d05d      	beq.n	800dfc2 <__multiply+0x128>
 800df06:	6106      	str	r6, [r0, #16]
 800df08:	b003      	add	sp, #12
 800df0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df0e:	f843 2b04 	str.w	r2, [r3], #4
 800df12:	e7e3      	b.n	800dedc <__multiply+0x42>
 800df14:	f8b2 b000 	ldrh.w	fp, [r2]
 800df18:	f1bb 0f00 	cmp.w	fp, #0
 800df1c:	d023      	beq.n	800df66 <__multiply+0xcc>
 800df1e:	4689      	mov	r9, r1
 800df20:	46ac      	mov	ip, r5
 800df22:	f04f 0800 	mov.w	r8, #0
 800df26:	f859 4b04 	ldr.w	r4, [r9], #4
 800df2a:	f8dc a000 	ldr.w	sl, [ip]
 800df2e:	b2a3      	uxth	r3, r4
 800df30:	fa1f fa8a 	uxth.w	sl, sl
 800df34:	fb0b a303 	mla	r3, fp, r3, sl
 800df38:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800df3c:	f8dc 4000 	ldr.w	r4, [ip]
 800df40:	4443      	add	r3, r8
 800df42:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800df46:	fb0b 840a 	mla	r4, fp, sl, r8
 800df4a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800df4e:	46e2      	mov	sl, ip
 800df50:	b29b      	uxth	r3, r3
 800df52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800df56:	454f      	cmp	r7, r9
 800df58:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800df5c:	f84a 3b04 	str.w	r3, [sl], #4
 800df60:	d82b      	bhi.n	800dfba <__multiply+0x120>
 800df62:	f8cc 8004 	str.w	r8, [ip, #4]
 800df66:	9b01      	ldr	r3, [sp, #4]
 800df68:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800df6c:	3204      	adds	r2, #4
 800df6e:	f1ba 0f00 	cmp.w	sl, #0
 800df72:	d020      	beq.n	800dfb6 <__multiply+0x11c>
 800df74:	682b      	ldr	r3, [r5, #0]
 800df76:	4689      	mov	r9, r1
 800df78:	46a8      	mov	r8, r5
 800df7a:	f04f 0b00 	mov.w	fp, #0
 800df7e:	f8b9 c000 	ldrh.w	ip, [r9]
 800df82:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800df86:	fb0a 440c 	mla	r4, sl, ip, r4
 800df8a:	445c      	add	r4, fp
 800df8c:	46c4      	mov	ip, r8
 800df8e:	b29b      	uxth	r3, r3
 800df90:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800df94:	f84c 3b04 	str.w	r3, [ip], #4
 800df98:	f859 3b04 	ldr.w	r3, [r9], #4
 800df9c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800dfa0:	0c1b      	lsrs	r3, r3, #16
 800dfa2:	fb0a b303 	mla	r3, sl, r3, fp
 800dfa6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800dfaa:	454f      	cmp	r7, r9
 800dfac:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800dfb0:	d805      	bhi.n	800dfbe <__multiply+0x124>
 800dfb2:	f8c8 3004 	str.w	r3, [r8, #4]
 800dfb6:	3504      	adds	r5, #4
 800dfb8:	e79b      	b.n	800def2 <__multiply+0x58>
 800dfba:	46d4      	mov	ip, sl
 800dfbc:	e7b3      	b.n	800df26 <__multiply+0x8c>
 800dfbe:	46e0      	mov	r8, ip
 800dfc0:	e7dd      	b.n	800df7e <__multiply+0xe4>
 800dfc2:	3e01      	subs	r6, #1
 800dfc4:	e799      	b.n	800defa <__multiply+0x60>
	...

0800dfc8 <__pow5mult>:
 800dfc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfcc:	4615      	mov	r5, r2
 800dfce:	f012 0203 	ands.w	r2, r2, #3
 800dfd2:	4606      	mov	r6, r0
 800dfd4:	460f      	mov	r7, r1
 800dfd6:	d007      	beq.n	800dfe8 <__pow5mult+0x20>
 800dfd8:	3a01      	subs	r2, #1
 800dfda:	4c21      	ldr	r4, [pc, #132]	; (800e060 <__pow5mult+0x98>)
 800dfdc:	2300      	movs	r3, #0
 800dfde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dfe2:	f7ff fe8a 	bl	800dcfa <__multadd>
 800dfe6:	4607      	mov	r7, r0
 800dfe8:	10ad      	asrs	r5, r5, #2
 800dfea:	d035      	beq.n	800e058 <__pow5mult+0x90>
 800dfec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dfee:	b93c      	cbnz	r4, 800e000 <__pow5mult+0x38>
 800dff0:	2010      	movs	r0, #16
 800dff2:	f7fc fe89 	bl	800ad08 <malloc>
 800dff6:	6270      	str	r0, [r6, #36]	; 0x24
 800dff8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dffc:	6004      	str	r4, [r0, #0]
 800dffe:	60c4      	str	r4, [r0, #12]
 800e000:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e004:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e008:	b94c      	cbnz	r4, 800e01e <__pow5mult+0x56>
 800e00a:	f240 2171 	movw	r1, #625	; 0x271
 800e00e:	4630      	mov	r0, r6
 800e010:	f7ff ff3a 	bl	800de88 <__i2b>
 800e014:	2300      	movs	r3, #0
 800e016:	f8c8 0008 	str.w	r0, [r8, #8]
 800e01a:	4604      	mov	r4, r0
 800e01c:	6003      	str	r3, [r0, #0]
 800e01e:	f04f 0800 	mov.w	r8, #0
 800e022:	07eb      	lsls	r3, r5, #31
 800e024:	d50a      	bpl.n	800e03c <__pow5mult+0x74>
 800e026:	4639      	mov	r1, r7
 800e028:	4622      	mov	r2, r4
 800e02a:	4630      	mov	r0, r6
 800e02c:	f7ff ff35 	bl	800de9a <__multiply>
 800e030:	4639      	mov	r1, r7
 800e032:	4681      	mov	r9, r0
 800e034:	4630      	mov	r0, r6
 800e036:	f7ff fe49 	bl	800dccc <_Bfree>
 800e03a:	464f      	mov	r7, r9
 800e03c:	106d      	asrs	r5, r5, #1
 800e03e:	d00b      	beq.n	800e058 <__pow5mult+0x90>
 800e040:	6820      	ldr	r0, [r4, #0]
 800e042:	b938      	cbnz	r0, 800e054 <__pow5mult+0x8c>
 800e044:	4622      	mov	r2, r4
 800e046:	4621      	mov	r1, r4
 800e048:	4630      	mov	r0, r6
 800e04a:	f7ff ff26 	bl	800de9a <__multiply>
 800e04e:	6020      	str	r0, [r4, #0]
 800e050:	f8c0 8000 	str.w	r8, [r0]
 800e054:	4604      	mov	r4, r0
 800e056:	e7e4      	b.n	800e022 <__pow5mult+0x5a>
 800e058:	4638      	mov	r0, r7
 800e05a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e05e:	bf00      	nop
 800e060:	08011688 	.word	0x08011688

0800e064 <__lshift>:
 800e064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e068:	460c      	mov	r4, r1
 800e06a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e06e:	6923      	ldr	r3, [r4, #16]
 800e070:	6849      	ldr	r1, [r1, #4]
 800e072:	eb0a 0903 	add.w	r9, sl, r3
 800e076:	68a3      	ldr	r3, [r4, #8]
 800e078:	4607      	mov	r7, r0
 800e07a:	4616      	mov	r6, r2
 800e07c:	f109 0501 	add.w	r5, r9, #1
 800e080:	42ab      	cmp	r3, r5
 800e082:	db32      	blt.n	800e0ea <__lshift+0x86>
 800e084:	4638      	mov	r0, r7
 800e086:	f7ff fded 	bl	800dc64 <_Balloc>
 800e08a:	2300      	movs	r3, #0
 800e08c:	4680      	mov	r8, r0
 800e08e:	f100 0114 	add.w	r1, r0, #20
 800e092:	461a      	mov	r2, r3
 800e094:	4553      	cmp	r3, sl
 800e096:	db2b      	blt.n	800e0f0 <__lshift+0x8c>
 800e098:	6920      	ldr	r0, [r4, #16]
 800e09a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e09e:	f104 0314 	add.w	r3, r4, #20
 800e0a2:	f016 021f 	ands.w	r2, r6, #31
 800e0a6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e0aa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e0ae:	d025      	beq.n	800e0fc <__lshift+0x98>
 800e0b0:	f1c2 0e20 	rsb	lr, r2, #32
 800e0b4:	2000      	movs	r0, #0
 800e0b6:	681e      	ldr	r6, [r3, #0]
 800e0b8:	468a      	mov	sl, r1
 800e0ba:	4096      	lsls	r6, r2
 800e0bc:	4330      	orrs	r0, r6
 800e0be:	f84a 0b04 	str.w	r0, [sl], #4
 800e0c2:	f853 0b04 	ldr.w	r0, [r3], #4
 800e0c6:	459c      	cmp	ip, r3
 800e0c8:	fa20 f00e 	lsr.w	r0, r0, lr
 800e0cc:	d814      	bhi.n	800e0f8 <__lshift+0x94>
 800e0ce:	6048      	str	r0, [r1, #4]
 800e0d0:	b108      	cbz	r0, 800e0d6 <__lshift+0x72>
 800e0d2:	f109 0502 	add.w	r5, r9, #2
 800e0d6:	3d01      	subs	r5, #1
 800e0d8:	4638      	mov	r0, r7
 800e0da:	f8c8 5010 	str.w	r5, [r8, #16]
 800e0de:	4621      	mov	r1, r4
 800e0e0:	f7ff fdf4 	bl	800dccc <_Bfree>
 800e0e4:	4640      	mov	r0, r8
 800e0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0ea:	3101      	adds	r1, #1
 800e0ec:	005b      	lsls	r3, r3, #1
 800e0ee:	e7c7      	b.n	800e080 <__lshift+0x1c>
 800e0f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e0f4:	3301      	adds	r3, #1
 800e0f6:	e7cd      	b.n	800e094 <__lshift+0x30>
 800e0f8:	4651      	mov	r1, sl
 800e0fa:	e7dc      	b.n	800e0b6 <__lshift+0x52>
 800e0fc:	3904      	subs	r1, #4
 800e0fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800e102:	f841 2f04 	str.w	r2, [r1, #4]!
 800e106:	459c      	cmp	ip, r3
 800e108:	d8f9      	bhi.n	800e0fe <__lshift+0x9a>
 800e10a:	e7e4      	b.n	800e0d6 <__lshift+0x72>

0800e10c <__mcmp>:
 800e10c:	6903      	ldr	r3, [r0, #16]
 800e10e:	690a      	ldr	r2, [r1, #16]
 800e110:	1a9b      	subs	r3, r3, r2
 800e112:	b530      	push	{r4, r5, lr}
 800e114:	d10c      	bne.n	800e130 <__mcmp+0x24>
 800e116:	0092      	lsls	r2, r2, #2
 800e118:	3014      	adds	r0, #20
 800e11a:	3114      	adds	r1, #20
 800e11c:	1884      	adds	r4, r0, r2
 800e11e:	4411      	add	r1, r2
 800e120:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e124:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e128:	4295      	cmp	r5, r2
 800e12a:	d003      	beq.n	800e134 <__mcmp+0x28>
 800e12c:	d305      	bcc.n	800e13a <__mcmp+0x2e>
 800e12e:	2301      	movs	r3, #1
 800e130:	4618      	mov	r0, r3
 800e132:	bd30      	pop	{r4, r5, pc}
 800e134:	42a0      	cmp	r0, r4
 800e136:	d3f3      	bcc.n	800e120 <__mcmp+0x14>
 800e138:	e7fa      	b.n	800e130 <__mcmp+0x24>
 800e13a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e13e:	e7f7      	b.n	800e130 <__mcmp+0x24>

0800e140 <__mdiff>:
 800e140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e144:	460d      	mov	r5, r1
 800e146:	4607      	mov	r7, r0
 800e148:	4611      	mov	r1, r2
 800e14a:	4628      	mov	r0, r5
 800e14c:	4614      	mov	r4, r2
 800e14e:	f7ff ffdd 	bl	800e10c <__mcmp>
 800e152:	1e06      	subs	r6, r0, #0
 800e154:	d108      	bne.n	800e168 <__mdiff+0x28>
 800e156:	4631      	mov	r1, r6
 800e158:	4638      	mov	r0, r7
 800e15a:	f7ff fd83 	bl	800dc64 <_Balloc>
 800e15e:	2301      	movs	r3, #1
 800e160:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e168:	bfa4      	itt	ge
 800e16a:	4623      	movge	r3, r4
 800e16c:	462c      	movge	r4, r5
 800e16e:	4638      	mov	r0, r7
 800e170:	6861      	ldr	r1, [r4, #4]
 800e172:	bfa6      	itte	ge
 800e174:	461d      	movge	r5, r3
 800e176:	2600      	movge	r6, #0
 800e178:	2601      	movlt	r6, #1
 800e17a:	f7ff fd73 	bl	800dc64 <_Balloc>
 800e17e:	692b      	ldr	r3, [r5, #16]
 800e180:	60c6      	str	r6, [r0, #12]
 800e182:	6926      	ldr	r6, [r4, #16]
 800e184:	f105 0914 	add.w	r9, r5, #20
 800e188:	f104 0214 	add.w	r2, r4, #20
 800e18c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e190:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e194:	f100 0514 	add.w	r5, r0, #20
 800e198:	f04f 0e00 	mov.w	lr, #0
 800e19c:	f852 ab04 	ldr.w	sl, [r2], #4
 800e1a0:	f859 4b04 	ldr.w	r4, [r9], #4
 800e1a4:	fa1e f18a 	uxtah	r1, lr, sl
 800e1a8:	b2a3      	uxth	r3, r4
 800e1aa:	1ac9      	subs	r1, r1, r3
 800e1ac:	0c23      	lsrs	r3, r4, #16
 800e1ae:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e1b2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e1b6:	b289      	uxth	r1, r1
 800e1b8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e1bc:	45c8      	cmp	r8, r9
 800e1be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e1c2:	4694      	mov	ip, r2
 800e1c4:	f845 3b04 	str.w	r3, [r5], #4
 800e1c8:	d8e8      	bhi.n	800e19c <__mdiff+0x5c>
 800e1ca:	45bc      	cmp	ip, r7
 800e1cc:	d304      	bcc.n	800e1d8 <__mdiff+0x98>
 800e1ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e1d2:	b183      	cbz	r3, 800e1f6 <__mdiff+0xb6>
 800e1d4:	6106      	str	r6, [r0, #16]
 800e1d6:	e7c5      	b.n	800e164 <__mdiff+0x24>
 800e1d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e1dc:	fa1e f381 	uxtah	r3, lr, r1
 800e1e0:	141a      	asrs	r2, r3, #16
 800e1e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e1ec:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e1f0:	f845 3b04 	str.w	r3, [r5], #4
 800e1f4:	e7e9      	b.n	800e1ca <__mdiff+0x8a>
 800e1f6:	3e01      	subs	r6, #1
 800e1f8:	e7e9      	b.n	800e1ce <__mdiff+0x8e>
	...

0800e1fc <__ulp>:
 800e1fc:	4b12      	ldr	r3, [pc, #72]	; (800e248 <__ulp+0x4c>)
 800e1fe:	ee10 2a90 	vmov	r2, s1
 800e202:	401a      	ands	r2, r3
 800e204:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800e208:	2b00      	cmp	r3, #0
 800e20a:	dd04      	ble.n	800e216 <__ulp+0x1a>
 800e20c:	2000      	movs	r0, #0
 800e20e:	4619      	mov	r1, r3
 800e210:	ec41 0b10 	vmov	d0, r0, r1
 800e214:	4770      	bx	lr
 800e216:	425b      	negs	r3, r3
 800e218:	151b      	asrs	r3, r3, #20
 800e21a:	2b13      	cmp	r3, #19
 800e21c:	f04f 0000 	mov.w	r0, #0
 800e220:	f04f 0100 	mov.w	r1, #0
 800e224:	dc04      	bgt.n	800e230 <__ulp+0x34>
 800e226:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800e22a:	fa42 f103 	asr.w	r1, r2, r3
 800e22e:	e7ef      	b.n	800e210 <__ulp+0x14>
 800e230:	3b14      	subs	r3, #20
 800e232:	2b1e      	cmp	r3, #30
 800e234:	f04f 0201 	mov.w	r2, #1
 800e238:	bfda      	itte	le
 800e23a:	f1c3 031f 	rsble	r3, r3, #31
 800e23e:	fa02 f303 	lslle.w	r3, r2, r3
 800e242:	4613      	movgt	r3, r2
 800e244:	4618      	mov	r0, r3
 800e246:	e7e3      	b.n	800e210 <__ulp+0x14>
 800e248:	7ff00000 	.word	0x7ff00000

0800e24c <__b2d>:
 800e24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e24e:	6905      	ldr	r5, [r0, #16]
 800e250:	f100 0714 	add.w	r7, r0, #20
 800e254:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e258:	1f2e      	subs	r6, r5, #4
 800e25a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e25e:	4620      	mov	r0, r4
 800e260:	f7ff fdc4 	bl	800ddec <__hi0bits>
 800e264:	f1c0 0320 	rsb	r3, r0, #32
 800e268:	280a      	cmp	r0, #10
 800e26a:	600b      	str	r3, [r1, #0]
 800e26c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800e2e4 <__b2d+0x98>
 800e270:	dc14      	bgt.n	800e29c <__b2d+0x50>
 800e272:	f1c0 0e0b 	rsb	lr, r0, #11
 800e276:	fa24 f10e 	lsr.w	r1, r4, lr
 800e27a:	42b7      	cmp	r7, r6
 800e27c:	ea41 030c 	orr.w	r3, r1, ip
 800e280:	bf34      	ite	cc
 800e282:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e286:	2100      	movcs	r1, #0
 800e288:	3015      	adds	r0, #21
 800e28a:	fa04 f000 	lsl.w	r0, r4, r0
 800e28e:	fa21 f10e 	lsr.w	r1, r1, lr
 800e292:	ea40 0201 	orr.w	r2, r0, r1
 800e296:	ec43 2b10 	vmov	d0, r2, r3
 800e29a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e29c:	42b7      	cmp	r7, r6
 800e29e:	bf3a      	itte	cc
 800e2a0:	f1a5 0608 	subcc.w	r6, r5, #8
 800e2a4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e2a8:	2100      	movcs	r1, #0
 800e2aa:	380b      	subs	r0, #11
 800e2ac:	d015      	beq.n	800e2da <__b2d+0x8e>
 800e2ae:	4084      	lsls	r4, r0
 800e2b0:	f1c0 0520 	rsb	r5, r0, #32
 800e2b4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800e2b8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800e2bc:	42be      	cmp	r6, r7
 800e2be:	fa21 fc05 	lsr.w	ip, r1, r5
 800e2c2:	ea44 030c 	orr.w	r3, r4, ip
 800e2c6:	bf8c      	ite	hi
 800e2c8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e2cc:	2400      	movls	r4, #0
 800e2ce:	fa01 f000 	lsl.w	r0, r1, r0
 800e2d2:	40ec      	lsrs	r4, r5
 800e2d4:	ea40 0204 	orr.w	r2, r0, r4
 800e2d8:	e7dd      	b.n	800e296 <__b2d+0x4a>
 800e2da:	ea44 030c 	orr.w	r3, r4, ip
 800e2de:	460a      	mov	r2, r1
 800e2e0:	e7d9      	b.n	800e296 <__b2d+0x4a>
 800e2e2:	bf00      	nop
 800e2e4:	3ff00000 	.word	0x3ff00000

0800e2e8 <__d2b>:
 800e2e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e2ec:	460e      	mov	r6, r1
 800e2ee:	2101      	movs	r1, #1
 800e2f0:	ec59 8b10 	vmov	r8, r9, d0
 800e2f4:	4615      	mov	r5, r2
 800e2f6:	f7ff fcb5 	bl	800dc64 <_Balloc>
 800e2fa:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e2fe:	4607      	mov	r7, r0
 800e300:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e304:	bb34      	cbnz	r4, 800e354 <__d2b+0x6c>
 800e306:	9301      	str	r3, [sp, #4]
 800e308:	f1b8 0300 	subs.w	r3, r8, #0
 800e30c:	d027      	beq.n	800e35e <__d2b+0x76>
 800e30e:	a802      	add	r0, sp, #8
 800e310:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e314:	f7ff fd89 	bl	800de2a <__lo0bits>
 800e318:	9900      	ldr	r1, [sp, #0]
 800e31a:	b1f0      	cbz	r0, 800e35a <__d2b+0x72>
 800e31c:	9a01      	ldr	r2, [sp, #4]
 800e31e:	f1c0 0320 	rsb	r3, r0, #32
 800e322:	fa02 f303 	lsl.w	r3, r2, r3
 800e326:	430b      	orrs	r3, r1
 800e328:	40c2      	lsrs	r2, r0
 800e32a:	617b      	str	r3, [r7, #20]
 800e32c:	9201      	str	r2, [sp, #4]
 800e32e:	9b01      	ldr	r3, [sp, #4]
 800e330:	61bb      	str	r3, [r7, #24]
 800e332:	2b00      	cmp	r3, #0
 800e334:	bf14      	ite	ne
 800e336:	2102      	movne	r1, #2
 800e338:	2101      	moveq	r1, #1
 800e33a:	6139      	str	r1, [r7, #16]
 800e33c:	b1c4      	cbz	r4, 800e370 <__d2b+0x88>
 800e33e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e342:	4404      	add	r4, r0
 800e344:	6034      	str	r4, [r6, #0]
 800e346:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e34a:	6028      	str	r0, [r5, #0]
 800e34c:	4638      	mov	r0, r7
 800e34e:	b003      	add	sp, #12
 800e350:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e354:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e358:	e7d5      	b.n	800e306 <__d2b+0x1e>
 800e35a:	6179      	str	r1, [r7, #20]
 800e35c:	e7e7      	b.n	800e32e <__d2b+0x46>
 800e35e:	a801      	add	r0, sp, #4
 800e360:	f7ff fd63 	bl	800de2a <__lo0bits>
 800e364:	9b01      	ldr	r3, [sp, #4]
 800e366:	617b      	str	r3, [r7, #20]
 800e368:	2101      	movs	r1, #1
 800e36a:	6139      	str	r1, [r7, #16]
 800e36c:	3020      	adds	r0, #32
 800e36e:	e7e5      	b.n	800e33c <__d2b+0x54>
 800e370:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e374:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e378:	6030      	str	r0, [r6, #0]
 800e37a:	6918      	ldr	r0, [r3, #16]
 800e37c:	f7ff fd36 	bl	800ddec <__hi0bits>
 800e380:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e384:	e7e1      	b.n	800e34a <__d2b+0x62>

0800e386 <__ratio>:
 800e386:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e38a:	4688      	mov	r8, r1
 800e38c:	4669      	mov	r1, sp
 800e38e:	4681      	mov	r9, r0
 800e390:	f7ff ff5c 	bl	800e24c <__b2d>
 800e394:	a901      	add	r1, sp, #4
 800e396:	4640      	mov	r0, r8
 800e398:	ec57 6b10 	vmov	r6, r7, d0
 800e39c:	f7ff ff56 	bl	800e24c <__b2d>
 800e3a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e3a4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e3a8:	eba3 0c02 	sub.w	ip, r3, r2
 800e3ac:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e3b0:	1a9b      	subs	r3, r3, r2
 800e3b2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e3b6:	ec5b ab10 	vmov	sl, fp, d0
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	bfce      	itee	gt
 800e3be:	463a      	movgt	r2, r7
 800e3c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e3c4:	465a      	movle	r2, fp
 800e3c6:	4659      	mov	r1, fp
 800e3c8:	463d      	mov	r5, r7
 800e3ca:	bfd4      	ite	le
 800e3cc:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800e3d0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800e3d4:	4630      	mov	r0, r6
 800e3d6:	ee10 2a10 	vmov	r2, s0
 800e3da:	460b      	mov	r3, r1
 800e3dc:	4629      	mov	r1, r5
 800e3de:	f7f2 fa45 	bl	800086c <__aeabi_ddiv>
 800e3e2:	ec41 0b10 	vmov	d0, r0, r1
 800e3e6:	b003      	add	sp, #12
 800e3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e3ec <__copybits>:
 800e3ec:	3901      	subs	r1, #1
 800e3ee:	b510      	push	{r4, lr}
 800e3f0:	1149      	asrs	r1, r1, #5
 800e3f2:	6914      	ldr	r4, [r2, #16]
 800e3f4:	3101      	adds	r1, #1
 800e3f6:	f102 0314 	add.w	r3, r2, #20
 800e3fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e3fe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e402:	42a3      	cmp	r3, r4
 800e404:	4602      	mov	r2, r0
 800e406:	d303      	bcc.n	800e410 <__copybits+0x24>
 800e408:	2300      	movs	r3, #0
 800e40a:	428a      	cmp	r2, r1
 800e40c:	d305      	bcc.n	800e41a <__copybits+0x2e>
 800e40e:	bd10      	pop	{r4, pc}
 800e410:	f853 2b04 	ldr.w	r2, [r3], #4
 800e414:	f840 2b04 	str.w	r2, [r0], #4
 800e418:	e7f3      	b.n	800e402 <__copybits+0x16>
 800e41a:	f842 3b04 	str.w	r3, [r2], #4
 800e41e:	e7f4      	b.n	800e40a <__copybits+0x1e>

0800e420 <__any_on>:
 800e420:	f100 0214 	add.w	r2, r0, #20
 800e424:	6900      	ldr	r0, [r0, #16]
 800e426:	114b      	asrs	r3, r1, #5
 800e428:	4298      	cmp	r0, r3
 800e42a:	b510      	push	{r4, lr}
 800e42c:	db11      	blt.n	800e452 <__any_on+0x32>
 800e42e:	dd0a      	ble.n	800e446 <__any_on+0x26>
 800e430:	f011 011f 	ands.w	r1, r1, #31
 800e434:	d007      	beq.n	800e446 <__any_on+0x26>
 800e436:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e43a:	fa24 f001 	lsr.w	r0, r4, r1
 800e43e:	fa00 f101 	lsl.w	r1, r0, r1
 800e442:	428c      	cmp	r4, r1
 800e444:	d10b      	bne.n	800e45e <__any_on+0x3e>
 800e446:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e44a:	4293      	cmp	r3, r2
 800e44c:	d803      	bhi.n	800e456 <__any_on+0x36>
 800e44e:	2000      	movs	r0, #0
 800e450:	bd10      	pop	{r4, pc}
 800e452:	4603      	mov	r3, r0
 800e454:	e7f7      	b.n	800e446 <__any_on+0x26>
 800e456:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e45a:	2900      	cmp	r1, #0
 800e45c:	d0f5      	beq.n	800e44a <__any_on+0x2a>
 800e45e:	2001      	movs	r0, #1
 800e460:	e7f6      	b.n	800e450 <__any_on+0x30>

0800e462 <_calloc_r>:
 800e462:	b538      	push	{r3, r4, r5, lr}
 800e464:	fb02 f401 	mul.w	r4, r2, r1
 800e468:	4621      	mov	r1, r4
 800e46a:	f7fc fcd7 	bl	800ae1c <_malloc_r>
 800e46e:	4605      	mov	r5, r0
 800e470:	b118      	cbz	r0, 800e47a <_calloc_r+0x18>
 800e472:	4622      	mov	r2, r4
 800e474:	2100      	movs	r1, #0
 800e476:	f7fc fc7b 	bl	800ad70 <memset>
 800e47a:	4628      	mov	r0, r5
 800e47c:	bd38      	pop	{r3, r4, r5, pc}

0800e47e <__ssputs_r>:
 800e47e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e482:	688e      	ldr	r6, [r1, #8]
 800e484:	429e      	cmp	r6, r3
 800e486:	4682      	mov	sl, r0
 800e488:	460c      	mov	r4, r1
 800e48a:	4690      	mov	r8, r2
 800e48c:	4699      	mov	r9, r3
 800e48e:	d837      	bhi.n	800e500 <__ssputs_r+0x82>
 800e490:	898a      	ldrh	r2, [r1, #12]
 800e492:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e496:	d031      	beq.n	800e4fc <__ssputs_r+0x7e>
 800e498:	6825      	ldr	r5, [r4, #0]
 800e49a:	6909      	ldr	r1, [r1, #16]
 800e49c:	1a6f      	subs	r7, r5, r1
 800e49e:	6965      	ldr	r5, [r4, #20]
 800e4a0:	2302      	movs	r3, #2
 800e4a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e4a6:	fb95 f5f3 	sdiv	r5, r5, r3
 800e4aa:	f109 0301 	add.w	r3, r9, #1
 800e4ae:	443b      	add	r3, r7
 800e4b0:	429d      	cmp	r5, r3
 800e4b2:	bf38      	it	cc
 800e4b4:	461d      	movcc	r5, r3
 800e4b6:	0553      	lsls	r3, r2, #21
 800e4b8:	d530      	bpl.n	800e51c <__ssputs_r+0x9e>
 800e4ba:	4629      	mov	r1, r5
 800e4bc:	f7fc fcae 	bl	800ae1c <_malloc_r>
 800e4c0:	4606      	mov	r6, r0
 800e4c2:	b950      	cbnz	r0, 800e4da <__ssputs_r+0x5c>
 800e4c4:	230c      	movs	r3, #12
 800e4c6:	f8ca 3000 	str.w	r3, [sl]
 800e4ca:	89a3      	ldrh	r3, [r4, #12]
 800e4cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4d0:	81a3      	strh	r3, [r4, #12]
 800e4d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e4d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4da:	463a      	mov	r2, r7
 800e4dc:	6921      	ldr	r1, [r4, #16]
 800e4de:	f7fc fc23 	bl	800ad28 <memcpy>
 800e4e2:	89a3      	ldrh	r3, [r4, #12]
 800e4e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e4e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e4ec:	81a3      	strh	r3, [r4, #12]
 800e4ee:	6126      	str	r6, [r4, #16]
 800e4f0:	6165      	str	r5, [r4, #20]
 800e4f2:	443e      	add	r6, r7
 800e4f4:	1bed      	subs	r5, r5, r7
 800e4f6:	6026      	str	r6, [r4, #0]
 800e4f8:	60a5      	str	r5, [r4, #8]
 800e4fa:	464e      	mov	r6, r9
 800e4fc:	454e      	cmp	r6, r9
 800e4fe:	d900      	bls.n	800e502 <__ssputs_r+0x84>
 800e500:	464e      	mov	r6, r9
 800e502:	4632      	mov	r2, r6
 800e504:	4641      	mov	r1, r8
 800e506:	6820      	ldr	r0, [r4, #0]
 800e508:	f7fc fc19 	bl	800ad3e <memmove>
 800e50c:	68a3      	ldr	r3, [r4, #8]
 800e50e:	1b9b      	subs	r3, r3, r6
 800e510:	60a3      	str	r3, [r4, #8]
 800e512:	6823      	ldr	r3, [r4, #0]
 800e514:	441e      	add	r6, r3
 800e516:	6026      	str	r6, [r4, #0]
 800e518:	2000      	movs	r0, #0
 800e51a:	e7dc      	b.n	800e4d6 <__ssputs_r+0x58>
 800e51c:	462a      	mov	r2, r5
 800e51e:	f000 f90e 	bl	800e73e <_realloc_r>
 800e522:	4606      	mov	r6, r0
 800e524:	2800      	cmp	r0, #0
 800e526:	d1e2      	bne.n	800e4ee <__ssputs_r+0x70>
 800e528:	6921      	ldr	r1, [r4, #16]
 800e52a:	4650      	mov	r0, sl
 800e52c:	f7fc fc28 	bl	800ad80 <_free_r>
 800e530:	e7c8      	b.n	800e4c4 <__ssputs_r+0x46>
	...

0800e534 <_svfiprintf_r>:
 800e534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e538:	461d      	mov	r5, r3
 800e53a:	898b      	ldrh	r3, [r1, #12]
 800e53c:	061f      	lsls	r7, r3, #24
 800e53e:	b09d      	sub	sp, #116	; 0x74
 800e540:	4680      	mov	r8, r0
 800e542:	460c      	mov	r4, r1
 800e544:	4616      	mov	r6, r2
 800e546:	d50f      	bpl.n	800e568 <_svfiprintf_r+0x34>
 800e548:	690b      	ldr	r3, [r1, #16]
 800e54a:	b96b      	cbnz	r3, 800e568 <_svfiprintf_r+0x34>
 800e54c:	2140      	movs	r1, #64	; 0x40
 800e54e:	f7fc fc65 	bl	800ae1c <_malloc_r>
 800e552:	6020      	str	r0, [r4, #0]
 800e554:	6120      	str	r0, [r4, #16]
 800e556:	b928      	cbnz	r0, 800e564 <_svfiprintf_r+0x30>
 800e558:	230c      	movs	r3, #12
 800e55a:	f8c8 3000 	str.w	r3, [r8]
 800e55e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e562:	e0c8      	b.n	800e6f6 <_svfiprintf_r+0x1c2>
 800e564:	2340      	movs	r3, #64	; 0x40
 800e566:	6163      	str	r3, [r4, #20]
 800e568:	2300      	movs	r3, #0
 800e56a:	9309      	str	r3, [sp, #36]	; 0x24
 800e56c:	2320      	movs	r3, #32
 800e56e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e572:	2330      	movs	r3, #48	; 0x30
 800e574:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e578:	9503      	str	r5, [sp, #12]
 800e57a:	f04f 0b01 	mov.w	fp, #1
 800e57e:	4637      	mov	r7, r6
 800e580:	463d      	mov	r5, r7
 800e582:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e586:	b10b      	cbz	r3, 800e58c <_svfiprintf_r+0x58>
 800e588:	2b25      	cmp	r3, #37	; 0x25
 800e58a:	d13e      	bne.n	800e60a <_svfiprintf_r+0xd6>
 800e58c:	ebb7 0a06 	subs.w	sl, r7, r6
 800e590:	d00b      	beq.n	800e5aa <_svfiprintf_r+0x76>
 800e592:	4653      	mov	r3, sl
 800e594:	4632      	mov	r2, r6
 800e596:	4621      	mov	r1, r4
 800e598:	4640      	mov	r0, r8
 800e59a:	f7ff ff70 	bl	800e47e <__ssputs_r>
 800e59e:	3001      	adds	r0, #1
 800e5a0:	f000 80a4 	beq.w	800e6ec <_svfiprintf_r+0x1b8>
 800e5a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5a6:	4453      	add	r3, sl
 800e5a8:	9309      	str	r3, [sp, #36]	; 0x24
 800e5aa:	783b      	ldrb	r3, [r7, #0]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	f000 809d 	beq.w	800e6ec <_svfiprintf_r+0x1b8>
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e5b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5bc:	9304      	str	r3, [sp, #16]
 800e5be:	9307      	str	r3, [sp, #28]
 800e5c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e5c4:	931a      	str	r3, [sp, #104]	; 0x68
 800e5c6:	462f      	mov	r7, r5
 800e5c8:	2205      	movs	r2, #5
 800e5ca:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e5ce:	4850      	ldr	r0, [pc, #320]	; (800e710 <_svfiprintf_r+0x1dc>)
 800e5d0:	f7f1 fe16 	bl	8000200 <memchr>
 800e5d4:	9b04      	ldr	r3, [sp, #16]
 800e5d6:	b9d0      	cbnz	r0, 800e60e <_svfiprintf_r+0xda>
 800e5d8:	06d9      	lsls	r1, r3, #27
 800e5da:	bf44      	itt	mi
 800e5dc:	2220      	movmi	r2, #32
 800e5de:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e5e2:	071a      	lsls	r2, r3, #28
 800e5e4:	bf44      	itt	mi
 800e5e6:	222b      	movmi	r2, #43	; 0x2b
 800e5e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e5ec:	782a      	ldrb	r2, [r5, #0]
 800e5ee:	2a2a      	cmp	r2, #42	; 0x2a
 800e5f0:	d015      	beq.n	800e61e <_svfiprintf_r+0xea>
 800e5f2:	9a07      	ldr	r2, [sp, #28]
 800e5f4:	462f      	mov	r7, r5
 800e5f6:	2000      	movs	r0, #0
 800e5f8:	250a      	movs	r5, #10
 800e5fa:	4639      	mov	r1, r7
 800e5fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e600:	3b30      	subs	r3, #48	; 0x30
 800e602:	2b09      	cmp	r3, #9
 800e604:	d94d      	bls.n	800e6a2 <_svfiprintf_r+0x16e>
 800e606:	b1b8      	cbz	r0, 800e638 <_svfiprintf_r+0x104>
 800e608:	e00f      	b.n	800e62a <_svfiprintf_r+0xf6>
 800e60a:	462f      	mov	r7, r5
 800e60c:	e7b8      	b.n	800e580 <_svfiprintf_r+0x4c>
 800e60e:	4a40      	ldr	r2, [pc, #256]	; (800e710 <_svfiprintf_r+0x1dc>)
 800e610:	1a80      	subs	r0, r0, r2
 800e612:	fa0b f000 	lsl.w	r0, fp, r0
 800e616:	4318      	orrs	r0, r3
 800e618:	9004      	str	r0, [sp, #16]
 800e61a:	463d      	mov	r5, r7
 800e61c:	e7d3      	b.n	800e5c6 <_svfiprintf_r+0x92>
 800e61e:	9a03      	ldr	r2, [sp, #12]
 800e620:	1d11      	adds	r1, r2, #4
 800e622:	6812      	ldr	r2, [r2, #0]
 800e624:	9103      	str	r1, [sp, #12]
 800e626:	2a00      	cmp	r2, #0
 800e628:	db01      	blt.n	800e62e <_svfiprintf_r+0xfa>
 800e62a:	9207      	str	r2, [sp, #28]
 800e62c:	e004      	b.n	800e638 <_svfiprintf_r+0x104>
 800e62e:	4252      	negs	r2, r2
 800e630:	f043 0302 	orr.w	r3, r3, #2
 800e634:	9207      	str	r2, [sp, #28]
 800e636:	9304      	str	r3, [sp, #16]
 800e638:	783b      	ldrb	r3, [r7, #0]
 800e63a:	2b2e      	cmp	r3, #46	; 0x2e
 800e63c:	d10c      	bne.n	800e658 <_svfiprintf_r+0x124>
 800e63e:	787b      	ldrb	r3, [r7, #1]
 800e640:	2b2a      	cmp	r3, #42	; 0x2a
 800e642:	d133      	bne.n	800e6ac <_svfiprintf_r+0x178>
 800e644:	9b03      	ldr	r3, [sp, #12]
 800e646:	1d1a      	adds	r2, r3, #4
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	9203      	str	r2, [sp, #12]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	bfb8      	it	lt
 800e650:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e654:	3702      	adds	r7, #2
 800e656:	9305      	str	r3, [sp, #20]
 800e658:	4d2e      	ldr	r5, [pc, #184]	; (800e714 <_svfiprintf_r+0x1e0>)
 800e65a:	7839      	ldrb	r1, [r7, #0]
 800e65c:	2203      	movs	r2, #3
 800e65e:	4628      	mov	r0, r5
 800e660:	f7f1 fdce 	bl	8000200 <memchr>
 800e664:	b138      	cbz	r0, 800e676 <_svfiprintf_r+0x142>
 800e666:	2340      	movs	r3, #64	; 0x40
 800e668:	1b40      	subs	r0, r0, r5
 800e66a:	fa03 f000 	lsl.w	r0, r3, r0
 800e66e:	9b04      	ldr	r3, [sp, #16]
 800e670:	4303      	orrs	r3, r0
 800e672:	3701      	adds	r7, #1
 800e674:	9304      	str	r3, [sp, #16]
 800e676:	7839      	ldrb	r1, [r7, #0]
 800e678:	4827      	ldr	r0, [pc, #156]	; (800e718 <_svfiprintf_r+0x1e4>)
 800e67a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e67e:	2206      	movs	r2, #6
 800e680:	1c7e      	adds	r6, r7, #1
 800e682:	f7f1 fdbd 	bl	8000200 <memchr>
 800e686:	2800      	cmp	r0, #0
 800e688:	d038      	beq.n	800e6fc <_svfiprintf_r+0x1c8>
 800e68a:	4b24      	ldr	r3, [pc, #144]	; (800e71c <_svfiprintf_r+0x1e8>)
 800e68c:	bb13      	cbnz	r3, 800e6d4 <_svfiprintf_r+0x1a0>
 800e68e:	9b03      	ldr	r3, [sp, #12]
 800e690:	3307      	adds	r3, #7
 800e692:	f023 0307 	bic.w	r3, r3, #7
 800e696:	3308      	adds	r3, #8
 800e698:	9303      	str	r3, [sp, #12]
 800e69a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e69c:	444b      	add	r3, r9
 800e69e:	9309      	str	r3, [sp, #36]	; 0x24
 800e6a0:	e76d      	b.n	800e57e <_svfiprintf_r+0x4a>
 800e6a2:	fb05 3202 	mla	r2, r5, r2, r3
 800e6a6:	2001      	movs	r0, #1
 800e6a8:	460f      	mov	r7, r1
 800e6aa:	e7a6      	b.n	800e5fa <_svfiprintf_r+0xc6>
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	3701      	adds	r7, #1
 800e6b0:	9305      	str	r3, [sp, #20]
 800e6b2:	4619      	mov	r1, r3
 800e6b4:	250a      	movs	r5, #10
 800e6b6:	4638      	mov	r0, r7
 800e6b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6bc:	3a30      	subs	r2, #48	; 0x30
 800e6be:	2a09      	cmp	r2, #9
 800e6c0:	d903      	bls.n	800e6ca <_svfiprintf_r+0x196>
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d0c8      	beq.n	800e658 <_svfiprintf_r+0x124>
 800e6c6:	9105      	str	r1, [sp, #20]
 800e6c8:	e7c6      	b.n	800e658 <_svfiprintf_r+0x124>
 800e6ca:	fb05 2101 	mla	r1, r5, r1, r2
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	4607      	mov	r7, r0
 800e6d2:	e7f0      	b.n	800e6b6 <_svfiprintf_r+0x182>
 800e6d4:	ab03      	add	r3, sp, #12
 800e6d6:	9300      	str	r3, [sp, #0]
 800e6d8:	4622      	mov	r2, r4
 800e6da:	4b11      	ldr	r3, [pc, #68]	; (800e720 <_svfiprintf_r+0x1ec>)
 800e6dc:	a904      	add	r1, sp, #16
 800e6de:	4640      	mov	r0, r8
 800e6e0:	f7fc fc8a 	bl	800aff8 <_printf_float>
 800e6e4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e6e8:	4681      	mov	r9, r0
 800e6ea:	d1d6      	bne.n	800e69a <_svfiprintf_r+0x166>
 800e6ec:	89a3      	ldrh	r3, [r4, #12]
 800e6ee:	065b      	lsls	r3, r3, #25
 800e6f0:	f53f af35 	bmi.w	800e55e <_svfiprintf_r+0x2a>
 800e6f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e6f6:	b01d      	add	sp, #116	; 0x74
 800e6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6fc:	ab03      	add	r3, sp, #12
 800e6fe:	9300      	str	r3, [sp, #0]
 800e700:	4622      	mov	r2, r4
 800e702:	4b07      	ldr	r3, [pc, #28]	; (800e720 <_svfiprintf_r+0x1ec>)
 800e704:	a904      	add	r1, sp, #16
 800e706:	4640      	mov	r0, r8
 800e708:	f7fc ff2c 	bl	800b564 <_printf_i>
 800e70c:	e7ea      	b.n	800e6e4 <_svfiprintf_r+0x1b0>
 800e70e:	bf00      	nop
 800e710:	08011694 	.word	0x08011694
 800e714:	0801169a 	.word	0x0801169a
 800e718:	0801169e 	.word	0x0801169e
 800e71c:	0800aff9 	.word	0x0800aff9
 800e720:	0800e47f 	.word	0x0800e47f

0800e724 <__ascii_wctomb>:
 800e724:	b149      	cbz	r1, 800e73a <__ascii_wctomb+0x16>
 800e726:	2aff      	cmp	r2, #255	; 0xff
 800e728:	bf85      	ittet	hi
 800e72a:	238a      	movhi	r3, #138	; 0x8a
 800e72c:	6003      	strhi	r3, [r0, #0]
 800e72e:	700a      	strbls	r2, [r1, #0]
 800e730:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e734:	bf98      	it	ls
 800e736:	2001      	movls	r0, #1
 800e738:	4770      	bx	lr
 800e73a:	4608      	mov	r0, r1
 800e73c:	4770      	bx	lr

0800e73e <_realloc_r>:
 800e73e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e740:	4607      	mov	r7, r0
 800e742:	4614      	mov	r4, r2
 800e744:	460e      	mov	r6, r1
 800e746:	b921      	cbnz	r1, 800e752 <_realloc_r+0x14>
 800e748:	4611      	mov	r1, r2
 800e74a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e74e:	f7fc bb65 	b.w	800ae1c <_malloc_r>
 800e752:	b922      	cbnz	r2, 800e75e <_realloc_r+0x20>
 800e754:	f7fc fb14 	bl	800ad80 <_free_r>
 800e758:	4625      	mov	r5, r4
 800e75a:	4628      	mov	r0, r5
 800e75c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e75e:	f000 f814 	bl	800e78a <_malloc_usable_size_r>
 800e762:	42a0      	cmp	r0, r4
 800e764:	d20f      	bcs.n	800e786 <_realloc_r+0x48>
 800e766:	4621      	mov	r1, r4
 800e768:	4638      	mov	r0, r7
 800e76a:	f7fc fb57 	bl	800ae1c <_malloc_r>
 800e76e:	4605      	mov	r5, r0
 800e770:	2800      	cmp	r0, #0
 800e772:	d0f2      	beq.n	800e75a <_realloc_r+0x1c>
 800e774:	4631      	mov	r1, r6
 800e776:	4622      	mov	r2, r4
 800e778:	f7fc fad6 	bl	800ad28 <memcpy>
 800e77c:	4631      	mov	r1, r6
 800e77e:	4638      	mov	r0, r7
 800e780:	f7fc fafe 	bl	800ad80 <_free_r>
 800e784:	e7e9      	b.n	800e75a <_realloc_r+0x1c>
 800e786:	4635      	mov	r5, r6
 800e788:	e7e7      	b.n	800e75a <_realloc_r+0x1c>

0800e78a <_malloc_usable_size_r>:
 800e78a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e78e:	1f18      	subs	r0, r3, #4
 800e790:	2b00      	cmp	r3, #0
 800e792:	bfbc      	itt	lt
 800e794:	580b      	ldrlt	r3, [r1, r0]
 800e796:	18c0      	addlt	r0, r0, r3
 800e798:	4770      	bx	lr

0800e79a <cabsf>:
 800e79a:	b508      	push	{r3, lr}
 800e79c:	ed2d 8b04 	vpush	{d8-d9}
 800e7a0:	eeb0 9a40 	vmov.f32	s18, s0
 800e7a4:	eef0 8a60 	vmov.f32	s17, s1
 800e7a8:	f000 f873 	bl	800e892 <crealf>
 800e7ac:	eef0 0a68 	vmov.f32	s1, s17
 800e7b0:	eeb0 8a40 	vmov.f32	s16, s0
 800e7b4:	eeb0 0a49 	vmov.f32	s0, s18
 800e7b8:	f000 f867 	bl	800e88a <cimagf>
 800e7bc:	eef0 0a40 	vmov.f32	s1, s0
 800e7c0:	eeb0 0a48 	vmov.f32	s0, s16
 800e7c4:	ecbd 8b04 	vpop	{d8-d9}
 800e7c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e7cc:	f000 b96c 	b.w	800eaa8 <hypotf>

0800e7d0 <cexp>:
 800e7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7d4:	ed2d 8b06 	vpush	{d8-d10}
 800e7d8:	eeb0 aa40 	vmov.f32	s20, s0
 800e7dc:	eef0 aa60 	vmov.f32	s21, s1
 800e7e0:	eeb0 8a41 	vmov.f32	s16, s2
 800e7e4:	eef0 8a61 	vmov.f32	s17, s3
 800e7e8:	f000 f852 	bl	800e890 <creal>
 800e7ec:	eeb0 1a48 	vmov.f32	s2, s16
 800e7f0:	eef0 1a68 	vmov.f32	s3, s17
 800e7f4:	eeb0 9a40 	vmov.f32	s18, s0
 800e7f8:	eef0 9a60 	vmov.f32	s19, s1
 800e7fc:	eeb0 0a4a 	vmov.f32	s0, s20
 800e800:	eef0 0a6a 	vmov.f32	s1, s21
 800e804:	f000 f83c 	bl	800e880 <cimag>
 800e808:	eeb0 8a40 	vmov.f32	s16, s0
 800e80c:	eef0 8a60 	vmov.f32	s17, s1
 800e810:	eeb0 0a49 	vmov.f32	s0, s18
 800e814:	eef0 0a69 	vmov.f32	s1, s19
 800e818:	f000 f8ca 	bl	800e9b0 <exp>
 800e81c:	ec57 6b10 	vmov	r6, r7, d0
 800e820:	eeb0 0a48 	vmov.f32	s0, s16
 800e824:	eef0 0a68 	vmov.f32	s1, s17
 800e828:	f000 f87a 	bl	800e920 <sin>
 800e82c:	4632      	mov	r2, r6
 800e82e:	463b      	mov	r3, r7
 800e830:	ec51 0b10 	vmov	r0, r1, d0
 800e834:	f7f1 fef0 	bl	8000618 <__aeabi_dmul>
 800e838:	eeb0 0a48 	vmov.f32	s0, s16
 800e83c:	eef0 0a68 	vmov.f32	s1, s17
 800e840:	4604      	mov	r4, r0
 800e842:	460d      	mov	r5, r1
 800e844:	f000 f828 	bl	800e898 <cos>
 800e848:	4632      	mov	r2, r6
 800e84a:	ec51 0b10 	vmov	r0, r1, d0
 800e84e:	463b      	mov	r3, r7
 800e850:	f7f1 fee2 	bl	8000618 <__aeabi_dmul>
 800e854:	2200      	movs	r2, #0
 800e856:	4606      	mov	r6, r0
 800e858:	460f      	mov	r7, r1
 800e85a:	2300      	movs	r3, #0
 800e85c:	4620      	mov	r0, r4
 800e85e:	4629      	mov	r1, r5
 800e860:	f7f1 feda 	bl	8000618 <__aeabi_dmul>
 800e864:	4602      	mov	r2, r0
 800e866:	460b      	mov	r3, r1
 800e868:	4630      	mov	r0, r6
 800e86a:	4639      	mov	r1, r7
 800e86c:	f7f1 fd1e 	bl	80002ac <__adddf3>
 800e870:	ecbd 8b06 	vpop	{d8-d10}
 800e874:	ec41 0b10 	vmov	d0, r0, r1
 800e878:	ec45 4b11 	vmov	d1, r4, r5
 800e87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e880 <cimag>:
 800e880:	eeb0 0a41 	vmov.f32	s0, s2
 800e884:	eef0 0a61 	vmov.f32	s1, s3
 800e888:	4770      	bx	lr

0800e88a <cimagf>:
 800e88a:	eeb0 0a60 	vmov.f32	s0, s1
 800e88e:	4770      	bx	lr

0800e890 <creal>:
 800e890:	4770      	bx	lr

0800e892 <crealf>:
 800e892:	4770      	bx	lr
 800e894:	0000      	movs	r0, r0
	...

0800e898 <cos>:
 800e898:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e89a:	ec51 0b10 	vmov	r0, r1, d0
 800e89e:	4a1e      	ldr	r2, [pc, #120]	; (800e918 <cos+0x80>)
 800e8a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e8a4:	4293      	cmp	r3, r2
 800e8a6:	dc06      	bgt.n	800e8b6 <cos+0x1e>
 800e8a8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800e910 <cos+0x78>
 800e8ac:	f000 fd58 	bl	800f360 <__kernel_cos>
 800e8b0:	ec51 0b10 	vmov	r0, r1, d0
 800e8b4:	e007      	b.n	800e8c6 <cos+0x2e>
 800e8b6:	4a19      	ldr	r2, [pc, #100]	; (800e91c <cos+0x84>)
 800e8b8:	4293      	cmp	r3, r2
 800e8ba:	dd09      	ble.n	800e8d0 <cos+0x38>
 800e8bc:	ee10 2a10 	vmov	r2, s0
 800e8c0:	460b      	mov	r3, r1
 800e8c2:	f7f1 fcf1 	bl	80002a8 <__aeabi_dsub>
 800e8c6:	ec41 0b10 	vmov	d0, r0, r1
 800e8ca:	b005      	add	sp, #20
 800e8cc:	f85d fb04 	ldr.w	pc, [sp], #4
 800e8d0:	4668      	mov	r0, sp
 800e8d2:	f000 fabd 	bl	800ee50 <__ieee754_rem_pio2>
 800e8d6:	f000 0003 	and.w	r0, r0, #3
 800e8da:	2801      	cmp	r0, #1
 800e8dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e8e0:	ed9d 0b00 	vldr	d0, [sp]
 800e8e4:	d007      	beq.n	800e8f6 <cos+0x5e>
 800e8e6:	2802      	cmp	r0, #2
 800e8e8:	d00e      	beq.n	800e908 <cos+0x70>
 800e8ea:	2800      	cmp	r0, #0
 800e8ec:	d0de      	beq.n	800e8ac <cos+0x14>
 800e8ee:	2001      	movs	r0, #1
 800e8f0:	f001 f93e 	bl	800fb70 <__kernel_sin>
 800e8f4:	e7dc      	b.n	800e8b0 <cos+0x18>
 800e8f6:	f001 f93b 	bl	800fb70 <__kernel_sin>
 800e8fa:	ec53 2b10 	vmov	r2, r3, d0
 800e8fe:	ee10 0a10 	vmov	r0, s0
 800e902:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e906:	e7de      	b.n	800e8c6 <cos+0x2e>
 800e908:	f000 fd2a 	bl	800f360 <__kernel_cos>
 800e90c:	e7f5      	b.n	800e8fa <cos+0x62>
 800e90e:	bf00      	nop
	...
 800e918:	3fe921fb 	.word	0x3fe921fb
 800e91c:	7fefffff 	.word	0x7fefffff

0800e920 <sin>:
 800e920:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e922:	ec51 0b10 	vmov	r0, r1, d0
 800e926:	4a20      	ldr	r2, [pc, #128]	; (800e9a8 <sin+0x88>)
 800e928:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e92c:	4293      	cmp	r3, r2
 800e92e:	dc07      	bgt.n	800e940 <sin+0x20>
 800e930:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800e9a0 <sin+0x80>
 800e934:	2000      	movs	r0, #0
 800e936:	f001 f91b 	bl	800fb70 <__kernel_sin>
 800e93a:	ec51 0b10 	vmov	r0, r1, d0
 800e93e:	e007      	b.n	800e950 <sin+0x30>
 800e940:	4a1a      	ldr	r2, [pc, #104]	; (800e9ac <sin+0x8c>)
 800e942:	4293      	cmp	r3, r2
 800e944:	dd09      	ble.n	800e95a <sin+0x3a>
 800e946:	ee10 2a10 	vmov	r2, s0
 800e94a:	460b      	mov	r3, r1
 800e94c:	f7f1 fcac 	bl	80002a8 <__aeabi_dsub>
 800e950:	ec41 0b10 	vmov	d0, r0, r1
 800e954:	b005      	add	sp, #20
 800e956:	f85d fb04 	ldr.w	pc, [sp], #4
 800e95a:	4668      	mov	r0, sp
 800e95c:	f000 fa78 	bl	800ee50 <__ieee754_rem_pio2>
 800e960:	f000 0003 	and.w	r0, r0, #3
 800e964:	2801      	cmp	r0, #1
 800e966:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e96a:	ed9d 0b00 	vldr	d0, [sp]
 800e96e:	d004      	beq.n	800e97a <sin+0x5a>
 800e970:	2802      	cmp	r0, #2
 800e972:	d005      	beq.n	800e980 <sin+0x60>
 800e974:	b970      	cbnz	r0, 800e994 <sin+0x74>
 800e976:	2001      	movs	r0, #1
 800e978:	e7dd      	b.n	800e936 <sin+0x16>
 800e97a:	f000 fcf1 	bl	800f360 <__kernel_cos>
 800e97e:	e7dc      	b.n	800e93a <sin+0x1a>
 800e980:	2001      	movs	r0, #1
 800e982:	f001 f8f5 	bl	800fb70 <__kernel_sin>
 800e986:	ec53 2b10 	vmov	r2, r3, d0
 800e98a:	ee10 0a10 	vmov	r0, s0
 800e98e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e992:	e7dd      	b.n	800e950 <sin+0x30>
 800e994:	f000 fce4 	bl	800f360 <__kernel_cos>
 800e998:	e7f5      	b.n	800e986 <sin+0x66>
 800e99a:	bf00      	nop
 800e99c:	f3af 8000 	nop.w
	...
 800e9a8:	3fe921fb 	.word	0x3fe921fb
 800e9ac:	7fefffff 	.word	0x7fefffff

0800e9b0 <exp>:
 800e9b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e9b2:	ed2d 8b02 	vpush	{d8}
 800e9b6:	4e38      	ldr	r6, [pc, #224]	; (800ea98 <exp+0xe8>)
 800e9b8:	b08b      	sub	sp, #44	; 0x2c
 800e9ba:	ec55 4b10 	vmov	r4, r5, d0
 800e9be:	f000 f8d7 	bl	800eb70 <__ieee754_exp>
 800e9c2:	f996 3000 	ldrsb.w	r3, [r6]
 800e9c6:	eeb0 8a40 	vmov.f32	s16, s0
 800e9ca:	eef0 8a60 	vmov.f32	s17, s1
 800e9ce:	3301      	adds	r3, #1
 800e9d0:	d02c      	beq.n	800ea2c <exp+0x7c>
 800e9d2:	ec45 4b10 	vmov	d0, r4, r5
 800e9d6:	f001 f98e 	bl	800fcf6 <finite>
 800e9da:	b338      	cbz	r0, 800ea2c <exp+0x7c>
 800e9dc:	a32a      	add	r3, pc, #168	; (adr r3, 800ea88 <exp+0xd8>)
 800e9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9e2:	4620      	mov	r0, r4
 800e9e4:	4629      	mov	r1, r5
 800e9e6:	f7f2 f8a7 	bl	8000b38 <__aeabi_dcmpgt>
 800e9ea:	4607      	mov	r7, r0
 800e9ec:	2800      	cmp	r0, #0
 800e9ee:	d030      	beq.n	800ea52 <exp+0xa2>
 800e9f0:	2303      	movs	r3, #3
 800e9f2:	9300      	str	r3, [sp, #0]
 800e9f4:	4b29      	ldr	r3, [pc, #164]	; (800ea9c <exp+0xec>)
 800e9f6:	9301      	str	r3, [sp, #4]
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	9308      	str	r3, [sp, #32]
 800e9fc:	f996 3000 	ldrsb.w	r3, [r6]
 800ea00:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ea04:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ea08:	b9c3      	cbnz	r3, 800ea3c <exp+0x8c>
 800ea0a:	4b25      	ldr	r3, [pc, #148]	; (800eaa0 <exp+0xf0>)
 800ea0c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ea10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ea14:	4668      	mov	r0, sp
 800ea16:	f001 f9fb 	bl	800fe10 <matherr>
 800ea1a:	b1a8      	cbz	r0, 800ea48 <exp+0x98>
 800ea1c:	9b08      	ldr	r3, [sp, #32]
 800ea1e:	b11b      	cbz	r3, 800ea28 <exp+0x78>
 800ea20:	f7fc f948 	bl	800acb4 <__errno>
 800ea24:	9b08      	ldr	r3, [sp, #32]
 800ea26:	6003      	str	r3, [r0, #0]
 800ea28:	ed9d 8b06 	vldr	d8, [sp, #24]
 800ea2c:	eeb0 0a48 	vmov.f32	s0, s16
 800ea30:	eef0 0a68 	vmov.f32	s1, s17
 800ea34:	b00b      	add	sp, #44	; 0x2c
 800ea36:	ecbd 8b02 	vpop	{d8}
 800ea3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea3c:	4919      	ldr	r1, [pc, #100]	; (800eaa4 <exp+0xf4>)
 800ea3e:	2000      	movs	r0, #0
 800ea40:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ea44:	2b02      	cmp	r3, #2
 800ea46:	d1e5      	bne.n	800ea14 <exp+0x64>
 800ea48:	f7fc f934 	bl	800acb4 <__errno>
 800ea4c:	2322      	movs	r3, #34	; 0x22
 800ea4e:	6003      	str	r3, [r0, #0]
 800ea50:	e7e4      	b.n	800ea1c <exp+0x6c>
 800ea52:	a30f      	add	r3, pc, #60	; (adr r3, 800ea90 <exp+0xe0>)
 800ea54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea58:	4620      	mov	r0, r4
 800ea5a:	4629      	mov	r1, r5
 800ea5c:	f7f2 f84e 	bl	8000afc <__aeabi_dcmplt>
 800ea60:	2800      	cmp	r0, #0
 800ea62:	d0e3      	beq.n	800ea2c <exp+0x7c>
 800ea64:	2304      	movs	r3, #4
 800ea66:	9300      	str	r3, [sp, #0]
 800ea68:	4b0c      	ldr	r3, [pc, #48]	; (800ea9c <exp+0xec>)
 800ea6a:	9301      	str	r3, [sp, #4]
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	2300      	movs	r3, #0
 800ea70:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ea74:	9708      	str	r7, [sp, #32]
 800ea76:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ea7a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ea7e:	f996 3000 	ldrsb.w	r3, [r6]
 800ea82:	e7df      	b.n	800ea44 <exp+0x94>
 800ea84:	f3af 8000 	nop.w
 800ea88:	fefa39ef 	.word	0xfefa39ef
 800ea8c:	40862e42 	.word	0x40862e42
 800ea90:	d52d3051 	.word	0xd52d3051
 800ea94:	c0874910 	.word	0xc0874910
 800ea98:	200001fc 	.word	0x200001fc
 800ea9c:	080117a6 	.word	0x080117a6
 800eaa0:	47efffff 	.word	0x47efffff
 800eaa4:	7ff00000 	.word	0x7ff00000

0800eaa8 <hypotf>:
 800eaa8:	b530      	push	{r4, r5, lr}
 800eaaa:	ed2d 8b04 	vpush	{d8-d9}
 800eaae:	4c2b      	ldr	r4, [pc, #172]	; (800eb5c <hypotf+0xb4>)
 800eab0:	b08b      	sub	sp, #44	; 0x2c
 800eab2:	eeb0 9a40 	vmov.f32	s18, s0
 800eab6:	eef0 8a60 	vmov.f32	s17, s1
 800eaba:	f000 fbbb 	bl	800f234 <__ieee754_hypotf>
 800eabe:	f994 3000 	ldrsb.w	r3, [r4]
 800eac2:	3301      	adds	r3, #1
 800eac4:	eeb0 8a40 	vmov.f32	s16, s0
 800eac8:	d037      	beq.n	800eb3a <hypotf+0x92>
 800eaca:	f001 fa1b 	bl	800ff04 <finitef>
 800eace:	4605      	mov	r5, r0
 800ead0:	2800      	cmp	r0, #0
 800ead2:	d132      	bne.n	800eb3a <hypotf+0x92>
 800ead4:	eeb0 0a49 	vmov.f32	s0, s18
 800ead8:	f001 fa14 	bl	800ff04 <finitef>
 800eadc:	b368      	cbz	r0, 800eb3a <hypotf+0x92>
 800eade:	eeb0 0a68 	vmov.f32	s0, s17
 800eae2:	f001 fa0f 	bl	800ff04 <finitef>
 800eae6:	b340      	cbz	r0, 800eb3a <hypotf+0x92>
 800eae8:	2303      	movs	r3, #3
 800eaea:	9300      	str	r3, [sp, #0]
 800eaec:	ee19 0a10 	vmov	r0, s18
 800eaf0:	4b1b      	ldr	r3, [pc, #108]	; (800eb60 <hypotf+0xb8>)
 800eaf2:	9301      	str	r3, [sp, #4]
 800eaf4:	9508      	str	r5, [sp, #32]
 800eaf6:	f7f1 fd37 	bl	8000568 <__aeabi_f2d>
 800eafa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eafe:	ee18 0a90 	vmov	r0, s17
 800eb02:	f7f1 fd31 	bl	8000568 <__aeabi_f2d>
 800eb06:	f994 3000 	ldrsb.w	r3, [r4]
 800eb0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb0e:	b9d3      	cbnz	r3, 800eb46 <hypotf+0x9e>
 800eb10:	4b14      	ldr	r3, [pc, #80]	; (800eb64 <hypotf+0xbc>)
 800eb12:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800eb16:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eb1a:	4668      	mov	r0, sp
 800eb1c:	f001 f978 	bl	800fe10 <matherr>
 800eb20:	b1b8      	cbz	r0, 800eb52 <hypotf+0xaa>
 800eb22:	9b08      	ldr	r3, [sp, #32]
 800eb24:	b11b      	cbz	r3, 800eb2e <hypotf+0x86>
 800eb26:	f7fc f8c5 	bl	800acb4 <__errno>
 800eb2a:	9b08      	ldr	r3, [sp, #32]
 800eb2c:	6003      	str	r3, [r0, #0]
 800eb2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb32:	f7f2 f869 	bl	8000c08 <__aeabi_d2f>
 800eb36:	ee08 0a10 	vmov	s16, r0
 800eb3a:	eeb0 0a48 	vmov.f32	s0, s16
 800eb3e:	b00b      	add	sp, #44	; 0x2c
 800eb40:	ecbd 8b04 	vpop	{d8-d9}
 800eb44:	bd30      	pop	{r4, r5, pc}
 800eb46:	4908      	ldr	r1, [pc, #32]	; (800eb68 <hypotf+0xc0>)
 800eb48:	2000      	movs	r0, #0
 800eb4a:	2b02      	cmp	r3, #2
 800eb4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eb50:	d1e3      	bne.n	800eb1a <hypotf+0x72>
 800eb52:	f7fc f8af 	bl	800acb4 <__errno>
 800eb56:	2322      	movs	r3, #34	; 0x22
 800eb58:	6003      	str	r3, [r0, #0]
 800eb5a:	e7e2      	b.n	800eb22 <hypotf+0x7a>
 800eb5c:	200001fc 	.word	0x200001fc
 800eb60:	080117aa 	.word	0x080117aa
 800eb64:	47efffff 	.word	0x47efffff
 800eb68:	7ff00000 	.word	0x7ff00000
 800eb6c:	00000000 	.word	0x00000000

0800eb70 <__ieee754_exp>:
 800eb70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb74:	ec55 4b10 	vmov	r4, r5, d0
 800eb78:	4aab      	ldr	r2, [pc, #684]	; (800ee28 <__ieee754_exp+0x2b8>)
 800eb7a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800eb7e:	4296      	cmp	r6, r2
 800eb80:	ea4f 77d5 	mov.w	r7, r5, lsr #31
 800eb84:	d932      	bls.n	800ebec <__ieee754_exp+0x7c>
 800eb86:	4aa9      	ldr	r2, [pc, #676]	; (800ee2c <__ieee754_exp+0x2bc>)
 800eb88:	4296      	cmp	r6, r2
 800eb8a:	d913      	bls.n	800ebb4 <__ieee754_exp+0x44>
 800eb8c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800eb90:	4323      	orrs	r3, r4
 800eb92:	ee10 2a10 	vmov	r2, s0
 800eb96:	d007      	beq.n	800eba8 <__ieee754_exp+0x38>
 800eb98:	462b      	mov	r3, r5
 800eb9a:	4620      	mov	r0, r4
 800eb9c:	4629      	mov	r1, r5
 800eb9e:	f7f1 fb85 	bl	80002ac <__adddf3>
 800eba2:	4604      	mov	r4, r0
 800eba4:	460d      	mov	r5, r1
 800eba6:	e000      	b.n	800ebaa <__ieee754_exp+0x3a>
 800eba8:	b9ef      	cbnz	r7, 800ebe6 <__ieee754_exp+0x76>
 800ebaa:	ec45 4b10 	vmov	d0, r4, r5
 800ebae:	b004      	add	sp, #16
 800ebb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebb4:	a386      	add	r3, pc, #536	; (adr r3, 800edd0 <__ieee754_exp+0x260>)
 800ebb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebba:	ee10 0a10 	vmov	r0, s0
 800ebbe:	4629      	mov	r1, r5
 800ebc0:	f7f1 ffba 	bl	8000b38 <__aeabi_dcmpgt>
 800ebc4:	b138      	cbz	r0, 800ebd6 <__ieee754_exp+0x66>
 800ebc6:	a384      	add	r3, pc, #528	; (adr r3, 800edd8 <__ieee754_exp+0x268>)
 800ebc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebcc:	4610      	mov	r0, r2
 800ebce:	4619      	mov	r1, r3
 800ebd0:	f7f1 fd22 	bl	8000618 <__aeabi_dmul>
 800ebd4:	e7e5      	b.n	800eba2 <__ieee754_exp+0x32>
 800ebd6:	a382      	add	r3, pc, #520	; (adr r3, 800ede0 <__ieee754_exp+0x270>)
 800ebd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebdc:	4620      	mov	r0, r4
 800ebde:	4629      	mov	r1, r5
 800ebe0:	f7f1 ff8c 	bl	8000afc <__aeabi_dcmplt>
 800ebe4:	b130      	cbz	r0, 800ebf4 <__ieee754_exp+0x84>
 800ebe6:	2400      	movs	r4, #0
 800ebe8:	2500      	movs	r5, #0
 800ebea:	e7de      	b.n	800ebaa <__ieee754_exp+0x3a>
 800ebec:	4b90      	ldr	r3, [pc, #576]	; (800ee30 <__ieee754_exp+0x2c0>)
 800ebee:	429e      	cmp	r6, r3
 800ebf0:	f240 80a6 	bls.w	800ed40 <__ieee754_exp+0x1d0>
 800ebf4:	4b8f      	ldr	r3, [pc, #572]	; (800ee34 <__ieee754_exp+0x2c4>)
 800ebf6:	429e      	cmp	r6, r3
 800ebf8:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 800ebfc:	d875      	bhi.n	800ecea <__ieee754_exp+0x17a>
 800ebfe:	4b8e      	ldr	r3, [pc, #568]	; (800ee38 <__ieee754_exp+0x2c8>)
 800ec00:	4e8e      	ldr	r6, [pc, #568]	; (800ee3c <__ieee754_exp+0x2cc>)
 800ec02:	4443      	add	r3, r8
 800ec04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec08:	4620      	mov	r0, r4
 800ec0a:	4629      	mov	r1, r5
 800ec0c:	f7f1 fb4c 	bl	80002a8 <__aeabi_dsub>
 800ec10:	4446      	add	r6, r8
 800ec12:	e9cd 0100 	strd	r0, r1, [sp]
 800ec16:	e9d6 8900 	ldrd	r8, r9, [r6]
 800ec1a:	f1c7 0a01 	rsb	sl, r7, #1
 800ec1e:	ebaa 0a07 	sub.w	sl, sl, r7
 800ec22:	4642      	mov	r2, r8
 800ec24:	464b      	mov	r3, r9
 800ec26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec2a:	f7f1 fb3d 	bl	80002a8 <__aeabi_dsub>
 800ec2e:	4604      	mov	r4, r0
 800ec30:	460d      	mov	r5, r1
 800ec32:	4622      	mov	r2, r4
 800ec34:	462b      	mov	r3, r5
 800ec36:	4620      	mov	r0, r4
 800ec38:	4629      	mov	r1, r5
 800ec3a:	f7f1 fced 	bl	8000618 <__aeabi_dmul>
 800ec3e:	a36a      	add	r3, pc, #424	; (adr r3, 800ede8 <__ieee754_exp+0x278>)
 800ec40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec44:	4606      	mov	r6, r0
 800ec46:	460f      	mov	r7, r1
 800ec48:	f7f1 fce6 	bl	8000618 <__aeabi_dmul>
 800ec4c:	a368      	add	r3, pc, #416	; (adr r3, 800edf0 <__ieee754_exp+0x280>)
 800ec4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec52:	f7f1 fb29 	bl	80002a8 <__aeabi_dsub>
 800ec56:	4632      	mov	r2, r6
 800ec58:	463b      	mov	r3, r7
 800ec5a:	f7f1 fcdd 	bl	8000618 <__aeabi_dmul>
 800ec5e:	a366      	add	r3, pc, #408	; (adr r3, 800edf8 <__ieee754_exp+0x288>)
 800ec60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec64:	f7f1 fb22 	bl	80002ac <__adddf3>
 800ec68:	4632      	mov	r2, r6
 800ec6a:	463b      	mov	r3, r7
 800ec6c:	f7f1 fcd4 	bl	8000618 <__aeabi_dmul>
 800ec70:	a363      	add	r3, pc, #396	; (adr r3, 800ee00 <__ieee754_exp+0x290>)
 800ec72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec76:	f7f1 fb17 	bl	80002a8 <__aeabi_dsub>
 800ec7a:	4632      	mov	r2, r6
 800ec7c:	463b      	mov	r3, r7
 800ec7e:	f7f1 fccb 	bl	8000618 <__aeabi_dmul>
 800ec82:	a361      	add	r3, pc, #388	; (adr r3, 800ee08 <__ieee754_exp+0x298>)
 800ec84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec88:	f7f1 fb10 	bl	80002ac <__adddf3>
 800ec8c:	4632      	mov	r2, r6
 800ec8e:	463b      	mov	r3, r7
 800ec90:	f7f1 fcc2 	bl	8000618 <__aeabi_dmul>
 800ec94:	4602      	mov	r2, r0
 800ec96:	460b      	mov	r3, r1
 800ec98:	4620      	mov	r0, r4
 800ec9a:	4629      	mov	r1, r5
 800ec9c:	f7f1 fb04 	bl	80002a8 <__aeabi_dsub>
 800eca0:	4602      	mov	r2, r0
 800eca2:	460b      	mov	r3, r1
 800eca4:	4606      	mov	r6, r0
 800eca6:	460f      	mov	r7, r1
 800eca8:	4620      	mov	r0, r4
 800ecaa:	4629      	mov	r1, r5
 800ecac:	f7f1 fcb4 	bl	8000618 <__aeabi_dmul>
 800ecb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ecb4:	f1ba 0f00 	cmp.w	sl, #0
 800ecb8:	d15c      	bne.n	800ed74 <__ieee754_exp+0x204>
 800ecba:	2200      	movs	r2, #0
 800ecbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ecc0:	4630      	mov	r0, r6
 800ecc2:	4639      	mov	r1, r7
 800ecc4:	f7f1 faf0 	bl	80002a8 <__aeabi_dsub>
 800ecc8:	4602      	mov	r2, r0
 800ecca:	460b      	mov	r3, r1
 800eccc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ecd0:	f7f1 fdcc 	bl	800086c <__aeabi_ddiv>
 800ecd4:	4622      	mov	r2, r4
 800ecd6:	462b      	mov	r3, r5
 800ecd8:	f7f1 fae6 	bl	80002a8 <__aeabi_dsub>
 800ecdc:	4602      	mov	r2, r0
 800ecde:	460b      	mov	r3, r1
 800ece0:	2000      	movs	r0, #0
 800ece2:	4957      	ldr	r1, [pc, #348]	; (800ee40 <__ieee754_exp+0x2d0>)
 800ece4:	f7f1 fae0 	bl	80002a8 <__aeabi_dsub>
 800ece8:	e75b      	b.n	800eba2 <__ieee754_exp+0x32>
 800ecea:	4e56      	ldr	r6, [pc, #344]	; (800ee44 <__ieee754_exp+0x2d4>)
 800ecec:	a348      	add	r3, pc, #288	; (adr r3, 800ee10 <__ieee754_exp+0x2a0>)
 800ecee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecf2:	4446      	add	r6, r8
 800ecf4:	4620      	mov	r0, r4
 800ecf6:	4629      	mov	r1, r5
 800ecf8:	f7f1 fc8e 	bl	8000618 <__aeabi_dmul>
 800ecfc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ed00:	f7f1 fad4 	bl	80002ac <__adddf3>
 800ed04:	f7f1 ff38 	bl	8000b78 <__aeabi_d2iz>
 800ed08:	4682      	mov	sl, r0
 800ed0a:	f7f1 fc1b 	bl	8000544 <__aeabi_i2d>
 800ed0e:	a342      	add	r3, pc, #264	; (adr r3, 800ee18 <__ieee754_exp+0x2a8>)
 800ed10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed14:	4606      	mov	r6, r0
 800ed16:	460f      	mov	r7, r1
 800ed18:	f7f1 fc7e 	bl	8000618 <__aeabi_dmul>
 800ed1c:	4602      	mov	r2, r0
 800ed1e:	460b      	mov	r3, r1
 800ed20:	4620      	mov	r0, r4
 800ed22:	4629      	mov	r1, r5
 800ed24:	f7f1 fac0 	bl	80002a8 <__aeabi_dsub>
 800ed28:	a33d      	add	r3, pc, #244	; (adr r3, 800ee20 <__ieee754_exp+0x2b0>)
 800ed2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed2e:	e9cd 0100 	strd	r0, r1, [sp]
 800ed32:	4630      	mov	r0, r6
 800ed34:	4639      	mov	r1, r7
 800ed36:	f7f1 fc6f 	bl	8000618 <__aeabi_dmul>
 800ed3a:	4680      	mov	r8, r0
 800ed3c:	4689      	mov	r9, r1
 800ed3e:	e770      	b.n	800ec22 <__ieee754_exp+0xb2>
 800ed40:	4b41      	ldr	r3, [pc, #260]	; (800ee48 <__ieee754_exp+0x2d8>)
 800ed42:	429e      	cmp	r6, r3
 800ed44:	d811      	bhi.n	800ed6a <__ieee754_exp+0x1fa>
 800ed46:	a324      	add	r3, pc, #144	; (adr r3, 800edd8 <__ieee754_exp+0x268>)
 800ed48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed4c:	ee10 0a10 	vmov	r0, s0
 800ed50:	4629      	mov	r1, r5
 800ed52:	f7f1 faab 	bl	80002ac <__adddf3>
 800ed56:	2200      	movs	r2, #0
 800ed58:	4b39      	ldr	r3, [pc, #228]	; (800ee40 <__ieee754_exp+0x2d0>)
 800ed5a:	f7f1 feed 	bl	8000b38 <__aeabi_dcmpgt>
 800ed5e:	b138      	cbz	r0, 800ed70 <__ieee754_exp+0x200>
 800ed60:	2200      	movs	r2, #0
 800ed62:	4b37      	ldr	r3, [pc, #220]	; (800ee40 <__ieee754_exp+0x2d0>)
 800ed64:	4620      	mov	r0, r4
 800ed66:	4629      	mov	r1, r5
 800ed68:	e719      	b.n	800eb9e <__ieee754_exp+0x2e>
 800ed6a:	f04f 0a00 	mov.w	sl, #0
 800ed6e:	e760      	b.n	800ec32 <__ieee754_exp+0xc2>
 800ed70:	4682      	mov	sl, r0
 800ed72:	e75e      	b.n	800ec32 <__ieee754_exp+0xc2>
 800ed74:	4632      	mov	r2, r6
 800ed76:	463b      	mov	r3, r7
 800ed78:	2000      	movs	r0, #0
 800ed7a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800ed7e:	f7f1 fa93 	bl	80002a8 <__aeabi_dsub>
 800ed82:	4602      	mov	r2, r0
 800ed84:	460b      	mov	r3, r1
 800ed86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed8a:	f7f1 fd6f 	bl	800086c <__aeabi_ddiv>
 800ed8e:	4602      	mov	r2, r0
 800ed90:	460b      	mov	r3, r1
 800ed92:	4640      	mov	r0, r8
 800ed94:	4649      	mov	r1, r9
 800ed96:	f7f1 fa87 	bl	80002a8 <__aeabi_dsub>
 800ed9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ed9e:	f7f1 fa83 	bl	80002a8 <__aeabi_dsub>
 800eda2:	4602      	mov	r2, r0
 800eda4:	460b      	mov	r3, r1
 800eda6:	2000      	movs	r0, #0
 800eda8:	4925      	ldr	r1, [pc, #148]	; (800ee40 <__ieee754_exp+0x2d0>)
 800edaa:	f7f1 fa7d 	bl	80002a8 <__aeabi_dsub>
 800edae:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800edb2:	4592      	cmp	sl, r2
 800edb4:	db02      	blt.n	800edbc <__ieee754_exp+0x24c>
 800edb6:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800edba:	e6f2      	b.n	800eba2 <__ieee754_exp+0x32>
 800edbc:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800edc0:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800edc4:	2200      	movs	r2, #0
 800edc6:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800edca:	e701      	b.n	800ebd0 <__ieee754_exp+0x60>
 800edcc:	f3af 8000 	nop.w
 800edd0:	fefa39ef 	.word	0xfefa39ef
 800edd4:	40862e42 	.word	0x40862e42
 800edd8:	8800759c 	.word	0x8800759c
 800eddc:	7e37e43c 	.word	0x7e37e43c
 800ede0:	d52d3051 	.word	0xd52d3051
 800ede4:	c0874910 	.word	0xc0874910
 800ede8:	72bea4d0 	.word	0x72bea4d0
 800edec:	3e663769 	.word	0x3e663769
 800edf0:	c5d26bf1 	.word	0xc5d26bf1
 800edf4:	3ebbbd41 	.word	0x3ebbbd41
 800edf8:	af25de2c 	.word	0xaf25de2c
 800edfc:	3f11566a 	.word	0x3f11566a
 800ee00:	16bebd93 	.word	0x16bebd93
 800ee04:	3f66c16c 	.word	0x3f66c16c
 800ee08:	5555553e 	.word	0x5555553e
 800ee0c:	3fc55555 	.word	0x3fc55555
 800ee10:	652b82fe 	.word	0x652b82fe
 800ee14:	3ff71547 	.word	0x3ff71547
 800ee18:	fee00000 	.word	0xfee00000
 800ee1c:	3fe62e42 	.word	0x3fe62e42
 800ee20:	35793c76 	.word	0x35793c76
 800ee24:	3dea39ef 	.word	0x3dea39ef
 800ee28:	40862e41 	.word	0x40862e41
 800ee2c:	7fefffff 	.word	0x7fefffff
 800ee30:	3fd62e42 	.word	0x3fd62e42
 800ee34:	3ff0a2b1 	.word	0x3ff0a2b1
 800ee38:	080117c8 	.word	0x080117c8
 800ee3c:	080117d8 	.word	0x080117d8
 800ee40:	3ff00000 	.word	0x3ff00000
 800ee44:	080117b8 	.word	0x080117b8
 800ee48:	3e2fffff 	.word	0x3e2fffff
 800ee4c:	00000000 	.word	0x00000000

0800ee50 <__ieee754_rem_pio2>:
 800ee50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee54:	ec57 6b10 	vmov	r6, r7, d0
 800ee58:	4bc3      	ldr	r3, [pc, #780]	; (800f168 <__ieee754_rem_pio2+0x318>)
 800ee5a:	b08d      	sub	sp, #52	; 0x34
 800ee5c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ee60:	4598      	cmp	r8, r3
 800ee62:	4604      	mov	r4, r0
 800ee64:	9704      	str	r7, [sp, #16]
 800ee66:	dc07      	bgt.n	800ee78 <__ieee754_rem_pio2+0x28>
 800ee68:	2200      	movs	r2, #0
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	ed84 0b00 	vstr	d0, [r4]
 800ee70:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ee74:	2500      	movs	r5, #0
 800ee76:	e027      	b.n	800eec8 <__ieee754_rem_pio2+0x78>
 800ee78:	4bbc      	ldr	r3, [pc, #752]	; (800f16c <__ieee754_rem_pio2+0x31c>)
 800ee7a:	4598      	cmp	r8, r3
 800ee7c:	dc75      	bgt.n	800ef6a <__ieee754_rem_pio2+0x11a>
 800ee7e:	9b04      	ldr	r3, [sp, #16]
 800ee80:	4dbb      	ldr	r5, [pc, #748]	; (800f170 <__ieee754_rem_pio2+0x320>)
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	ee10 0a10 	vmov	r0, s0
 800ee88:	a3a9      	add	r3, pc, #676	; (adr r3, 800f130 <__ieee754_rem_pio2+0x2e0>)
 800ee8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee8e:	4639      	mov	r1, r7
 800ee90:	dd36      	ble.n	800ef00 <__ieee754_rem_pio2+0xb0>
 800ee92:	f7f1 fa09 	bl	80002a8 <__aeabi_dsub>
 800ee96:	45a8      	cmp	r8, r5
 800ee98:	4606      	mov	r6, r0
 800ee9a:	460f      	mov	r7, r1
 800ee9c:	d018      	beq.n	800eed0 <__ieee754_rem_pio2+0x80>
 800ee9e:	a3a6      	add	r3, pc, #664	; (adr r3, 800f138 <__ieee754_rem_pio2+0x2e8>)
 800eea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eea4:	f7f1 fa00 	bl	80002a8 <__aeabi_dsub>
 800eea8:	4602      	mov	r2, r0
 800eeaa:	460b      	mov	r3, r1
 800eeac:	e9c4 2300 	strd	r2, r3, [r4]
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	4639      	mov	r1, r7
 800eeb4:	f7f1 f9f8 	bl	80002a8 <__aeabi_dsub>
 800eeb8:	a39f      	add	r3, pc, #636	; (adr r3, 800f138 <__ieee754_rem_pio2+0x2e8>)
 800eeba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eebe:	f7f1 f9f3 	bl	80002a8 <__aeabi_dsub>
 800eec2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800eec6:	2501      	movs	r5, #1
 800eec8:	4628      	mov	r0, r5
 800eeca:	b00d      	add	sp, #52	; 0x34
 800eecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eed0:	a39b      	add	r3, pc, #620	; (adr r3, 800f140 <__ieee754_rem_pio2+0x2f0>)
 800eed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eed6:	f7f1 f9e7 	bl	80002a8 <__aeabi_dsub>
 800eeda:	a39b      	add	r3, pc, #620	; (adr r3, 800f148 <__ieee754_rem_pio2+0x2f8>)
 800eedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee0:	4606      	mov	r6, r0
 800eee2:	460f      	mov	r7, r1
 800eee4:	f7f1 f9e0 	bl	80002a8 <__aeabi_dsub>
 800eee8:	4602      	mov	r2, r0
 800eeea:	460b      	mov	r3, r1
 800eeec:	e9c4 2300 	strd	r2, r3, [r4]
 800eef0:	4630      	mov	r0, r6
 800eef2:	4639      	mov	r1, r7
 800eef4:	f7f1 f9d8 	bl	80002a8 <__aeabi_dsub>
 800eef8:	a393      	add	r3, pc, #588	; (adr r3, 800f148 <__ieee754_rem_pio2+0x2f8>)
 800eefa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eefe:	e7de      	b.n	800eebe <__ieee754_rem_pio2+0x6e>
 800ef00:	f7f1 f9d4 	bl	80002ac <__adddf3>
 800ef04:	45a8      	cmp	r8, r5
 800ef06:	4606      	mov	r6, r0
 800ef08:	460f      	mov	r7, r1
 800ef0a:	d016      	beq.n	800ef3a <__ieee754_rem_pio2+0xea>
 800ef0c:	a38a      	add	r3, pc, #552	; (adr r3, 800f138 <__ieee754_rem_pio2+0x2e8>)
 800ef0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef12:	f7f1 f9cb 	bl	80002ac <__adddf3>
 800ef16:	4602      	mov	r2, r0
 800ef18:	460b      	mov	r3, r1
 800ef1a:	e9c4 2300 	strd	r2, r3, [r4]
 800ef1e:	4630      	mov	r0, r6
 800ef20:	4639      	mov	r1, r7
 800ef22:	f7f1 f9c1 	bl	80002a8 <__aeabi_dsub>
 800ef26:	a384      	add	r3, pc, #528	; (adr r3, 800f138 <__ieee754_rem_pio2+0x2e8>)
 800ef28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2c:	f7f1 f9be 	bl	80002ac <__adddf3>
 800ef30:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800ef34:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ef38:	e7c6      	b.n	800eec8 <__ieee754_rem_pio2+0x78>
 800ef3a:	a381      	add	r3, pc, #516	; (adr r3, 800f140 <__ieee754_rem_pio2+0x2f0>)
 800ef3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef40:	f7f1 f9b4 	bl	80002ac <__adddf3>
 800ef44:	a380      	add	r3, pc, #512	; (adr r3, 800f148 <__ieee754_rem_pio2+0x2f8>)
 800ef46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef4a:	4606      	mov	r6, r0
 800ef4c:	460f      	mov	r7, r1
 800ef4e:	f7f1 f9ad 	bl	80002ac <__adddf3>
 800ef52:	4602      	mov	r2, r0
 800ef54:	460b      	mov	r3, r1
 800ef56:	e9c4 2300 	strd	r2, r3, [r4]
 800ef5a:	4630      	mov	r0, r6
 800ef5c:	4639      	mov	r1, r7
 800ef5e:	f7f1 f9a3 	bl	80002a8 <__aeabi_dsub>
 800ef62:	a379      	add	r3, pc, #484	; (adr r3, 800f148 <__ieee754_rem_pio2+0x2f8>)
 800ef64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef68:	e7e0      	b.n	800ef2c <__ieee754_rem_pio2+0xdc>
 800ef6a:	4b82      	ldr	r3, [pc, #520]	; (800f174 <__ieee754_rem_pio2+0x324>)
 800ef6c:	4598      	cmp	r8, r3
 800ef6e:	f300 80d0 	bgt.w	800f112 <__ieee754_rem_pio2+0x2c2>
 800ef72:	f000 feb7 	bl	800fce4 <fabs>
 800ef76:	ec57 6b10 	vmov	r6, r7, d0
 800ef7a:	ee10 0a10 	vmov	r0, s0
 800ef7e:	a374      	add	r3, pc, #464	; (adr r3, 800f150 <__ieee754_rem_pio2+0x300>)
 800ef80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef84:	4639      	mov	r1, r7
 800ef86:	f7f1 fb47 	bl	8000618 <__aeabi_dmul>
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	4b7a      	ldr	r3, [pc, #488]	; (800f178 <__ieee754_rem_pio2+0x328>)
 800ef8e:	f7f1 f98d 	bl	80002ac <__adddf3>
 800ef92:	f7f1 fdf1 	bl	8000b78 <__aeabi_d2iz>
 800ef96:	4605      	mov	r5, r0
 800ef98:	f7f1 fad4 	bl	8000544 <__aeabi_i2d>
 800ef9c:	a364      	add	r3, pc, #400	; (adr r3, 800f130 <__ieee754_rem_pio2+0x2e0>)
 800ef9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800efa6:	f7f1 fb37 	bl	8000618 <__aeabi_dmul>
 800efaa:	4602      	mov	r2, r0
 800efac:	460b      	mov	r3, r1
 800efae:	4630      	mov	r0, r6
 800efb0:	4639      	mov	r1, r7
 800efb2:	f7f1 f979 	bl	80002a8 <__aeabi_dsub>
 800efb6:	a360      	add	r3, pc, #384	; (adr r3, 800f138 <__ieee754_rem_pio2+0x2e8>)
 800efb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efbc:	4682      	mov	sl, r0
 800efbe:	468b      	mov	fp, r1
 800efc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efc4:	f7f1 fb28 	bl	8000618 <__aeabi_dmul>
 800efc8:	2d1f      	cmp	r5, #31
 800efca:	4606      	mov	r6, r0
 800efcc:	460f      	mov	r7, r1
 800efce:	dc0c      	bgt.n	800efea <__ieee754_rem_pio2+0x19a>
 800efd0:	1e6a      	subs	r2, r5, #1
 800efd2:	4b6a      	ldr	r3, [pc, #424]	; (800f17c <__ieee754_rem_pio2+0x32c>)
 800efd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800efd8:	4543      	cmp	r3, r8
 800efda:	d006      	beq.n	800efea <__ieee754_rem_pio2+0x19a>
 800efdc:	4632      	mov	r2, r6
 800efde:	463b      	mov	r3, r7
 800efe0:	4650      	mov	r0, sl
 800efe2:	4659      	mov	r1, fp
 800efe4:	f7f1 f960 	bl	80002a8 <__aeabi_dsub>
 800efe8:	e00e      	b.n	800f008 <__ieee754_rem_pio2+0x1b8>
 800efea:	4632      	mov	r2, r6
 800efec:	463b      	mov	r3, r7
 800efee:	4650      	mov	r0, sl
 800eff0:	4659      	mov	r1, fp
 800eff2:	f7f1 f959 	bl	80002a8 <__aeabi_dsub>
 800eff6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800effa:	9305      	str	r3, [sp, #20]
 800effc:	9a05      	ldr	r2, [sp, #20]
 800effe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f002:	1ad3      	subs	r3, r2, r3
 800f004:	2b10      	cmp	r3, #16
 800f006:	dc02      	bgt.n	800f00e <__ieee754_rem_pio2+0x1be>
 800f008:	e9c4 0100 	strd	r0, r1, [r4]
 800f00c:	e039      	b.n	800f082 <__ieee754_rem_pio2+0x232>
 800f00e:	a34c      	add	r3, pc, #304	; (adr r3, 800f140 <__ieee754_rem_pio2+0x2f0>)
 800f010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f014:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f018:	f7f1 fafe 	bl	8000618 <__aeabi_dmul>
 800f01c:	4606      	mov	r6, r0
 800f01e:	460f      	mov	r7, r1
 800f020:	4602      	mov	r2, r0
 800f022:	460b      	mov	r3, r1
 800f024:	4650      	mov	r0, sl
 800f026:	4659      	mov	r1, fp
 800f028:	f7f1 f93e 	bl	80002a8 <__aeabi_dsub>
 800f02c:	4602      	mov	r2, r0
 800f02e:	460b      	mov	r3, r1
 800f030:	4680      	mov	r8, r0
 800f032:	4689      	mov	r9, r1
 800f034:	4650      	mov	r0, sl
 800f036:	4659      	mov	r1, fp
 800f038:	f7f1 f936 	bl	80002a8 <__aeabi_dsub>
 800f03c:	4632      	mov	r2, r6
 800f03e:	463b      	mov	r3, r7
 800f040:	f7f1 f932 	bl	80002a8 <__aeabi_dsub>
 800f044:	a340      	add	r3, pc, #256	; (adr r3, 800f148 <__ieee754_rem_pio2+0x2f8>)
 800f046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f04a:	4606      	mov	r6, r0
 800f04c:	460f      	mov	r7, r1
 800f04e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f052:	f7f1 fae1 	bl	8000618 <__aeabi_dmul>
 800f056:	4632      	mov	r2, r6
 800f058:	463b      	mov	r3, r7
 800f05a:	f7f1 f925 	bl	80002a8 <__aeabi_dsub>
 800f05e:	4602      	mov	r2, r0
 800f060:	460b      	mov	r3, r1
 800f062:	4606      	mov	r6, r0
 800f064:	460f      	mov	r7, r1
 800f066:	4640      	mov	r0, r8
 800f068:	4649      	mov	r1, r9
 800f06a:	f7f1 f91d 	bl	80002a8 <__aeabi_dsub>
 800f06e:	9a05      	ldr	r2, [sp, #20]
 800f070:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f074:	1ad3      	subs	r3, r2, r3
 800f076:	2b31      	cmp	r3, #49	; 0x31
 800f078:	dc20      	bgt.n	800f0bc <__ieee754_rem_pio2+0x26c>
 800f07a:	e9c4 0100 	strd	r0, r1, [r4]
 800f07e:	46c2      	mov	sl, r8
 800f080:	46cb      	mov	fp, r9
 800f082:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f086:	4650      	mov	r0, sl
 800f088:	4642      	mov	r2, r8
 800f08a:	464b      	mov	r3, r9
 800f08c:	4659      	mov	r1, fp
 800f08e:	f7f1 f90b 	bl	80002a8 <__aeabi_dsub>
 800f092:	463b      	mov	r3, r7
 800f094:	4632      	mov	r2, r6
 800f096:	f7f1 f907 	bl	80002a8 <__aeabi_dsub>
 800f09a:	9b04      	ldr	r3, [sp, #16]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f0a2:	f6bf af11 	bge.w	800eec8 <__ieee754_rem_pio2+0x78>
 800f0a6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f0aa:	6063      	str	r3, [r4, #4]
 800f0ac:	f8c4 8000 	str.w	r8, [r4]
 800f0b0:	60a0      	str	r0, [r4, #8]
 800f0b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f0b6:	60e3      	str	r3, [r4, #12]
 800f0b8:	426d      	negs	r5, r5
 800f0ba:	e705      	b.n	800eec8 <__ieee754_rem_pio2+0x78>
 800f0bc:	a326      	add	r3, pc, #152	; (adr r3, 800f158 <__ieee754_rem_pio2+0x308>)
 800f0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0c6:	f7f1 faa7 	bl	8000618 <__aeabi_dmul>
 800f0ca:	4606      	mov	r6, r0
 800f0cc:	460f      	mov	r7, r1
 800f0ce:	4602      	mov	r2, r0
 800f0d0:	460b      	mov	r3, r1
 800f0d2:	4640      	mov	r0, r8
 800f0d4:	4649      	mov	r1, r9
 800f0d6:	f7f1 f8e7 	bl	80002a8 <__aeabi_dsub>
 800f0da:	4602      	mov	r2, r0
 800f0dc:	460b      	mov	r3, r1
 800f0de:	4682      	mov	sl, r0
 800f0e0:	468b      	mov	fp, r1
 800f0e2:	4640      	mov	r0, r8
 800f0e4:	4649      	mov	r1, r9
 800f0e6:	f7f1 f8df 	bl	80002a8 <__aeabi_dsub>
 800f0ea:	4632      	mov	r2, r6
 800f0ec:	463b      	mov	r3, r7
 800f0ee:	f7f1 f8db 	bl	80002a8 <__aeabi_dsub>
 800f0f2:	a31b      	add	r3, pc, #108	; (adr r3, 800f160 <__ieee754_rem_pio2+0x310>)
 800f0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0f8:	4606      	mov	r6, r0
 800f0fa:	460f      	mov	r7, r1
 800f0fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f100:	f7f1 fa8a 	bl	8000618 <__aeabi_dmul>
 800f104:	4632      	mov	r2, r6
 800f106:	463b      	mov	r3, r7
 800f108:	f7f1 f8ce 	bl	80002a8 <__aeabi_dsub>
 800f10c:	4606      	mov	r6, r0
 800f10e:	460f      	mov	r7, r1
 800f110:	e764      	b.n	800efdc <__ieee754_rem_pio2+0x18c>
 800f112:	4b1b      	ldr	r3, [pc, #108]	; (800f180 <__ieee754_rem_pio2+0x330>)
 800f114:	4598      	cmp	r8, r3
 800f116:	dd35      	ble.n	800f184 <__ieee754_rem_pio2+0x334>
 800f118:	ee10 2a10 	vmov	r2, s0
 800f11c:	463b      	mov	r3, r7
 800f11e:	4630      	mov	r0, r6
 800f120:	4639      	mov	r1, r7
 800f122:	f7f1 f8c1 	bl	80002a8 <__aeabi_dsub>
 800f126:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f12a:	e9c4 0100 	strd	r0, r1, [r4]
 800f12e:	e6a1      	b.n	800ee74 <__ieee754_rem_pio2+0x24>
 800f130:	54400000 	.word	0x54400000
 800f134:	3ff921fb 	.word	0x3ff921fb
 800f138:	1a626331 	.word	0x1a626331
 800f13c:	3dd0b461 	.word	0x3dd0b461
 800f140:	1a600000 	.word	0x1a600000
 800f144:	3dd0b461 	.word	0x3dd0b461
 800f148:	2e037073 	.word	0x2e037073
 800f14c:	3ba3198a 	.word	0x3ba3198a
 800f150:	6dc9c883 	.word	0x6dc9c883
 800f154:	3fe45f30 	.word	0x3fe45f30
 800f158:	2e000000 	.word	0x2e000000
 800f15c:	3ba3198a 	.word	0x3ba3198a
 800f160:	252049c1 	.word	0x252049c1
 800f164:	397b839a 	.word	0x397b839a
 800f168:	3fe921fb 	.word	0x3fe921fb
 800f16c:	4002d97b 	.word	0x4002d97b
 800f170:	3ff921fb 	.word	0x3ff921fb
 800f174:	413921fb 	.word	0x413921fb
 800f178:	3fe00000 	.word	0x3fe00000
 800f17c:	080117e8 	.word	0x080117e8
 800f180:	7fefffff 	.word	0x7fefffff
 800f184:	ea4f 5528 	mov.w	r5, r8, asr #20
 800f188:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800f18c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800f190:	4630      	mov	r0, r6
 800f192:	460f      	mov	r7, r1
 800f194:	f7f1 fcf0 	bl	8000b78 <__aeabi_d2iz>
 800f198:	f7f1 f9d4 	bl	8000544 <__aeabi_i2d>
 800f19c:	4602      	mov	r2, r0
 800f19e:	460b      	mov	r3, r1
 800f1a0:	4630      	mov	r0, r6
 800f1a2:	4639      	mov	r1, r7
 800f1a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f1a8:	f7f1 f87e 	bl	80002a8 <__aeabi_dsub>
 800f1ac:	2200      	movs	r2, #0
 800f1ae:	4b1f      	ldr	r3, [pc, #124]	; (800f22c <__ieee754_rem_pio2+0x3dc>)
 800f1b0:	f7f1 fa32 	bl	8000618 <__aeabi_dmul>
 800f1b4:	460f      	mov	r7, r1
 800f1b6:	4606      	mov	r6, r0
 800f1b8:	f7f1 fcde 	bl	8000b78 <__aeabi_d2iz>
 800f1bc:	f7f1 f9c2 	bl	8000544 <__aeabi_i2d>
 800f1c0:	4602      	mov	r2, r0
 800f1c2:	460b      	mov	r3, r1
 800f1c4:	4630      	mov	r0, r6
 800f1c6:	4639      	mov	r1, r7
 800f1c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f1cc:	f7f1 f86c 	bl	80002a8 <__aeabi_dsub>
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	4b16      	ldr	r3, [pc, #88]	; (800f22c <__ieee754_rem_pio2+0x3dc>)
 800f1d4:	f7f1 fa20 	bl	8000618 <__aeabi_dmul>
 800f1d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f1dc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800f1e0:	f04f 0803 	mov.w	r8, #3
 800f1e4:	2600      	movs	r6, #0
 800f1e6:	2700      	movs	r7, #0
 800f1e8:	4632      	mov	r2, r6
 800f1ea:	463b      	mov	r3, r7
 800f1ec:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800f1f0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800f1f4:	f7f1 fc78 	bl	8000ae8 <__aeabi_dcmpeq>
 800f1f8:	b9b0      	cbnz	r0, 800f228 <__ieee754_rem_pio2+0x3d8>
 800f1fa:	4b0d      	ldr	r3, [pc, #52]	; (800f230 <__ieee754_rem_pio2+0x3e0>)
 800f1fc:	9301      	str	r3, [sp, #4]
 800f1fe:	2302      	movs	r3, #2
 800f200:	9300      	str	r3, [sp, #0]
 800f202:	462a      	mov	r2, r5
 800f204:	4643      	mov	r3, r8
 800f206:	4621      	mov	r1, r4
 800f208:	a806      	add	r0, sp, #24
 800f20a:	f000 f971 	bl	800f4f0 <__kernel_rem_pio2>
 800f20e:	9b04      	ldr	r3, [sp, #16]
 800f210:	2b00      	cmp	r3, #0
 800f212:	4605      	mov	r5, r0
 800f214:	f6bf ae58 	bge.w	800eec8 <__ieee754_rem_pio2+0x78>
 800f218:	6863      	ldr	r3, [r4, #4]
 800f21a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f21e:	6063      	str	r3, [r4, #4]
 800f220:	68e3      	ldr	r3, [r4, #12]
 800f222:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f226:	e746      	b.n	800f0b6 <__ieee754_rem_pio2+0x266>
 800f228:	46d0      	mov	r8, sl
 800f22a:	e7dd      	b.n	800f1e8 <__ieee754_rem_pio2+0x398>
 800f22c:	41700000 	.word	0x41700000
 800f230:	08011868 	.word	0x08011868

0800f234 <__ieee754_hypotf>:
 800f234:	ee10 3a10 	vmov	r3, s0
 800f238:	ee10 2a90 	vmov	r2, s1
 800f23c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f240:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800f244:	4293      	cmp	r3, r2
 800f246:	bfbe      	ittt	lt
 800f248:	4619      	movlt	r1, r3
 800f24a:	4613      	movlt	r3, r2
 800f24c:	460a      	movlt	r2, r1
 800f24e:	1a99      	subs	r1, r3, r2
 800f250:	f1b1 6f70 	cmp.w	r1, #251658240	; 0xf000000
 800f254:	b510      	push	{r4, lr}
 800f256:	ee00 3a10 	vmov	s0, r3
 800f25a:	ee06 2a90 	vmov	s13, r2
 800f25e:	dd02      	ble.n	800f266 <__ieee754_hypotf+0x32>
 800f260:	ee30 0a26 	vadd.f32	s0, s0, s13
 800f264:	bd10      	pop	{r4, pc}
 800f266:	f1b3 4fb1 	cmp.w	r3, #1484783616	; 0x58800000
 800f26a:	dd48      	ble.n	800f2fe <__ieee754_hypotf+0xca>
 800f26c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f270:	db0c      	blt.n	800f28c <__ieee754_hypotf+0x58>
 800f272:	bf14      	ite	ne
 800f274:	ee30 0a26 	vaddne.f32	s0, s0, s13
 800f278:	ed9f 0a33 	vldreq	s0, [pc, #204]	; 800f348 <__ieee754_hypotf+0x114>
 800f27c:	eddf 7a32 	vldr	s15, [pc, #200]	; 800f348 <__ieee754_hypotf+0x114>
 800f280:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800f284:	bf08      	it	eq
 800f286:	eeb0 0a67 	vmoveq.f32	s0, s15
 800f28a:	e7eb      	b.n	800f264 <__ieee754_hypotf+0x30>
 800f28c:	f103 435e 	add.w	r3, r3, #3724541952	; 0xde000000
 800f290:	f102 425e 	add.w	r2, r2, #3724541952	; 0xde000000
 800f294:	ee00 3a10 	vmov	s0, r3
 800f298:	ee06 2a90 	vmov	s13, r2
 800f29c:	2444      	movs	r4, #68	; 0x44
 800f29e:	f1b2 5f1a 	cmp.w	r2, #645922816	; 0x26800000
 800f2a2:	da0b      	bge.n	800f2bc <__ieee754_hypotf+0x88>
 800f2a4:	2a00      	cmp	r2, #0
 800f2a6:	d0dd      	beq.n	800f264 <__ieee754_hypotf+0x30>
 800f2a8:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800f2ac:	da29      	bge.n	800f302 <__ieee754_hypotf+0xce>
 800f2ae:	eddf 7a27 	vldr	s15, [pc, #156]	; 800f34c <__ieee754_hypotf+0x118>
 800f2b2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800f2b6:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f2ba:	3c7e      	subs	r4, #126	; 0x7e
 800f2bc:	ee30 6a66 	vsub.f32	s12, s0, s13
 800f2c0:	4923      	ldr	r1, [pc, #140]	; (800f350 <__ieee754_hypotf+0x11c>)
 800f2c2:	eef4 6ac6 	vcmpe.f32	s13, s12
 800f2c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2ca:	d524      	bpl.n	800f316 <__ieee754_hypotf+0xe2>
 800f2cc:	400b      	ands	r3, r1
 800f2ce:	ee07 3a90 	vmov	s15, r3
 800f2d2:	ee30 7a27 	vadd.f32	s14, s0, s15
 800f2d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f2da:	ee20 0a47 	vnmul.f32	s0, s0, s14
 800f2de:	eea6 0ae6 	vfms.f32	s0, s13, s13
 800f2e2:	ee97 0aa7 	vfnms.f32	s0, s15, s15
 800f2e6:	f000 f835 	bl	800f354 <__ieee754_sqrtf>
 800f2ea:	2c00      	cmp	r4, #0
 800f2ec:	d0ba      	beq.n	800f264 <__ieee754_hypotf+0x30>
 800f2ee:	05e4      	lsls	r4, r4, #23
 800f2f0:	f104 547e 	add.w	r4, r4, #1065353216	; 0x3f800000
 800f2f4:	ee07 4a90 	vmov	s15, r4
 800f2f8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f2fc:	e7b2      	b.n	800f264 <__ieee754_hypotf+0x30>
 800f2fe:	2400      	movs	r4, #0
 800f300:	e7cd      	b.n	800f29e <__ieee754_hypotf+0x6a>
 800f302:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 800f306:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 800f30a:	3c44      	subs	r4, #68	; 0x44
 800f30c:	ee00 3a10 	vmov	s0, r3
 800f310:	ee06 2a90 	vmov	s13, r2
 800f314:	e7d2      	b.n	800f2bc <__ieee754_hypotf+0x88>
 800f316:	f503 0300 	add.w	r3, r3, #8388608	; 0x800000
 800f31a:	ee05 3a10 	vmov	s10, r3
 800f31e:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800f322:	ee90 5a25 	vfnms.f32	s10, s0, s11
 800f326:	400a      	ands	r2, r1
 800f328:	ee07 2a10 	vmov	s14, r2
 800f32c:	ee07 3a90 	vmov	s15, r3
 800f330:	ee25 0a26 	vmul.f32	s0, s10, s13
 800f334:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800f338:	eea7 0aa6 	vfma.f32	s0, s15, s13
 800f33c:	ee96 0a46 	vfnma.f32	s0, s12, s12
 800f340:	ee97 0a27 	vfnms.f32	s0, s14, s15
 800f344:	e7cf      	b.n	800f2e6 <__ieee754_hypotf+0xb2>
 800f346:	bf00      	nop
 800f348:	7f800000 	.word	0x7f800000
 800f34c:	7e800000 	.word	0x7e800000
 800f350:	fffff000 	.word	0xfffff000

0800f354 <__ieee754_sqrtf>:
 800f354:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f358:	4770      	bx	lr
 800f35a:	0000      	movs	r0, r0
 800f35c:	0000      	movs	r0, r0
	...

0800f360 <__kernel_cos>:
 800f360:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f364:	ec59 8b10 	vmov	r8, r9, d0
 800f368:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800f36c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800f370:	ed2d 8b02 	vpush	{d8}
 800f374:	eeb0 8a41 	vmov.f32	s16, s2
 800f378:	eef0 8a61 	vmov.f32	s17, s3
 800f37c:	da07      	bge.n	800f38e <__kernel_cos+0x2e>
 800f37e:	ee10 0a10 	vmov	r0, s0
 800f382:	4649      	mov	r1, r9
 800f384:	f7f1 fbf8 	bl	8000b78 <__aeabi_d2iz>
 800f388:	2800      	cmp	r0, #0
 800f38a:	f000 8089 	beq.w	800f4a0 <__kernel_cos+0x140>
 800f38e:	4642      	mov	r2, r8
 800f390:	464b      	mov	r3, r9
 800f392:	4640      	mov	r0, r8
 800f394:	4649      	mov	r1, r9
 800f396:	f7f1 f93f 	bl	8000618 <__aeabi_dmul>
 800f39a:	2200      	movs	r2, #0
 800f39c:	4b4e      	ldr	r3, [pc, #312]	; (800f4d8 <__kernel_cos+0x178>)
 800f39e:	4604      	mov	r4, r0
 800f3a0:	460d      	mov	r5, r1
 800f3a2:	f7f1 f939 	bl	8000618 <__aeabi_dmul>
 800f3a6:	a340      	add	r3, pc, #256	; (adr r3, 800f4a8 <__kernel_cos+0x148>)
 800f3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ac:	4682      	mov	sl, r0
 800f3ae:	468b      	mov	fp, r1
 800f3b0:	4620      	mov	r0, r4
 800f3b2:	4629      	mov	r1, r5
 800f3b4:	f7f1 f930 	bl	8000618 <__aeabi_dmul>
 800f3b8:	a33d      	add	r3, pc, #244	; (adr r3, 800f4b0 <__kernel_cos+0x150>)
 800f3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3be:	f7f0 ff75 	bl	80002ac <__adddf3>
 800f3c2:	4622      	mov	r2, r4
 800f3c4:	462b      	mov	r3, r5
 800f3c6:	f7f1 f927 	bl	8000618 <__aeabi_dmul>
 800f3ca:	a33b      	add	r3, pc, #236	; (adr r3, 800f4b8 <__kernel_cos+0x158>)
 800f3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d0:	f7f0 ff6a 	bl	80002a8 <__aeabi_dsub>
 800f3d4:	4622      	mov	r2, r4
 800f3d6:	462b      	mov	r3, r5
 800f3d8:	f7f1 f91e 	bl	8000618 <__aeabi_dmul>
 800f3dc:	a338      	add	r3, pc, #224	; (adr r3, 800f4c0 <__kernel_cos+0x160>)
 800f3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e2:	f7f0 ff63 	bl	80002ac <__adddf3>
 800f3e6:	4622      	mov	r2, r4
 800f3e8:	462b      	mov	r3, r5
 800f3ea:	f7f1 f915 	bl	8000618 <__aeabi_dmul>
 800f3ee:	a336      	add	r3, pc, #216	; (adr r3, 800f4c8 <__kernel_cos+0x168>)
 800f3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3f4:	f7f0 ff58 	bl	80002a8 <__aeabi_dsub>
 800f3f8:	4622      	mov	r2, r4
 800f3fa:	462b      	mov	r3, r5
 800f3fc:	f7f1 f90c 	bl	8000618 <__aeabi_dmul>
 800f400:	a333      	add	r3, pc, #204	; (adr r3, 800f4d0 <__kernel_cos+0x170>)
 800f402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f406:	f7f0 ff51 	bl	80002ac <__adddf3>
 800f40a:	4622      	mov	r2, r4
 800f40c:	462b      	mov	r3, r5
 800f40e:	f7f1 f903 	bl	8000618 <__aeabi_dmul>
 800f412:	4622      	mov	r2, r4
 800f414:	462b      	mov	r3, r5
 800f416:	f7f1 f8ff 	bl	8000618 <__aeabi_dmul>
 800f41a:	ec53 2b18 	vmov	r2, r3, d8
 800f41e:	4604      	mov	r4, r0
 800f420:	460d      	mov	r5, r1
 800f422:	4640      	mov	r0, r8
 800f424:	4649      	mov	r1, r9
 800f426:	f7f1 f8f7 	bl	8000618 <__aeabi_dmul>
 800f42a:	460b      	mov	r3, r1
 800f42c:	4602      	mov	r2, r0
 800f42e:	4629      	mov	r1, r5
 800f430:	4620      	mov	r0, r4
 800f432:	f7f0 ff39 	bl	80002a8 <__aeabi_dsub>
 800f436:	4b29      	ldr	r3, [pc, #164]	; (800f4dc <__kernel_cos+0x17c>)
 800f438:	429e      	cmp	r6, r3
 800f43a:	4680      	mov	r8, r0
 800f43c:	4689      	mov	r9, r1
 800f43e:	dc11      	bgt.n	800f464 <__kernel_cos+0x104>
 800f440:	4602      	mov	r2, r0
 800f442:	460b      	mov	r3, r1
 800f444:	4650      	mov	r0, sl
 800f446:	4659      	mov	r1, fp
 800f448:	f7f0 ff2e 	bl	80002a8 <__aeabi_dsub>
 800f44c:	460b      	mov	r3, r1
 800f44e:	4924      	ldr	r1, [pc, #144]	; (800f4e0 <__kernel_cos+0x180>)
 800f450:	4602      	mov	r2, r0
 800f452:	2000      	movs	r0, #0
 800f454:	f7f0 ff28 	bl	80002a8 <__aeabi_dsub>
 800f458:	ecbd 8b02 	vpop	{d8}
 800f45c:	ec41 0b10 	vmov	d0, r0, r1
 800f460:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f464:	4b1f      	ldr	r3, [pc, #124]	; (800f4e4 <__kernel_cos+0x184>)
 800f466:	491e      	ldr	r1, [pc, #120]	; (800f4e0 <__kernel_cos+0x180>)
 800f468:	429e      	cmp	r6, r3
 800f46a:	bfcc      	ite	gt
 800f46c:	4d1e      	ldrgt	r5, [pc, #120]	; (800f4e8 <__kernel_cos+0x188>)
 800f46e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800f472:	2400      	movs	r4, #0
 800f474:	4622      	mov	r2, r4
 800f476:	462b      	mov	r3, r5
 800f478:	2000      	movs	r0, #0
 800f47a:	f7f0 ff15 	bl	80002a8 <__aeabi_dsub>
 800f47e:	4622      	mov	r2, r4
 800f480:	4606      	mov	r6, r0
 800f482:	460f      	mov	r7, r1
 800f484:	462b      	mov	r3, r5
 800f486:	4650      	mov	r0, sl
 800f488:	4659      	mov	r1, fp
 800f48a:	f7f0 ff0d 	bl	80002a8 <__aeabi_dsub>
 800f48e:	4642      	mov	r2, r8
 800f490:	464b      	mov	r3, r9
 800f492:	f7f0 ff09 	bl	80002a8 <__aeabi_dsub>
 800f496:	4602      	mov	r2, r0
 800f498:	460b      	mov	r3, r1
 800f49a:	4630      	mov	r0, r6
 800f49c:	4639      	mov	r1, r7
 800f49e:	e7d9      	b.n	800f454 <__kernel_cos+0xf4>
 800f4a0:	2000      	movs	r0, #0
 800f4a2:	490f      	ldr	r1, [pc, #60]	; (800f4e0 <__kernel_cos+0x180>)
 800f4a4:	e7d8      	b.n	800f458 <__kernel_cos+0xf8>
 800f4a6:	bf00      	nop
 800f4a8:	be8838d4 	.word	0xbe8838d4
 800f4ac:	bda8fae9 	.word	0xbda8fae9
 800f4b0:	bdb4b1c4 	.word	0xbdb4b1c4
 800f4b4:	3e21ee9e 	.word	0x3e21ee9e
 800f4b8:	809c52ad 	.word	0x809c52ad
 800f4bc:	3e927e4f 	.word	0x3e927e4f
 800f4c0:	19cb1590 	.word	0x19cb1590
 800f4c4:	3efa01a0 	.word	0x3efa01a0
 800f4c8:	16c15177 	.word	0x16c15177
 800f4cc:	3f56c16c 	.word	0x3f56c16c
 800f4d0:	5555554c 	.word	0x5555554c
 800f4d4:	3fa55555 	.word	0x3fa55555
 800f4d8:	3fe00000 	.word	0x3fe00000
 800f4dc:	3fd33332 	.word	0x3fd33332
 800f4e0:	3ff00000 	.word	0x3ff00000
 800f4e4:	3fe90000 	.word	0x3fe90000
 800f4e8:	3fd20000 	.word	0x3fd20000
 800f4ec:	00000000 	.word	0x00000000

0800f4f0 <__kernel_rem_pio2>:
 800f4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4f4:	ed2d 8b02 	vpush	{d8}
 800f4f8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800f4fc:	1ed4      	subs	r4, r2, #3
 800f4fe:	9308      	str	r3, [sp, #32]
 800f500:	9101      	str	r1, [sp, #4]
 800f502:	4bc5      	ldr	r3, [pc, #788]	; (800f818 <__kernel_rem_pio2+0x328>)
 800f504:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800f506:	9009      	str	r0, [sp, #36]	; 0x24
 800f508:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f50c:	9304      	str	r3, [sp, #16]
 800f50e:	9b08      	ldr	r3, [sp, #32]
 800f510:	3b01      	subs	r3, #1
 800f512:	9307      	str	r3, [sp, #28]
 800f514:	2318      	movs	r3, #24
 800f516:	fb94 f4f3 	sdiv	r4, r4, r3
 800f51a:	f06f 0317 	mvn.w	r3, #23
 800f51e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800f522:	fb04 3303 	mla	r3, r4, r3, r3
 800f526:	eb03 0a02 	add.w	sl, r3, r2
 800f52a:	9b04      	ldr	r3, [sp, #16]
 800f52c:	9a07      	ldr	r2, [sp, #28]
 800f52e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800f808 <__kernel_rem_pio2+0x318>
 800f532:	eb03 0802 	add.w	r8, r3, r2
 800f536:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f538:	1aa7      	subs	r7, r4, r2
 800f53a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f53e:	ae22      	add	r6, sp, #136	; 0x88
 800f540:	2500      	movs	r5, #0
 800f542:	4545      	cmp	r5, r8
 800f544:	dd13      	ble.n	800f56e <__kernel_rem_pio2+0x7e>
 800f546:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800f808 <__kernel_rem_pio2+0x318>
 800f54a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800f54e:	2600      	movs	r6, #0
 800f550:	9b04      	ldr	r3, [sp, #16]
 800f552:	429e      	cmp	r6, r3
 800f554:	dc32      	bgt.n	800f5bc <__kernel_rem_pio2+0xcc>
 800f556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f558:	9302      	str	r3, [sp, #8]
 800f55a:	9b08      	ldr	r3, [sp, #32]
 800f55c:	199d      	adds	r5, r3, r6
 800f55e:	ab22      	add	r3, sp, #136	; 0x88
 800f560:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f564:	9306      	str	r3, [sp, #24]
 800f566:	ec59 8b18 	vmov	r8, r9, d8
 800f56a:	2700      	movs	r7, #0
 800f56c:	e01f      	b.n	800f5ae <__kernel_rem_pio2+0xbe>
 800f56e:	42ef      	cmn	r7, r5
 800f570:	d407      	bmi.n	800f582 <__kernel_rem_pio2+0x92>
 800f572:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f576:	f7f0 ffe5 	bl	8000544 <__aeabi_i2d>
 800f57a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f57e:	3501      	adds	r5, #1
 800f580:	e7df      	b.n	800f542 <__kernel_rem_pio2+0x52>
 800f582:	ec51 0b18 	vmov	r0, r1, d8
 800f586:	e7f8      	b.n	800f57a <__kernel_rem_pio2+0x8a>
 800f588:	9906      	ldr	r1, [sp, #24]
 800f58a:	9d02      	ldr	r5, [sp, #8]
 800f58c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800f590:	9106      	str	r1, [sp, #24]
 800f592:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800f596:	9502      	str	r5, [sp, #8]
 800f598:	f7f1 f83e 	bl	8000618 <__aeabi_dmul>
 800f59c:	4602      	mov	r2, r0
 800f59e:	460b      	mov	r3, r1
 800f5a0:	4640      	mov	r0, r8
 800f5a2:	4649      	mov	r1, r9
 800f5a4:	f7f0 fe82 	bl	80002ac <__adddf3>
 800f5a8:	3701      	adds	r7, #1
 800f5aa:	4680      	mov	r8, r0
 800f5ac:	4689      	mov	r9, r1
 800f5ae:	9b07      	ldr	r3, [sp, #28]
 800f5b0:	429f      	cmp	r7, r3
 800f5b2:	dde9      	ble.n	800f588 <__kernel_rem_pio2+0x98>
 800f5b4:	e8eb 8902 	strd	r8, r9, [fp], #8
 800f5b8:	3601      	adds	r6, #1
 800f5ba:	e7c9      	b.n	800f550 <__kernel_rem_pio2+0x60>
 800f5bc:	9b04      	ldr	r3, [sp, #16]
 800f5be:	aa0e      	add	r2, sp, #56	; 0x38
 800f5c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f5c4:	930c      	str	r3, [sp, #48]	; 0x30
 800f5c6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f5c8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f5cc:	9c04      	ldr	r4, [sp, #16]
 800f5ce:	930b      	str	r3, [sp, #44]	; 0x2c
 800f5d0:	ab9a      	add	r3, sp, #616	; 0x268
 800f5d2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800f5d6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f5da:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800f5de:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800f5e2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800f5e6:	ab9a      	add	r3, sp, #616	; 0x268
 800f5e8:	445b      	add	r3, fp
 800f5ea:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800f5ee:	2500      	movs	r5, #0
 800f5f0:	1b63      	subs	r3, r4, r5
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	dc78      	bgt.n	800f6e8 <__kernel_rem_pio2+0x1f8>
 800f5f6:	4650      	mov	r0, sl
 800f5f8:	ec49 8b10 	vmov	d0, r8, r9
 800f5fc:	f000 fc0c 	bl	800fe18 <scalbn>
 800f600:	ec57 6b10 	vmov	r6, r7, d0
 800f604:	2200      	movs	r2, #0
 800f606:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f60a:	ee10 0a10 	vmov	r0, s0
 800f60e:	4639      	mov	r1, r7
 800f610:	f7f1 f802 	bl	8000618 <__aeabi_dmul>
 800f614:	ec41 0b10 	vmov	d0, r0, r1
 800f618:	f000 fb76 	bl	800fd08 <floor>
 800f61c:	2200      	movs	r2, #0
 800f61e:	ec51 0b10 	vmov	r0, r1, d0
 800f622:	4b7e      	ldr	r3, [pc, #504]	; (800f81c <__kernel_rem_pio2+0x32c>)
 800f624:	f7f0 fff8 	bl	8000618 <__aeabi_dmul>
 800f628:	4602      	mov	r2, r0
 800f62a:	460b      	mov	r3, r1
 800f62c:	4630      	mov	r0, r6
 800f62e:	4639      	mov	r1, r7
 800f630:	f7f0 fe3a 	bl	80002a8 <__aeabi_dsub>
 800f634:	460f      	mov	r7, r1
 800f636:	4606      	mov	r6, r0
 800f638:	f7f1 fa9e 	bl	8000b78 <__aeabi_d2iz>
 800f63c:	9006      	str	r0, [sp, #24]
 800f63e:	f7f0 ff81 	bl	8000544 <__aeabi_i2d>
 800f642:	4602      	mov	r2, r0
 800f644:	460b      	mov	r3, r1
 800f646:	4630      	mov	r0, r6
 800f648:	4639      	mov	r1, r7
 800f64a:	f7f0 fe2d 	bl	80002a8 <__aeabi_dsub>
 800f64e:	f1ba 0f00 	cmp.w	sl, #0
 800f652:	4606      	mov	r6, r0
 800f654:	460f      	mov	r7, r1
 800f656:	dd6c      	ble.n	800f732 <__kernel_rem_pio2+0x242>
 800f658:	1e62      	subs	r2, r4, #1
 800f65a:	ab0e      	add	r3, sp, #56	; 0x38
 800f65c:	f1ca 0118 	rsb	r1, sl, #24
 800f660:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f664:	9d06      	ldr	r5, [sp, #24]
 800f666:	fa40 f301 	asr.w	r3, r0, r1
 800f66a:	441d      	add	r5, r3
 800f66c:	408b      	lsls	r3, r1
 800f66e:	1ac0      	subs	r0, r0, r3
 800f670:	ab0e      	add	r3, sp, #56	; 0x38
 800f672:	9506      	str	r5, [sp, #24]
 800f674:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f678:	f1ca 0317 	rsb	r3, sl, #23
 800f67c:	fa40 f303 	asr.w	r3, r0, r3
 800f680:	9302      	str	r3, [sp, #8]
 800f682:	9b02      	ldr	r3, [sp, #8]
 800f684:	2b00      	cmp	r3, #0
 800f686:	dd62      	ble.n	800f74e <__kernel_rem_pio2+0x25e>
 800f688:	9b06      	ldr	r3, [sp, #24]
 800f68a:	2200      	movs	r2, #0
 800f68c:	3301      	adds	r3, #1
 800f68e:	9306      	str	r3, [sp, #24]
 800f690:	4615      	mov	r5, r2
 800f692:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f696:	4294      	cmp	r4, r2
 800f698:	f300 8095 	bgt.w	800f7c6 <__kernel_rem_pio2+0x2d6>
 800f69c:	f1ba 0f00 	cmp.w	sl, #0
 800f6a0:	dd07      	ble.n	800f6b2 <__kernel_rem_pio2+0x1c2>
 800f6a2:	f1ba 0f01 	cmp.w	sl, #1
 800f6a6:	f000 80a2 	beq.w	800f7ee <__kernel_rem_pio2+0x2fe>
 800f6aa:	f1ba 0f02 	cmp.w	sl, #2
 800f6ae:	f000 80c1 	beq.w	800f834 <__kernel_rem_pio2+0x344>
 800f6b2:	9b02      	ldr	r3, [sp, #8]
 800f6b4:	2b02      	cmp	r3, #2
 800f6b6:	d14a      	bne.n	800f74e <__kernel_rem_pio2+0x25e>
 800f6b8:	4632      	mov	r2, r6
 800f6ba:	463b      	mov	r3, r7
 800f6bc:	2000      	movs	r0, #0
 800f6be:	4958      	ldr	r1, [pc, #352]	; (800f820 <__kernel_rem_pio2+0x330>)
 800f6c0:	f7f0 fdf2 	bl	80002a8 <__aeabi_dsub>
 800f6c4:	4606      	mov	r6, r0
 800f6c6:	460f      	mov	r7, r1
 800f6c8:	2d00      	cmp	r5, #0
 800f6ca:	d040      	beq.n	800f74e <__kernel_rem_pio2+0x25e>
 800f6cc:	4650      	mov	r0, sl
 800f6ce:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800f810 <__kernel_rem_pio2+0x320>
 800f6d2:	f000 fba1 	bl	800fe18 <scalbn>
 800f6d6:	4630      	mov	r0, r6
 800f6d8:	4639      	mov	r1, r7
 800f6da:	ec53 2b10 	vmov	r2, r3, d0
 800f6de:	f7f0 fde3 	bl	80002a8 <__aeabi_dsub>
 800f6e2:	4606      	mov	r6, r0
 800f6e4:	460f      	mov	r7, r1
 800f6e6:	e032      	b.n	800f74e <__kernel_rem_pio2+0x25e>
 800f6e8:	2200      	movs	r2, #0
 800f6ea:	4b4e      	ldr	r3, [pc, #312]	; (800f824 <__kernel_rem_pio2+0x334>)
 800f6ec:	4640      	mov	r0, r8
 800f6ee:	4649      	mov	r1, r9
 800f6f0:	f7f0 ff92 	bl	8000618 <__aeabi_dmul>
 800f6f4:	f7f1 fa40 	bl	8000b78 <__aeabi_d2iz>
 800f6f8:	f7f0 ff24 	bl	8000544 <__aeabi_i2d>
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	4b4a      	ldr	r3, [pc, #296]	; (800f828 <__kernel_rem_pio2+0x338>)
 800f700:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f704:	f7f0 ff88 	bl	8000618 <__aeabi_dmul>
 800f708:	4602      	mov	r2, r0
 800f70a:	460b      	mov	r3, r1
 800f70c:	4640      	mov	r0, r8
 800f70e:	4649      	mov	r1, r9
 800f710:	f7f0 fdca 	bl	80002a8 <__aeabi_dsub>
 800f714:	f7f1 fa30 	bl	8000b78 <__aeabi_d2iz>
 800f718:	ab0e      	add	r3, sp, #56	; 0x38
 800f71a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800f71e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800f722:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f726:	f7f0 fdc1 	bl	80002ac <__adddf3>
 800f72a:	3501      	adds	r5, #1
 800f72c:	4680      	mov	r8, r0
 800f72e:	4689      	mov	r9, r1
 800f730:	e75e      	b.n	800f5f0 <__kernel_rem_pio2+0x100>
 800f732:	d105      	bne.n	800f740 <__kernel_rem_pio2+0x250>
 800f734:	1e63      	subs	r3, r4, #1
 800f736:	aa0e      	add	r2, sp, #56	; 0x38
 800f738:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f73c:	15c3      	asrs	r3, r0, #23
 800f73e:	e79f      	b.n	800f680 <__kernel_rem_pio2+0x190>
 800f740:	2200      	movs	r2, #0
 800f742:	4b3a      	ldr	r3, [pc, #232]	; (800f82c <__kernel_rem_pio2+0x33c>)
 800f744:	f7f1 f9ee 	bl	8000b24 <__aeabi_dcmpge>
 800f748:	2800      	cmp	r0, #0
 800f74a:	d139      	bne.n	800f7c0 <__kernel_rem_pio2+0x2d0>
 800f74c:	9002      	str	r0, [sp, #8]
 800f74e:	2200      	movs	r2, #0
 800f750:	2300      	movs	r3, #0
 800f752:	4630      	mov	r0, r6
 800f754:	4639      	mov	r1, r7
 800f756:	f7f1 f9c7 	bl	8000ae8 <__aeabi_dcmpeq>
 800f75a:	2800      	cmp	r0, #0
 800f75c:	f000 80c7 	beq.w	800f8ee <__kernel_rem_pio2+0x3fe>
 800f760:	1e65      	subs	r5, r4, #1
 800f762:	462b      	mov	r3, r5
 800f764:	2200      	movs	r2, #0
 800f766:	9904      	ldr	r1, [sp, #16]
 800f768:	428b      	cmp	r3, r1
 800f76a:	da6a      	bge.n	800f842 <__kernel_rem_pio2+0x352>
 800f76c:	2a00      	cmp	r2, #0
 800f76e:	f000 8088 	beq.w	800f882 <__kernel_rem_pio2+0x392>
 800f772:	ab0e      	add	r3, sp, #56	; 0x38
 800f774:	f1aa 0a18 	sub.w	sl, sl, #24
 800f778:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	f000 80b4 	beq.w	800f8ea <__kernel_rem_pio2+0x3fa>
 800f782:	4650      	mov	r0, sl
 800f784:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800f810 <__kernel_rem_pio2+0x320>
 800f788:	f000 fb46 	bl	800fe18 <scalbn>
 800f78c:	00ec      	lsls	r4, r5, #3
 800f78e:	ab72      	add	r3, sp, #456	; 0x1c8
 800f790:	191e      	adds	r6, r3, r4
 800f792:	ec59 8b10 	vmov	r8, r9, d0
 800f796:	f106 0a08 	add.w	sl, r6, #8
 800f79a:	462f      	mov	r7, r5
 800f79c:	2f00      	cmp	r7, #0
 800f79e:	f280 80df 	bge.w	800f960 <__kernel_rem_pio2+0x470>
 800f7a2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800f808 <__kernel_rem_pio2+0x318>
 800f7a6:	f04f 0a00 	mov.w	sl, #0
 800f7aa:	eba5 030a 	sub.w	r3, r5, sl
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	f2c0 810a 	blt.w	800f9c8 <__kernel_rem_pio2+0x4d8>
 800f7b4:	f8df b078 	ldr.w	fp, [pc, #120]	; 800f830 <__kernel_rem_pio2+0x340>
 800f7b8:	ec59 8b18 	vmov	r8, r9, d8
 800f7bc:	2700      	movs	r7, #0
 800f7be:	e0f5      	b.n	800f9ac <__kernel_rem_pio2+0x4bc>
 800f7c0:	2302      	movs	r3, #2
 800f7c2:	9302      	str	r3, [sp, #8]
 800f7c4:	e760      	b.n	800f688 <__kernel_rem_pio2+0x198>
 800f7c6:	ab0e      	add	r3, sp, #56	; 0x38
 800f7c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7cc:	b94d      	cbnz	r5, 800f7e2 <__kernel_rem_pio2+0x2f2>
 800f7ce:	b12b      	cbz	r3, 800f7dc <__kernel_rem_pio2+0x2ec>
 800f7d0:	a80e      	add	r0, sp, #56	; 0x38
 800f7d2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f7d6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800f7da:	2301      	movs	r3, #1
 800f7dc:	3201      	adds	r2, #1
 800f7de:	461d      	mov	r5, r3
 800f7e0:	e759      	b.n	800f696 <__kernel_rem_pio2+0x1a6>
 800f7e2:	a80e      	add	r0, sp, #56	; 0x38
 800f7e4:	1acb      	subs	r3, r1, r3
 800f7e6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800f7ea:	462b      	mov	r3, r5
 800f7ec:	e7f6      	b.n	800f7dc <__kernel_rem_pio2+0x2ec>
 800f7ee:	1e62      	subs	r2, r4, #1
 800f7f0:	ab0e      	add	r3, sp, #56	; 0x38
 800f7f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7f6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f7fa:	a90e      	add	r1, sp, #56	; 0x38
 800f7fc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f800:	e757      	b.n	800f6b2 <__kernel_rem_pio2+0x1c2>
 800f802:	bf00      	nop
 800f804:	f3af 8000 	nop.w
	...
 800f814:	3ff00000 	.word	0x3ff00000
 800f818:	080119b0 	.word	0x080119b0
 800f81c:	40200000 	.word	0x40200000
 800f820:	3ff00000 	.word	0x3ff00000
 800f824:	3e700000 	.word	0x3e700000
 800f828:	41700000 	.word	0x41700000
 800f82c:	3fe00000 	.word	0x3fe00000
 800f830:	08011970 	.word	0x08011970
 800f834:	1e62      	subs	r2, r4, #1
 800f836:	ab0e      	add	r3, sp, #56	; 0x38
 800f838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f83c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f840:	e7db      	b.n	800f7fa <__kernel_rem_pio2+0x30a>
 800f842:	a90e      	add	r1, sp, #56	; 0x38
 800f844:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f848:	3b01      	subs	r3, #1
 800f84a:	430a      	orrs	r2, r1
 800f84c:	e78b      	b.n	800f766 <__kernel_rem_pio2+0x276>
 800f84e:	3301      	adds	r3, #1
 800f850:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f854:	2900      	cmp	r1, #0
 800f856:	d0fa      	beq.n	800f84e <__kernel_rem_pio2+0x35e>
 800f858:	9a08      	ldr	r2, [sp, #32]
 800f85a:	4422      	add	r2, r4
 800f85c:	00d2      	lsls	r2, r2, #3
 800f85e:	a922      	add	r1, sp, #136	; 0x88
 800f860:	18e3      	adds	r3, r4, r3
 800f862:	9206      	str	r2, [sp, #24]
 800f864:	440a      	add	r2, r1
 800f866:	9302      	str	r3, [sp, #8]
 800f868:	f10b 0108 	add.w	r1, fp, #8
 800f86c:	f102 0308 	add.w	r3, r2, #8
 800f870:	1c66      	adds	r6, r4, #1
 800f872:	910a      	str	r1, [sp, #40]	; 0x28
 800f874:	2500      	movs	r5, #0
 800f876:	930d      	str	r3, [sp, #52]	; 0x34
 800f878:	9b02      	ldr	r3, [sp, #8]
 800f87a:	42b3      	cmp	r3, r6
 800f87c:	da04      	bge.n	800f888 <__kernel_rem_pio2+0x398>
 800f87e:	461c      	mov	r4, r3
 800f880:	e6a6      	b.n	800f5d0 <__kernel_rem_pio2+0xe0>
 800f882:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f884:	2301      	movs	r3, #1
 800f886:	e7e3      	b.n	800f850 <__kernel_rem_pio2+0x360>
 800f888:	9b06      	ldr	r3, [sp, #24]
 800f88a:	18ef      	adds	r7, r5, r3
 800f88c:	ab22      	add	r3, sp, #136	; 0x88
 800f88e:	441f      	add	r7, r3
 800f890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f892:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f896:	f7f0 fe55 	bl	8000544 <__aeabi_i2d>
 800f89a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f89c:	461c      	mov	r4, r3
 800f89e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f8a0:	e9c7 0100 	strd	r0, r1, [r7]
 800f8a4:	eb03 0b05 	add.w	fp, r3, r5
 800f8a8:	2700      	movs	r7, #0
 800f8aa:	f04f 0800 	mov.w	r8, #0
 800f8ae:	f04f 0900 	mov.w	r9, #0
 800f8b2:	9b07      	ldr	r3, [sp, #28]
 800f8b4:	429f      	cmp	r7, r3
 800f8b6:	dd08      	ble.n	800f8ca <__kernel_rem_pio2+0x3da>
 800f8b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8ba:	aa72      	add	r2, sp, #456	; 0x1c8
 800f8bc:	18eb      	adds	r3, r5, r3
 800f8be:	4413      	add	r3, r2
 800f8c0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800f8c4:	3601      	adds	r6, #1
 800f8c6:	3508      	adds	r5, #8
 800f8c8:	e7d6      	b.n	800f878 <__kernel_rem_pio2+0x388>
 800f8ca:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f8ce:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f8d2:	f7f0 fea1 	bl	8000618 <__aeabi_dmul>
 800f8d6:	4602      	mov	r2, r0
 800f8d8:	460b      	mov	r3, r1
 800f8da:	4640      	mov	r0, r8
 800f8dc:	4649      	mov	r1, r9
 800f8de:	f7f0 fce5 	bl	80002ac <__adddf3>
 800f8e2:	3701      	adds	r7, #1
 800f8e4:	4680      	mov	r8, r0
 800f8e6:	4689      	mov	r9, r1
 800f8e8:	e7e3      	b.n	800f8b2 <__kernel_rem_pio2+0x3c2>
 800f8ea:	3d01      	subs	r5, #1
 800f8ec:	e741      	b.n	800f772 <__kernel_rem_pio2+0x282>
 800f8ee:	f1ca 0000 	rsb	r0, sl, #0
 800f8f2:	ec47 6b10 	vmov	d0, r6, r7
 800f8f6:	f000 fa8f 	bl	800fe18 <scalbn>
 800f8fa:	ec57 6b10 	vmov	r6, r7, d0
 800f8fe:	2200      	movs	r2, #0
 800f900:	4b99      	ldr	r3, [pc, #612]	; (800fb68 <__kernel_rem_pio2+0x678>)
 800f902:	ee10 0a10 	vmov	r0, s0
 800f906:	4639      	mov	r1, r7
 800f908:	f7f1 f90c 	bl	8000b24 <__aeabi_dcmpge>
 800f90c:	b1f8      	cbz	r0, 800f94e <__kernel_rem_pio2+0x45e>
 800f90e:	2200      	movs	r2, #0
 800f910:	4b96      	ldr	r3, [pc, #600]	; (800fb6c <__kernel_rem_pio2+0x67c>)
 800f912:	4630      	mov	r0, r6
 800f914:	4639      	mov	r1, r7
 800f916:	f7f0 fe7f 	bl	8000618 <__aeabi_dmul>
 800f91a:	f7f1 f92d 	bl	8000b78 <__aeabi_d2iz>
 800f91e:	4680      	mov	r8, r0
 800f920:	f7f0 fe10 	bl	8000544 <__aeabi_i2d>
 800f924:	2200      	movs	r2, #0
 800f926:	4b90      	ldr	r3, [pc, #576]	; (800fb68 <__kernel_rem_pio2+0x678>)
 800f928:	f7f0 fe76 	bl	8000618 <__aeabi_dmul>
 800f92c:	460b      	mov	r3, r1
 800f92e:	4602      	mov	r2, r0
 800f930:	4639      	mov	r1, r7
 800f932:	4630      	mov	r0, r6
 800f934:	f7f0 fcb8 	bl	80002a8 <__aeabi_dsub>
 800f938:	f7f1 f91e 	bl	8000b78 <__aeabi_d2iz>
 800f93c:	1c65      	adds	r5, r4, #1
 800f93e:	ab0e      	add	r3, sp, #56	; 0x38
 800f940:	f10a 0a18 	add.w	sl, sl, #24
 800f944:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f948:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800f94c:	e719      	b.n	800f782 <__kernel_rem_pio2+0x292>
 800f94e:	4630      	mov	r0, r6
 800f950:	4639      	mov	r1, r7
 800f952:	f7f1 f911 	bl	8000b78 <__aeabi_d2iz>
 800f956:	ab0e      	add	r3, sp, #56	; 0x38
 800f958:	4625      	mov	r5, r4
 800f95a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f95e:	e710      	b.n	800f782 <__kernel_rem_pio2+0x292>
 800f960:	ab0e      	add	r3, sp, #56	; 0x38
 800f962:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800f966:	f7f0 fded 	bl	8000544 <__aeabi_i2d>
 800f96a:	4642      	mov	r2, r8
 800f96c:	464b      	mov	r3, r9
 800f96e:	f7f0 fe53 	bl	8000618 <__aeabi_dmul>
 800f972:	2200      	movs	r2, #0
 800f974:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800f978:	4b7c      	ldr	r3, [pc, #496]	; (800fb6c <__kernel_rem_pio2+0x67c>)
 800f97a:	4640      	mov	r0, r8
 800f97c:	4649      	mov	r1, r9
 800f97e:	f7f0 fe4b 	bl	8000618 <__aeabi_dmul>
 800f982:	3f01      	subs	r7, #1
 800f984:	4680      	mov	r8, r0
 800f986:	4689      	mov	r9, r1
 800f988:	e708      	b.n	800f79c <__kernel_rem_pio2+0x2ac>
 800f98a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800f98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f992:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800f996:	f7f0 fe3f 	bl	8000618 <__aeabi_dmul>
 800f99a:	4602      	mov	r2, r0
 800f99c:	460b      	mov	r3, r1
 800f99e:	4640      	mov	r0, r8
 800f9a0:	4649      	mov	r1, r9
 800f9a2:	f7f0 fc83 	bl	80002ac <__adddf3>
 800f9a6:	3701      	adds	r7, #1
 800f9a8:	4680      	mov	r8, r0
 800f9aa:	4689      	mov	r9, r1
 800f9ac:	9b04      	ldr	r3, [sp, #16]
 800f9ae:	429f      	cmp	r7, r3
 800f9b0:	dc01      	bgt.n	800f9b6 <__kernel_rem_pio2+0x4c6>
 800f9b2:	45ba      	cmp	sl, r7
 800f9b4:	dae9      	bge.n	800f98a <__kernel_rem_pio2+0x49a>
 800f9b6:	ab4a      	add	r3, sp, #296	; 0x128
 800f9b8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f9bc:	e9c3 8900 	strd	r8, r9, [r3]
 800f9c0:	f10a 0a01 	add.w	sl, sl, #1
 800f9c4:	3e08      	subs	r6, #8
 800f9c6:	e6f0      	b.n	800f7aa <__kernel_rem_pio2+0x2ba>
 800f9c8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800f9ca:	2b03      	cmp	r3, #3
 800f9cc:	d85b      	bhi.n	800fa86 <__kernel_rem_pio2+0x596>
 800f9ce:	e8df f003 	tbb	[pc, r3]
 800f9d2:	264a      	.short	0x264a
 800f9d4:	0226      	.short	0x0226
 800f9d6:	ab9a      	add	r3, sp, #616	; 0x268
 800f9d8:	441c      	add	r4, r3
 800f9da:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800f9de:	46a2      	mov	sl, r4
 800f9e0:	46ab      	mov	fp, r5
 800f9e2:	f1bb 0f00 	cmp.w	fp, #0
 800f9e6:	dc6c      	bgt.n	800fac2 <__kernel_rem_pio2+0x5d2>
 800f9e8:	46a2      	mov	sl, r4
 800f9ea:	46ab      	mov	fp, r5
 800f9ec:	f1bb 0f01 	cmp.w	fp, #1
 800f9f0:	f300 8086 	bgt.w	800fb00 <__kernel_rem_pio2+0x610>
 800f9f4:	2000      	movs	r0, #0
 800f9f6:	2100      	movs	r1, #0
 800f9f8:	2d01      	cmp	r5, #1
 800f9fa:	f300 80a0 	bgt.w	800fb3e <__kernel_rem_pio2+0x64e>
 800f9fe:	9b02      	ldr	r3, [sp, #8]
 800fa00:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800fa04:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	f040 809e 	bne.w	800fb4a <__kernel_rem_pio2+0x65a>
 800fa0e:	9b01      	ldr	r3, [sp, #4]
 800fa10:	e9c3 7800 	strd	r7, r8, [r3]
 800fa14:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800fa18:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fa1c:	e033      	b.n	800fa86 <__kernel_rem_pio2+0x596>
 800fa1e:	3408      	adds	r4, #8
 800fa20:	ab4a      	add	r3, sp, #296	; 0x128
 800fa22:	441c      	add	r4, r3
 800fa24:	462e      	mov	r6, r5
 800fa26:	2000      	movs	r0, #0
 800fa28:	2100      	movs	r1, #0
 800fa2a:	2e00      	cmp	r6, #0
 800fa2c:	da3a      	bge.n	800faa4 <__kernel_rem_pio2+0x5b4>
 800fa2e:	9b02      	ldr	r3, [sp, #8]
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d03d      	beq.n	800fab0 <__kernel_rem_pio2+0x5c0>
 800fa34:	4602      	mov	r2, r0
 800fa36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa3a:	9c01      	ldr	r4, [sp, #4]
 800fa3c:	e9c4 2300 	strd	r2, r3, [r4]
 800fa40:	4602      	mov	r2, r0
 800fa42:	460b      	mov	r3, r1
 800fa44:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800fa48:	f7f0 fc2e 	bl	80002a8 <__aeabi_dsub>
 800fa4c:	ae4c      	add	r6, sp, #304	; 0x130
 800fa4e:	2401      	movs	r4, #1
 800fa50:	42a5      	cmp	r5, r4
 800fa52:	da30      	bge.n	800fab6 <__kernel_rem_pio2+0x5c6>
 800fa54:	9b02      	ldr	r3, [sp, #8]
 800fa56:	b113      	cbz	r3, 800fa5e <__kernel_rem_pio2+0x56e>
 800fa58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa5c:	4619      	mov	r1, r3
 800fa5e:	9b01      	ldr	r3, [sp, #4]
 800fa60:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fa64:	e00f      	b.n	800fa86 <__kernel_rem_pio2+0x596>
 800fa66:	ab9a      	add	r3, sp, #616	; 0x268
 800fa68:	441c      	add	r4, r3
 800fa6a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800fa6e:	2000      	movs	r0, #0
 800fa70:	2100      	movs	r1, #0
 800fa72:	2d00      	cmp	r5, #0
 800fa74:	da10      	bge.n	800fa98 <__kernel_rem_pio2+0x5a8>
 800fa76:	9b02      	ldr	r3, [sp, #8]
 800fa78:	b113      	cbz	r3, 800fa80 <__kernel_rem_pio2+0x590>
 800fa7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa7e:	4619      	mov	r1, r3
 800fa80:	9b01      	ldr	r3, [sp, #4]
 800fa82:	e9c3 0100 	strd	r0, r1, [r3]
 800fa86:	9b06      	ldr	r3, [sp, #24]
 800fa88:	f003 0007 	and.w	r0, r3, #7
 800fa8c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800fa90:	ecbd 8b02 	vpop	{d8}
 800fa94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa98:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fa9c:	f7f0 fc06 	bl	80002ac <__adddf3>
 800faa0:	3d01      	subs	r5, #1
 800faa2:	e7e6      	b.n	800fa72 <__kernel_rem_pio2+0x582>
 800faa4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800faa8:	f7f0 fc00 	bl	80002ac <__adddf3>
 800faac:	3e01      	subs	r6, #1
 800faae:	e7bc      	b.n	800fa2a <__kernel_rem_pio2+0x53a>
 800fab0:	4602      	mov	r2, r0
 800fab2:	460b      	mov	r3, r1
 800fab4:	e7c1      	b.n	800fa3a <__kernel_rem_pio2+0x54a>
 800fab6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800faba:	f7f0 fbf7 	bl	80002ac <__adddf3>
 800fabe:	3401      	adds	r4, #1
 800fac0:	e7c6      	b.n	800fa50 <__kernel_rem_pio2+0x560>
 800fac2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800fac6:	ed3a 7b02 	vldmdb	sl!, {d7}
 800faca:	4640      	mov	r0, r8
 800facc:	ec53 2b17 	vmov	r2, r3, d7
 800fad0:	4649      	mov	r1, r9
 800fad2:	ed8d 7b04 	vstr	d7, [sp, #16]
 800fad6:	f7f0 fbe9 	bl	80002ac <__adddf3>
 800fada:	4602      	mov	r2, r0
 800fadc:	460b      	mov	r3, r1
 800fade:	4606      	mov	r6, r0
 800fae0:	460f      	mov	r7, r1
 800fae2:	4640      	mov	r0, r8
 800fae4:	4649      	mov	r1, r9
 800fae6:	f7f0 fbdf 	bl	80002a8 <__aeabi_dsub>
 800faea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800faee:	f7f0 fbdd 	bl	80002ac <__adddf3>
 800faf2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800faf6:	e9ca 0100 	strd	r0, r1, [sl]
 800fafa:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800fafe:	e770      	b.n	800f9e2 <__kernel_rem_pio2+0x4f2>
 800fb00:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800fb04:	ed3a 7b02 	vldmdb	sl!, {d7}
 800fb08:	4630      	mov	r0, r6
 800fb0a:	ec53 2b17 	vmov	r2, r3, d7
 800fb0e:	4639      	mov	r1, r7
 800fb10:	ed8d 7b04 	vstr	d7, [sp, #16]
 800fb14:	f7f0 fbca 	bl	80002ac <__adddf3>
 800fb18:	4602      	mov	r2, r0
 800fb1a:	460b      	mov	r3, r1
 800fb1c:	4680      	mov	r8, r0
 800fb1e:	4689      	mov	r9, r1
 800fb20:	4630      	mov	r0, r6
 800fb22:	4639      	mov	r1, r7
 800fb24:	f7f0 fbc0 	bl	80002a8 <__aeabi_dsub>
 800fb28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb2c:	f7f0 fbbe 	bl	80002ac <__adddf3>
 800fb30:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800fb34:	e9ca 0100 	strd	r0, r1, [sl]
 800fb38:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800fb3c:	e756      	b.n	800f9ec <__kernel_rem_pio2+0x4fc>
 800fb3e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fb42:	f7f0 fbb3 	bl	80002ac <__adddf3>
 800fb46:	3d01      	subs	r5, #1
 800fb48:	e756      	b.n	800f9f8 <__kernel_rem_pio2+0x508>
 800fb4a:	9b01      	ldr	r3, [sp, #4]
 800fb4c:	9a01      	ldr	r2, [sp, #4]
 800fb4e:	601f      	str	r7, [r3, #0]
 800fb50:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800fb54:	605c      	str	r4, [r3, #4]
 800fb56:	609d      	str	r5, [r3, #8]
 800fb58:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800fb5c:	60d3      	str	r3, [r2, #12]
 800fb5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fb62:	6110      	str	r0, [r2, #16]
 800fb64:	6153      	str	r3, [r2, #20]
 800fb66:	e78e      	b.n	800fa86 <__kernel_rem_pio2+0x596>
 800fb68:	41700000 	.word	0x41700000
 800fb6c:	3e700000 	.word	0x3e700000

0800fb70 <__kernel_sin>:
 800fb70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb74:	ec55 4b10 	vmov	r4, r5, d0
 800fb78:	b085      	sub	sp, #20
 800fb7a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fb7e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800fb82:	ed8d 1b00 	vstr	d1, [sp]
 800fb86:	9002      	str	r0, [sp, #8]
 800fb88:	da06      	bge.n	800fb98 <__kernel_sin+0x28>
 800fb8a:	ee10 0a10 	vmov	r0, s0
 800fb8e:	4629      	mov	r1, r5
 800fb90:	f7f0 fff2 	bl	8000b78 <__aeabi_d2iz>
 800fb94:	2800      	cmp	r0, #0
 800fb96:	d051      	beq.n	800fc3c <__kernel_sin+0xcc>
 800fb98:	4622      	mov	r2, r4
 800fb9a:	462b      	mov	r3, r5
 800fb9c:	4620      	mov	r0, r4
 800fb9e:	4629      	mov	r1, r5
 800fba0:	f7f0 fd3a 	bl	8000618 <__aeabi_dmul>
 800fba4:	4682      	mov	sl, r0
 800fba6:	468b      	mov	fp, r1
 800fba8:	4602      	mov	r2, r0
 800fbaa:	460b      	mov	r3, r1
 800fbac:	4620      	mov	r0, r4
 800fbae:	4629      	mov	r1, r5
 800fbb0:	f7f0 fd32 	bl	8000618 <__aeabi_dmul>
 800fbb4:	a341      	add	r3, pc, #260	; (adr r3, 800fcbc <__kernel_sin+0x14c>)
 800fbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbba:	4680      	mov	r8, r0
 800fbbc:	4689      	mov	r9, r1
 800fbbe:	4650      	mov	r0, sl
 800fbc0:	4659      	mov	r1, fp
 800fbc2:	f7f0 fd29 	bl	8000618 <__aeabi_dmul>
 800fbc6:	a33f      	add	r3, pc, #252	; (adr r3, 800fcc4 <__kernel_sin+0x154>)
 800fbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbcc:	f7f0 fb6c 	bl	80002a8 <__aeabi_dsub>
 800fbd0:	4652      	mov	r2, sl
 800fbd2:	465b      	mov	r3, fp
 800fbd4:	f7f0 fd20 	bl	8000618 <__aeabi_dmul>
 800fbd8:	a33c      	add	r3, pc, #240	; (adr r3, 800fccc <__kernel_sin+0x15c>)
 800fbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbde:	f7f0 fb65 	bl	80002ac <__adddf3>
 800fbe2:	4652      	mov	r2, sl
 800fbe4:	465b      	mov	r3, fp
 800fbe6:	f7f0 fd17 	bl	8000618 <__aeabi_dmul>
 800fbea:	a33a      	add	r3, pc, #232	; (adr r3, 800fcd4 <__kernel_sin+0x164>)
 800fbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf0:	f7f0 fb5a 	bl	80002a8 <__aeabi_dsub>
 800fbf4:	4652      	mov	r2, sl
 800fbf6:	465b      	mov	r3, fp
 800fbf8:	f7f0 fd0e 	bl	8000618 <__aeabi_dmul>
 800fbfc:	a337      	add	r3, pc, #220	; (adr r3, 800fcdc <__kernel_sin+0x16c>)
 800fbfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc02:	f7f0 fb53 	bl	80002ac <__adddf3>
 800fc06:	9b02      	ldr	r3, [sp, #8]
 800fc08:	4606      	mov	r6, r0
 800fc0a:	460f      	mov	r7, r1
 800fc0c:	b9db      	cbnz	r3, 800fc46 <__kernel_sin+0xd6>
 800fc0e:	4602      	mov	r2, r0
 800fc10:	460b      	mov	r3, r1
 800fc12:	4650      	mov	r0, sl
 800fc14:	4659      	mov	r1, fp
 800fc16:	f7f0 fcff 	bl	8000618 <__aeabi_dmul>
 800fc1a:	a325      	add	r3, pc, #148	; (adr r3, 800fcb0 <__kernel_sin+0x140>)
 800fc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc20:	f7f0 fb42 	bl	80002a8 <__aeabi_dsub>
 800fc24:	4642      	mov	r2, r8
 800fc26:	464b      	mov	r3, r9
 800fc28:	f7f0 fcf6 	bl	8000618 <__aeabi_dmul>
 800fc2c:	4602      	mov	r2, r0
 800fc2e:	460b      	mov	r3, r1
 800fc30:	4620      	mov	r0, r4
 800fc32:	4629      	mov	r1, r5
 800fc34:	f7f0 fb3a 	bl	80002ac <__adddf3>
 800fc38:	4604      	mov	r4, r0
 800fc3a:	460d      	mov	r5, r1
 800fc3c:	ec45 4b10 	vmov	d0, r4, r5
 800fc40:	b005      	add	sp, #20
 800fc42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc46:	2200      	movs	r2, #0
 800fc48:	4b1b      	ldr	r3, [pc, #108]	; (800fcb8 <__kernel_sin+0x148>)
 800fc4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc4e:	f7f0 fce3 	bl	8000618 <__aeabi_dmul>
 800fc52:	4632      	mov	r2, r6
 800fc54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc58:	463b      	mov	r3, r7
 800fc5a:	4640      	mov	r0, r8
 800fc5c:	4649      	mov	r1, r9
 800fc5e:	f7f0 fcdb 	bl	8000618 <__aeabi_dmul>
 800fc62:	4602      	mov	r2, r0
 800fc64:	460b      	mov	r3, r1
 800fc66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fc6a:	f7f0 fb1d 	bl	80002a8 <__aeabi_dsub>
 800fc6e:	4652      	mov	r2, sl
 800fc70:	465b      	mov	r3, fp
 800fc72:	f7f0 fcd1 	bl	8000618 <__aeabi_dmul>
 800fc76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc7a:	f7f0 fb15 	bl	80002a8 <__aeabi_dsub>
 800fc7e:	a30c      	add	r3, pc, #48	; (adr r3, 800fcb0 <__kernel_sin+0x140>)
 800fc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc84:	4606      	mov	r6, r0
 800fc86:	460f      	mov	r7, r1
 800fc88:	4640      	mov	r0, r8
 800fc8a:	4649      	mov	r1, r9
 800fc8c:	f7f0 fcc4 	bl	8000618 <__aeabi_dmul>
 800fc90:	4602      	mov	r2, r0
 800fc92:	460b      	mov	r3, r1
 800fc94:	4630      	mov	r0, r6
 800fc96:	4639      	mov	r1, r7
 800fc98:	f7f0 fb08 	bl	80002ac <__adddf3>
 800fc9c:	4602      	mov	r2, r0
 800fc9e:	460b      	mov	r3, r1
 800fca0:	4620      	mov	r0, r4
 800fca2:	4629      	mov	r1, r5
 800fca4:	f7f0 fb00 	bl	80002a8 <__aeabi_dsub>
 800fca8:	e7c6      	b.n	800fc38 <__kernel_sin+0xc8>
 800fcaa:	bf00      	nop
 800fcac:	f3af 8000 	nop.w
 800fcb0:	55555549 	.word	0x55555549
 800fcb4:	3fc55555 	.word	0x3fc55555
 800fcb8:	3fe00000 	.word	0x3fe00000
 800fcbc:	5acfd57c 	.word	0x5acfd57c
 800fcc0:	3de5d93a 	.word	0x3de5d93a
 800fcc4:	8a2b9ceb 	.word	0x8a2b9ceb
 800fcc8:	3e5ae5e6 	.word	0x3e5ae5e6
 800fccc:	57b1fe7d 	.word	0x57b1fe7d
 800fcd0:	3ec71de3 	.word	0x3ec71de3
 800fcd4:	19c161d5 	.word	0x19c161d5
 800fcd8:	3f2a01a0 	.word	0x3f2a01a0
 800fcdc:	1110f8a6 	.word	0x1110f8a6
 800fce0:	3f811111 	.word	0x3f811111

0800fce4 <fabs>:
 800fce4:	ec51 0b10 	vmov	r0, r1, d0
 800fce8:	ee10 2a10 	vmov	r2, s0
 800fcec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fcf0:	ec43 2b10 	vmov	d0, r2, r3
 800fcf4:	4770      	bx	lr

0800fcf6 <finite>:
 800fcf6:	ee10 3a90 	vmov	r3, s1
 800fcfa:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800fcfe:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800fd02:	0fc0      	lsrs	r0, r0, #31
 800fd04:	4770      	bx	lr
	...

0800fd08 <floor>:
 800fd08:	ec51 0b10 	vmov	r0, r1, d0
 800fd0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd10:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800fd14:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800fd18:	2e13      	cmp	r6, #19
 800fd1a:	460c      	mov	r4, r1
 800fd1c:	ee10 5a10 	vmov	r5, s0
 800fd20:	4680      	mov	r8, r0
 800fd22:	dc34      	bgt.n	800fd8e <floor+0x86>
 800fd24:	2e00      	cmp	r6, #0
 800fd26:	da16      	bge.n	800fd56 <floor+0x4e>
 800fd28:	a335      	add	r3, pc, #212	; (adr r3, 800fe00 <floor+0xf8>)
 800fd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd2e:	f7f0 fabd 	bl	80002ac <__adddf3>
 800fd32:	2200      	movs	r2, #0
 800fd34:	2300      	movs	r3, #0
 800fd36:	f7f0 feff 	bl	8000b38 <__aeabi_dcmpgt>
 800fd3a:	b148      	cbz	r0, 800fd50 <floor+0x48>
 800fd3c:	2c00      	cmp	r4, #0
 800fd3e:	da59      	bge.n	800fdf4 <floor+0xec>
 800fd40:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800fd44:	4a30      	ldr	r2, [pc, #192]	; (800fe08 <floor+0x100>)
 800fd46:	432b      	orrs	r3, r5
 800fd48:	2500      	movs	r5, #0
 800fd4a:	42ab      	cmp	r3, r5
 800fd4c:	bf18      	it	ne
 800fd4e:	4614      	movne	r4, r2
 800fd50:	4621      	mov	r1, r4
 800fd52:	4628      	mov	r0, r5
 800fd54:	e025      	b.n	800fda2 <floor+0x9a>
 800fd56:	4f2d      	ldr	r7, [pc, #180]	; (800fe0c <floor+0x104>)
 800fd58:	4137      	asrs	r7, r6
 800fd5a:	ea01 0307 	and.w	r3, r1, r7
 800fd5e:	4303      	orrs	r3, r0
 800fd60:	d01f      	beq.n	800fda2 <floor+0x9a>
 800fd62:	a327      	add	r3, pc, #156	; (adr r3, 800fe00 <floor+0xf8>)
 800fd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd68:	f7f0 faa0 	bl	80002ac <__adddf3>
 800fd6c:	2200      	movs	r2, #0
 800fd6e:	2300      	movs	r3, #0
 800fd70:	f7f0 fee2 	bl	8000b38 <__aeabi_dcmpgt>
 800fd74:	2800      	cmp	r0, #0
 800fd76:	d0eb      	beq.n	800fd50 <floor+0x48>
 800fd78:	2c00      	cmp	r4, #0
 800fd7a:	bfbe      	ittt	lt
 800fd7c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fd80:	fa43 f606 	asrlt.w	r6, r3, r6
 800fd84:	19a4      	addlt	r4, r4, r6
 800fd86:	ea24 0407 	bic.w	r4, r4, r7
 800fd8a:	2500      	movs	r5, #0
 800fd8c:	e7e0      	b.n	800fd50 <floor+0x48>
 800fd8e:	2e33      	cmp	r6, #51	; 0x33
 800fd90:	dd0b      	ble.n	800fdaa <floor+0xa2>
 800fd92:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fd96:	d104      	bne.n	800fda2 <floor+0x9a>
 800fd98:	ee10 2a10 	vmov	r2, s0
 800fd9c:	460b      	mov	r3, r1
 800fd9e:	f7f0 fa85 	bl	80002ac <__adddf3>
 800fda2:	ec41 0b10 	vmov	d0, r0, r1
 800fda6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdaa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800fdae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fdb2:	fa23 f707 	lsr.w	r7, r3, r7
 800fdb6:	4207      	tst	r7, r0
 800fdb8:	d0f3      	beq.n	800fda2 <floor+0x9a>
 800fdba:	a311      	add	r3, pc, #68	; (adr r3, 800fe00 <floor+0xf8>)
 800fdbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc0:	f7f0 fa74 	bl	80002ac <__adddf3>
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	f7f0 feb6 	bl	8000b38 <__aeabi_dcmpgt>
 800fdcc:	2800      	cmp	r0, #0
 800fdce:	d0bf      	beq.n	800fd50 <floor+0x48>
 800fdd0:	2c00      	cmp	r4, #0
 800fdd2:	da02      	bge.n	800fdda <floor+0xd2>
 800fdd4:	2e14      	cmp	r6, #20
 800fdd6:	d103      	bne.n	800fde0 <floor+0xd8>
 800fdd8:	3401      	adds	r4, #1
 800fdda:	ea25 0507 	bic.w	r5, r5, r7
 800fdde:	e7b7      	b.n	800fd50 <floor+0x48>
 800fde0:	2301      	movs	r3, #1
 800fde2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800fde6:	fa03 f606 	lsl.w	r6, r3, r6
 800fdea:	4435      	add	r5, r6
 800fdec:	4545      	cmp	r5, r8
 800fdee:	bf38      	it	cc
 800fdf0:	18e4      	addcc	r4, r4, r3
 800fdf2:	e7f2      	b.n	800fdda <floor+0xd2>
 800fdf4:	2500      	movs	r5, #0
 800fdf6:	462c      	mov	r4, r5
 800fdf8:	e7aa      	b.n	800fd50 <floor+0x48>
 800fdfa:	bf00      	nop
 800fdfc:	f3af 8000 	nop.w
 800fe00:	8800759c 	.word	0x8800759c
 800fe04:	7e37e43c 	.word	0x7e37e43c
 800fe08:	bff00000 	.word	0xbff00000
 800fe0c:	000fffff 	.word	0x000fffff

0800fe10 <matherr>:
 800fe10:	2000      	movs	r0, #0
 800fe12:	4770      	bx	lr
 800fe14:	0000      	movs	r0, r0
	...

0800fe18 <scalbn>:
 800fe18:	b570      	push	{r4, r5, r6, lr}
 800fe1a:	ec55 4b10 	vmov	r4, r5, d0
 800fe1e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800fe22:	4606      	mov	r6, r0
 800fe24:	462b      	mov	r3, r5
 800fe26:	b9aa      	cbnz	r2, 800fe54 <scalbn+0x3c>
 800fe28:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fe2c:	4323      	orrs	r3, r4
 800fe2e:	d03b      	beq.n	800fea8 <scalbn+0x90>
 800fe30:	4b31      	ldr	r3, [pc, #196]	; (800fef8 <scalbn+0xe0>)
 800fe32:	4629      	mov	r1, r5
 800fe34:	2200      	movs	r2, #0
 800fe36:	ee10 0a10 	vmov	r0, s0
 800fe3a:	f7f0 fbed 	bl	8000618 <__aeabi_dmul>
 800fe3e:	4b2f      	ldr	r3, [pc, #188]	; (800fefc <scalbn+0xe4>)
 800fe40:	429e      	cmp	r6, r3
 800fe42:	4604      	mov	r4, r0
 800fe44:	460d      	mov	r5, r1
 800fe46:	da12      	bge.n	800fe6e <scalbn+0x56>
 800fe48:	a327      	add	r3, pc, #156	; (adr r3, 800fee8 <scalbn+0xd0>)
 800fe4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe4e:	f7f0 fbe3 	bl	8000618 <__aeabi_dmul>
 800fe52:	e009      	b.n	800fe68 <scalbn+0x50>
 800fe54:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800fe58:	428a      	cmp	r2, r1
 800fe5a:	d10c      	bne.n	800fe76 <scalbn+0x5e>
 800fe5c:	ee10 2a10 	vmov	r2, s0
 800fe60:	4620      	mov	r0, r4
 800fe62:	4629      	mov	r1, r5
 800fe64:	f7f0 fa22 	bl	80002ac <__adddf3>
 800fe68:	4604      	mov	r4, r0
 800fe6a:	460d      	mov	r5, r1
 800fe6c:	e01c      	b.n	800fea8 <scalbn+0x90>
 800fe6e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800fe72:	460b      	mov	r3, r1
 800fe74:	3a36      	subs	r2, #54	; 0x36
 800fe76:	4432      	add	r2, r6
 800fe78:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fe7c:	428a      	cmp	r2, r1
 800fe7e:	dd0b      	ble.n	800fe98 <scalbn+0x80>
 800fe80:	ec45 4b11 	vmov	d1, r4, r5
 800fe84:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800fef0 <scalbn+0xd8>
 800fe88:	f000 f846 	bl	800ff18 <copysign>
 800fe8c:	a318      	add	r3, pc, #96	; (adr r3, 800fef0 <scalbn+0xd8>)
 800fe8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe92:	ec51 0b10 	vmov	r0, r1, d0
 800fe96:	e7da      	b.n	800fe4e <scalbn+0x36>
 800fe98:	2a00      	cmp	r2, #0
 800fe9a:	dd08      	ble.n	800feae <scalbn+0x96>
 800fe9c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fea0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fea4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800fea8:	ec45 4b10 	vmov	d0, r4, r5
 800feac:	bd70      	pop	{r4, r5, r6, pc}
 800feae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800feb2:	da0d      	bge.n	800fed0 <scalbn+0xb8>
 800feb4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800feb8:	429e      	cmp	r6, r3
 800feba:	ec45 4b11 	vmov	d1, r4, r5
 800febe:	dce1      	bgt.n	800fe84 <scalbn+0x6c>
 800fec0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800fee8 <scalbn+0xd0>
 800fec4:	f000 f828 	bl	800ff18 <copysign>
 800fec8:	a307      	add	r3, pc, #28	; (adr r3, 800fee8 <scalbn+0xd0>)
 800feca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fece:	e7e0      	b.n	800fe92 <scalbn+0x7a>
 800fed0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fed4:	3236      	adds	r2, #54	; 0x36
 800fed6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800feda:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800fede:	4620      	mov	r0, r4
 800fee0:	4629      	mov	r1, r5
 800fee2:	2200      	movs	r2, #0
 800fee4:	4b06      	ldr	r3, [pc, #24]	; (800ff00 <scalbn+0xe8>)
 800fee6:	e7b2      	b.n	800fe4e <scalbn+0x36>
 800fee8:	c2f8f359 	.word	0xc2f8f359
 800feec:	01a56e1f 	.word	0x01a56e1f
 800fef0:	8800759c 	.word	0x8800759c
 800fef4:	7e37e43c 	.word	0x7e37e43c
 800fef8:	43500000 	.word	0x43500000
 800fefc:	ffff3cb0 	.word	0xffff3cb0
 800ff00:	3c900000 	.word	0x3c900000

0800ff04 <finitef>:
 800ff04:	ee10 3a10 	vmov	r3, s0
 800ff08:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800ff0c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800ff10:	bfac      	ite	ge
 800ff12:	2000      	movge	r0, #0
 800ff14:	2001      	movlt	r0, #1
 800ff16:	4770      	bx	lr

0800ff18 <copysign>:
 800ff18:	ec51 0b10 	vmov	r0, r1, d0
 800ff1c:	ee11 0a90 	vmov	r0, s3
 800ff20:	ee10 2a10 	vmov	r2, s0
 800ff24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ff28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ff2c:	ea41 0300 	orr.w	r3, r1, r0
 800ff30:	ec43 2b10 	vmov	d0, r2, r3
 800ff34:	4770      	bx	lr
	...

0800ff38 <_init>:
 800ff38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff3a:	bf00      	nop
 800ff3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff3e:	bc08      	pop	{r3}
 800ff40:	469e      	mov	lr, r3
 800ff42:	4770      	bx	lr

0800ff44 <_fini>:
 800ff44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff46:	bf00      	nop
 800ff48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff4a:	bc08      	pop	{r3}
 800ff4c:	469e      	mov	lr, r3
 800ff4e:	4770      	bx	lr
