// Seed: 1993580478
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 id_4,
    input wire id_5,
    output supply0 id_6,
    output wand id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri0 id_10
    , id_25,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri1 id_14,
    output supply0 id_15,
    output wire id_16,
    input tri1 id_17,
    input tri id_18,
    input wor id_19,
    input tri1 id_20,
    input supply1 id_21,
    output tri1 id_22,
    input uwire id_23
);
  assign id_6 = id_9;
  assign module_1.id_2 = 0;
  assign id_22#(
      .id_25(1 & -1),
      .id_23(1)
  ) = -1;
endmodule
module module_1 #(
    parameter id_17 = 32'd89,
    parameter id_39 = 32'd73,
    parameter id_5  = 32'd4
) (
    input supply0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor _id_5
);
  wire id_7;
  ;
  logic [1 : -1] id_8;
  always id_8 <= 1;
  uwire  [  id_5  -  -1  :  -1  ]  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  _id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  _id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  [  id_39  :  id_17  ]  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ;
  assign id_31 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_2,
      id_3,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1,
      id_4,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_4,
      id_2
  );
endmodule
