 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16
Version: K-2015.06-SP2
Date   : Sat Mar 15 13:28:43 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_156_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_156_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_155_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_155_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_153_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_153_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_150_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_150_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_149_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_149_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_148_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_148_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_147_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_147_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_146_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_146_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_145_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_145_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_144_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_144_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_143_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_143_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_142_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_142_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_141_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_141_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_140_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_140_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_139_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_139_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_138_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_138_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_137_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_137_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_136_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_136_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_135_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_135_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_134_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_134_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_133_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_133_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_132_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_132_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_113_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_113_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_111_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_111_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_110_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_110_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_108_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_108_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_107_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_107_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_106_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_106_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_105_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_105_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_100_/E (EDFQD1)                       0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_100_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_99_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_99_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_93_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_93_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_92_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_92_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_91_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_91_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_89_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_89_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_88_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_88_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_87_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_87_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_85_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_85_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_84_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_84_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_82_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_82_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_73_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_73_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_72_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_72_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_70_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_70_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_67_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_67_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_65_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_65_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_64_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_64_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_63_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_60_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_60_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_59_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_58_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_56_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_50_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_50_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_45_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_45_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_43_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_43_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_42_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_38_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_38_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_35_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_30_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_29_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_29_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_27_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_27_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_26_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_26_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_24_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_24_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_23_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_22_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_21_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_20_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_19_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_18_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_17_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_17_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_16_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_16_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_15_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_15_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_14_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_14_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_13_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_13_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_12_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_11_/E (EDFQD1)                        0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_8_/E (EDFQD1)                         0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_5_/E (EDFQD1)                         0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U837/Z (BUFFD2)                                   0.421     0.267      0.898 r
  n660 (net)                    78        0.148               0.000      0.898 r
  memory1_reg_4_/E (EDFQD1)                         0.421     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_98_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_98_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_94_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_94_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_90_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_90_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_86_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_86_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_83_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_83_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_75_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_75_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_71_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_71_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_62_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_62_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_61_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_61_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_55_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_53_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_53_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_52_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_52_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_51_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_51_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_49_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_49_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_47_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_41_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_41_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_34_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_32_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_28_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_10_/E (EDFQD1)                        0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_7_/E (EDFQD1)                         0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: memory1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.012     0.002      0.202 r
  A[0] (net)                     4        0.006               0.000      0.202 r
  U849/ZN (INVD1)                                   0.022     0.017      0.219 f
  n669 (net)                     3        0.006               0.000      0.219 f
  U828/ZN (NR3D1)                                   0.185     0.116      0.336 r
  n1257 (net)                   24        0.020               0.000      0.336 r
  U1558/ZN (INR2D2)                                 0.472     0.295      0.631 r
  N246 (net)                    45        0.084               0.000      0.631 r
  U1559/Z (CKBD1)                                   0.427     0.266      0.897 r
  n1325 (net)                   39        0.074               0.000      0.897 r
  memory1_reg_3_/E (EDFQD1)                         0.427     0.000      0.897 r
  data arrival time                                                      0.897

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.897
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


1
