

================================================================
== Vitis HLS Report for 'needwun_Pipeline_init_col'
================================================================
* Date:           Sat Oct  4 21:45:12 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.139 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      348|      348|  3.480 us|  3.480 us|  348|  348|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_col  |      346|      346|        89|          4|          1|    65|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|    2642|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|   19058|   14350|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     125|    -|
|Register         |        -|     -|     832|     192|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    14|   19890|   17309|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       3|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |mul_64ns_66ns_79_2_1_U6    |mul_64ns_66ns_79_2_1    |        0|   6|   361|   179|    0|
    |mul_64ns_66ns_79_2_1_U7    |mul_64ns_66ns_79_2_1    |        0|   6|   361|   179|    0|
    |urem_14ns_14ns_14_18_1_U4  |urem_14ns_14ns_14_18_1  |        0|   0|   517|   389|    0|
    |urem_14ns_14ns_14_18_1_U5  |urem_14ns_14ns_14_18_1  |        0|   0|   517|   389|    0|
    |urem_64ns_15ns_14_68_1_U2  |urem_64ns_15ns_14_68_1  |        0|   0|  8651|  6607|    0|
    |urem_64ns_15ns_14_68_1_U3  |urem_64ns_15ns_14_68_1  |        0|   0|  8651|  6607|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|  12| 19058| 14350|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_14ns_15ns_29_4_1_U8  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    |mul_mul_14ns_15ns_29_4_1_U9  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln25_fu_165_p2     |         +|   0|  0|   71|          64|           2|
    |add_ln26_1_fu_153_p2   |         +|   0|  0|   71|          64|          64|
    |add_ln26_fu_124_p2     |         +|   0|  0|   71|          64|          64|
    |sub_ln26_1_fu_362_p2   |         -|   0|  0|   39|           1|          32|
    |sub_ln26_fu_237_p2     |         -|   0|  0|   39|           1|          32|
    |and_ln26_1_fu_258_p2   |       and|   0|  0|   64|          64|          64|
    |and_ln26_2_fu_423_p2   |       and|   0|  0|   64|          64|          64|
    |and_ln26_3_fu_384_p2   |       and|   0|  0|   64|          64|          64|
    |and_ln26_fu_297_p2     |       and|   0|  0|   64|          64|          64|
    |icmp_ln25_fu_141_p2    |      icmp|   0|  0|   29|          64|           8|
    |or_ln25_fu_136_p2      |        or|   0|  0|   64|          64|           1|
    |or_ln26_1_fu_313_p2    |        or|   0|  0|   64|          64|          64|
    |or_ln26_2_fu_274_p2    |        or|   0|  0|   64|          64|          64|
    |or_ln26_3_fu_439_p2    |        or|   0|  0|   64|          64|          64|
    |or_ln26_4_fu_400_p2    |        or|   0|  0|   64|          64|          64|
    |or_ln26_fu_350_p2      |        or|   0|  0|   32|          32|           1|
    |shl_ln26_10_fu_372_p2  |       shl|   0|  0|  182|          32|          64|
    |shl_ln26_11_fu_394_p2  |       shl|   0|  0|  182|          64|          64|
    |shl_ln26_3_fu_285_p2   |       shl|   0|  0|  182|          32|          64|
    |shl_ln26_4_fu_307_p2   |       shl|   0|  0|  182|          64|          64|
    |shl_ln26_5_fu_246_p2   |       shl|   0|  0|  182|          32|          64|
    |shl_ln26_6_fu_268_p2   |       shl|   0|  0|  182|          64|          64|
    |shl_ln26_8_fu_411_p2   |       shl|   0|  0|  182|          32|          64|
    |shl_ln26_9_fu_433_p2   |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |xor_ln26_1_fu_252_p2   |       xor|   0|  0|   64|          64|           2|
    |xor_ln26_2_fu_417_p2   |       xor|   0|  0|   64|          64|           2|
    |xor_ln26_3_fu_378_p2   |       xor|   0|  0|   64|          64|           2|
    |xor_ln26_fu_291_p2     |       xor|   0|  0|   64|          64|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 2642|        1507|        1238|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |M_0_address0              |  21|          5|   13|         65|
    |M_0_d0                    |  13|          3|   64|        192|
    |M_1_address0              |  21|          5|   13|         65|
    |M_1_d0                    |  13|          3|   64|        192|
    |ap_NS_fsm                 |  21|          5|    1|          5|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter22  |   9|          2|    1|          2|
    |b_idx_0_fu_60             |   9|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 125|         29|  222|        653|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |M_0_addr_1_reg_560                 |  13|   0|   13|          0|
    |M_0_addr_reg_536                   |  13|   0|   13|          0|
    |M_1_addr_1_reg_565                 |  13|   0|   13|          0|
    |M_1_addr_reg_541                   |  13|   0|   13|          0|
    |add_ln26_1_reg_489                 |  63|   0|   64|          1|
    |add_ln26_reg_479                   |  64|   0|   64|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |b_idx_0_fu_60                      |  64|   0|   64|          0|
    |b_idx_0_load_reg_467               |  64|   0|   64|          0|
    |icmp_ln25_reg_485                  |   1|   0|    1|          0|
    |tmp_10_reg_556                     |   1|   0|    1|          0|
    |tmp_8_reg_517                      |   1|   0|    1|          0|
    |tmp_9_reg_551                      |   1|   0|    1|          0|
    |trunc_ln26_1_reg_495               |  14|   0|   14|          0|
    |trunc_ln26_2_reg_506               |  14|   0|   14|          0|
    |trunc_ln26_reg_473                 |  32|   0|   32|          0|
    |urem_ln26_1_reg_526                |  14|   0|   14|          0|
    |urem_ln26_2_reg_501                |  14|   0|   14|          0|
    |add_ln26_1_reg_489                 |  64|  32|   64|          1|
    |add_ln26_reg_479                   |  64|  32|   64|          0|
    |icmp_ln25_reg_485                  |  64|  32|    1|          0|
    |trunc_ln26_1_reg_495               |  64|  32|   14|          0|
    |trunc_ln26_2_reg_506               |  64|  32|   14|          0|
    |trunc_ln26_reg_473                 |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 832| 192|  638|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------+-----+-----+------------+---------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|M_0_address0  |  out|   13|   ap_memory|                        M_0|         array|
|M_0_ce0       |  out|    1|   ap_memory|                        M_0|         array|
|M_0_we0       |  out|    1|   ap_memory|                        M_0|         array|
|M_0_d0        |  out|   64|   ap_memory|                        M_0|         array|
|M_0_q0        |   in|   64|   ap_memory|                        M_0|         array|
|M_1_address0  |  out|   13|   ap_memory|                        M_1|         array|
|M_1_ce0       |  out|    1|   ap_memory|                        M_1|         array|
|M_1_we0       |  out|    1|   ap_memory|                        M_1|         array|
|M_1_d0        |  out|   64|   ap_memory|                        M_1|         array|
|M_1_q0        |   in|   64|   ap_memory|                        M_1|         array|
+--------------+-----+-----+------------+---------------------------+--------------+

