2021-03-09 07:46:52 INFO : distributing menu...
2021-03-09 07:46:52 INFO : loading resource information from JSON: /home/bergauer/github/cms-l1-globaltrigger/tm-vhdlproducer/tmVhdlProducer/config/resource_default.json
2021-03-09 07:46:52 INFO : :: listing resources...
2021-03-09 07:46:52 INFO : thresholds:
2021-03-09 07:46:52 INFO :  * floor: sliceLUTs=17.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * ceiling: sliceLUTs=90.00%, processors=100.00%
2021-03-09 07:46:52 INFO : instances:
2021-03-09 07:46:52 INFO :  * MuonCondition[ muon ]: sliceLUTs=0.01%, processors=0.00%
2021-03-09 07:46:52 INFO :  * MuonCondition[ muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.08%, processors=0.33%
2021-03-09 07:46:52 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * MuonCondition[ muon, muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2021-03-09 07:46:52 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * MuonCondition[ muon, muon, muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2021-03-09 07:46:52 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * CaloCondition[ calo ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * CaloCondition[ calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.05%, processors=0.33%
2021-03-09 07:46:52 INFO :  * CaloCondition[ calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * CaloCondition[ calo, calo, calo, calo ]: sliceLUTs=0.07%, processors=0.00%
2021-03-09 07:46:52 INFO :  * CaloConditionOvRm[ calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%
2021-03-09 07:46:52 INFO :  * CaloConditionOvRm[ calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.05%, processors=0.33%
2021-03-09 07:46:52 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%
2021-03-09 07:46:52 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo, calo ]: sliceLUTs=0.07%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%
2021-03-09 07:46:52 INFO :  * CorrelationCondition[ calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :    * massdr: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :  * CorrelationCondition[ calo, muon ]: sliceLUTs=0.05%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.01%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.05%, processors=0.06%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.00%, processors=0.39%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.12%, processors=0.14%
2021-03-09 07:46:52 INFO :    * massdr: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :  * CorrelationCondition[ calo, esum ]: sliceLUTs=0.02%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.04%, processors=0.41%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.01%, processors=0.08%
2021-03-09 07:46:52 INFO :  * CorrelationCondition[ muon, esum ]: sliceLUTs=0.08%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.61%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.02%, processors=0.14%
2021-03-09 07:46:52 INFO :  * CorrelationCondition[ muon, muon ]: sliceLUTs=0.04%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.01%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.04%, processors=0.06%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.03%, processors=0.33%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.07%, processors=0.08%
2021-03-09 07:46:52 INFO :    * massupt: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :    * massdr: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * Correlation3Condition[ calo, calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :  * Correlation3Condition[ muon, muon, muon ]: sliceLUTs=0.03%, processors=0.00%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :  * CorrelationConditionOvRm[ calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.03%, processors=0.06%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :  * CorrelationConditionOvRm[ calo, calo, calo ]: sliceLUTs=0.10%, processors=0.00%
2021-03-09 07:46:52 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :    * dr: sliceLUTs=0.03%, processors=0.06%
2021-03-09 07:46:52 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%
2021-03-09 07:46:52 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%
2021-03-09 07:46:52 INFO :  * EsumsCondition[ esum ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * MinBiasCondition[ bias ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * ExternalCondition[ ext ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * TowerCountCondition[ count ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO :  * SignalCondition[ signal ]: sliceLUTs=0.00%, processors=0.00%
2021-03-09 07:46:52 INFO : |-----------------------------------------------------------------------------|
2021-03-09 07:46:52 INFO : |                                                                             |
2021-03-09 07:46:52 INFO : | Algorithms sorted by payload (descending)                                   |
2021-03-09 07:46:52 INFO : |                                                                             |
2021-03-09 07:46:52 INFO : |-----------------------------------------------------------------------------|
2021-03-09 07:46:52 INFO : |-------|-----------|---------|-----------------------------------------------|
2021-03-09 07:46:52 INFO : | Index | SliceLUTs | DSPs    | Name                                          |
2021-03-09 07:46:52 INFO : |-------|-----------|---------|-----------------------------------------------|
2021-03-09 07:46:52 INFO : |     5 |    0.160% |  0.000% | L1_DoubleMu10_CHGCOR_LS                       |
2021-03-09 07:46:52 INFO : |     2 |    0.160% |  0.000% | L1_DoubleMu10_CHGCOR_OS                       |
2021-03-09 07:46:52 INFO : |     4 |    0.240% |  0.000% | L1_TripleMu10_CHGCOR_LS                       |
2021-03-09 07:46:52 INFO : |     1 |    0.240% |  0.000% | L1_TripleMu10_CHGCOR_OS                       |
2021-03-09 07:46:52 INFO : |     3 |    0.320% |  0.000% | L1_QuadMu10_CHGCOR_LS                         |
2021-03-09 07:46:52 INFO : |     0 |    0.320% |  0.000% | L1_QuadMu10_CHGCOR_OS                         |
2021-03-09 07:46:52 INFO : |-------|-----------|---------|-----------------------------------------------|
2021-03-09 07:46:52 INFO : |-----------------------------------------------------------------------------|
2021-03-09 07:46:52 INFO : distributing algorithms, shadow ratio: 0.0
2021-03-09 07:46:52 INFO : starting algorithm distribution for 6 algorithms on 1 modules using shadow ratio of 0.0
2021-03-09 07:46:52 INFO :  . adding L1_DoubleMu10_CHGCOR_LS (5) to module 0
2021-03-09 07:46:52 INFO :  . adding L1_DoubleMu10_CHGCOR_OS (2) to module 0
2021-03-09 07:46:52 INFO :  . adding L1_TripleMu10_CHGCOR_LS (4) to module 0
2021-03-09 07:46:52 INFO :  . adding L1_TripleMu10_CHGCOR_OS (1) to module 0
2021-03-09 07:46:52 INFO :  . adding L1_QuadMu10_CHGCOR_LS (3) to module 0
2021-03-09 07:46:52 INFO :  . adding L1_QuadMu10_CHGCOR_OS (0) to module 0
2021-03-09 07:46:52 INFO : |-----------------------------------------------------------------------------|
2021-03-09 07:46:52 INFO : |                                                                             |
2021-03-09 07:46:52 INFO : | Detailed distribition on 1 modules, shadow ratio: 0.0                       |
2021-03-09 07:46:52 INFO : |                                                                             |
2021-03-09 07:46:52 INFO : |------------|----------------------------------------------------------------|
2021-03-09 07:46:52 INFO : | Module     | Algorithm                                                      |
2021-03-09 07:46:52 INFO : | ID | Index | Index | Name                                                   |
2021-03-09 07:46:52 INFO : |----|-------|-------|--------------------------------------------------------|
2021-03-09 07:46:52 INFO : |  0 |     0 |     5 | L1_DoubleMu10_CHGCOR_LS                                |
2021-03-09 07:46:52 INFO : |  0 |     1 |     2 | L1_DoubleMu10_CHGCOR_OS                                |
2021-03-09 07:46:52 INFO : |  0 |     2 |     4 | L1_TripleMu10_CHGCOR_LS                                |
2021-03-09 07:46:52 INFO : |  0 |     3 |     1 | L1_TripleMu10_CHGCOR_OS                                |
2021-03-09 07:46:52 INFO : |  0 |     4 |     3 | L1_QuadMu10_CHGCOR_LS                                  |
2021-03-09 07:46:52 INFO : |  0 |     5 |     0 | L1_QuadMu10_CHGCOR_OS                                  |
2021-03-09 07:46:52 INFO : |----|-------|-------|--------------------------------------------------------|
2021-03-09 07:46:52 INFO : |-----------------------------------------------------------------------------|
2021-03-09 07:46:52 INFO : |                                                                             |
2021-03-09 07:46:52 INFO : | Condition distribution, sorted by weight (ascending)                        |
2021-03-09 07:46:52 INFO : |                                                                             |
2021-03-09 07:46:52 INFO : |-----------------------------------------------------------------------------|
2021-03-09 07:46:52 INFO : | Name                                             | Modules                  |
2021-03-09 07:46:52 INFO : |--------------------------------------------------|--------------------------|
2021-03-09 07:46:52 INFO : | DoubleMU_i2                                      | 0                        |
2021-03-09 07:46:52 INFO : | DoubleMU_i5                                      | 0                        |
2021-03-09 07:46:52 INFO : | TripleMU_i1                                      | 0                        |
2021-03-09 07:46:52 INFO : | TripleMU_i4                                      | 0                        |
2021-03-09 07:46:52 INFO : | QuadMU_i0                                        | 0                        |
2021-03-09 07:46:52 INFO : | QuadMU_i3                                        | 0                        |
2021-03-09 07:46:52 INFO : |--------------------------------------------------|--------------------------|
2021-03-09 07:46:52 INFO : |-----------------------------------------------------------------------------|
2021-03-09 07:46:52 INFO : |                                                                             |
2021-03-09 07:46:52 INFO : | Summary for distribution on 1 modules, shadow ratio: 0.0                    |
2021-03-09 07:46:52 INFO : |                                                                             |
2021-03-09 07:46:52 INFO : |-------------------------------------|---------------------------------------|
2021-03-09 07:46:52 INFO : | Module                              | Payload                               |
2021-03-09 07:46:52 INFO : | ID | Algorithms | Conditions | Rel. | SliceLUTs | DSPs    |                 |
2021-03-09 07:46:52 INFO : |----|------------|------------|------|-----------|---------|-----------------|
2021-03-09 07:46:52 INFO : |  0 |          6 |          6 | 1.00 |    18.44% |   0.00% |                 |
2021-03-09 07:46:52 INFO : |----|------------|------------|------|-----------|---------|-----------------|
2021-03-09 07:46:52 INFO : writing VHDL modules...
2021-03-09 07:46:52 INFO : writing 6 algorithms to 1 module(s)
2021-03-09 07:46:52 INFO : writing output for module: 0
2021-03-09 07:46:52 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/vhdl/module_0/src/algo_index.vhd
2021-03-09 07:46:52 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/vhdl/module_0/src/gtl_module_signals.vhd
2021-03-09 07:46:52 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/vhdl/module_0/src/gtl_module_instances.vhd
2021-03-09 07:46:52 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/vhdl/module_0/src/ugt_constants.vhd
2021-03-09 07:46:52 INFO : writing updated XML file /home/bergauer/L1Menu_test_muon_charge_correlation.xml
2021-03-09 07:46:52 INFO : reading source XML menu file /home/bergauer/L1Menu_test_muon_charge_correlation.xml
2021-03-09 07:46:53 INFO : processing menu "L1Menu_test_muon_charge_correlation" ... 
2021-03-09 07:46:53 INFO : updating menu information...
2021-03-09 07:46:53 INFO : uuid_menu     : 1ae9dee9-6017-461b-a3e4-a221e19d28a2
2021-03-09 07:46:53 INFO : uuid_firmware : 8957cdc9-a76e-40d6-97cb-c09dd21a780e
2021-03-09 07:46:53 INFO : n_modules     : 1
2021-03-09 07:46:53 INFO : writing target XML menu file /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/xml/L1Menu_test_muon_charge_correlation-d1.xml
2021-03-09 07:46:54 INFO : generating menu documentation...
2021-03-09 07:46:54 INFO : writing HTML documentation /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/xml/L1Menu_test_muon_charge_correlation-d1.xml
2021-03-09 07:46:55 INFO : writing TWIKI page template /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/xml/L1Menu_test_muon_charge_correlation-d1.xml
2021-03-09 07:46:57 INFO : patching filenames...
2021-03-09 07:46:57 INFO : /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/doc/L1Menu_test_muon_charge_correlation.twiki --> /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/doc/L1Menu_test_muon_charge_correlation-d1.twiki
2021-03-09 07:46:57 INFO : /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/doc/L1Menu_test_muon_charge_correlation.html --> /home/bergauer/github/herbberg/l1menus/2021/L1Menu_test_muon_charge_correlation-d1/doc/L1Menu_test_muon_charge_correlation-d1.html
2021-03-09 07:46:57 INFO : done.
