$date
	Sat Oct 22 23:17:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#52847
b10100 !
1"
#52850
b10100 &
b10100 %
1$
#52851
0"
#52854
b1010 &
b1010 %
#52858
b101 &
b101 %
#52862
b10000 &
b10000 %
#52866
b1000 &
b1000 %
#52870
b100 &
b100 %
#52874
b10 &
b10 %
#52878
b1 &
1#
b1 %
#52882
b0 &
b0 %
0#
0$
#1109487
b10110 !
1"
#1109490
b10110 &
b10110 %
1$
#1109491
0"
#1109494
b1011 &
b1011 %
#1109498
b100010 &
b100010 %
#1109502
b10001 &
b10001 %
#1109506
b110100 &
b110100 %
#1109510
b11010 &
b11010 %
#1109514
b1101 &
b1101 %
#1109518
b101000 &
b101000 %
#1109522
b10100 &
b10100 %
#1109526
b1010 &
b1010 %
#1109530
b101 &
b101 %
#1109534
b10000 &
b10000 %
#1109538
b1000 &
b1000 %
#1109542
b100 &
b100 %
#1109546
b10 &
b10 %
#1109550
b1 &
1#
b1 %
#1109554
b0 &
b0 %
0#
0$
#2040183
b1 !
1"
#2040186
b1 &
b1 %
1$
#2040187
0"
#2040190
1#
#2040194
b0 &
b0 %
0#
0$
#4500012
