bb0
  0: StorageLive(_2)
    SourceInfo(regex-automata/src/util/wire.rs:518:9-518:15)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:518:18-518:46)
      kind: _2 = util::wire::write_endianness_check_len() -> [return: bb1, unwind: bb8]
  }
  preds []
  succs [bb1, bb8]

bb1
  0: FakeRead(ForLet(None), _2)
    SourceInfo(regex-automata/src/util/wire.rs:518:9-518:15)
  1: StorageLive(_3)
    SourceInfo(regex-automata/src/util/wire.rs:519:5-521:6)
  2: StorageLive(_4)
    SourceInfo(regex-automata/src/util/wire.rs:519:8-519:26)
  3: StorageLive(_5)
    SourceInfo(regex-automata/src/util/wire.rs:519:8-519:17)
  4: StorageLive(_6)
    SourceInfo(regex-automata/src/util/wire.rs:519:8-519:11)
  5: _6 = &(*_1)
    SourceInfo(regex-automata/src/util/wire.rs:519:8-519:11)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:519:8-519:17)
      kind: _5 = core::slice::<impl [u8]>::len(move _6) -> [return: bb2, unwind: bb8]
  }
  preds [bb0]
  succs [bb2, bb8]

bb2
  0: StorageDead(_6)
    SourceInfo(regex-automata/src/util/wire.rs:519:16-519:17)
  1: StorageLive(_7)
    SourceInfo(regex-automata/src/util/wire.rs:519:20-519:26)
  2: _7 = _2
    SourceInfo(regex-automata/src/util/wire.rs:519:20-519:26)
  3: _4 = Lt(move _5, move _7)
    SourceInfo(regex-automata/src/util/wire.rs:519:8-519:26)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:519:8-519:26)
      kind: switchInt(move _4) -> [0: bb5, otherwise: bb3]
  }
  preds [bb1]
  succs [bb3, bb5]

bb3
  0: StorageDead(_7)
    SourceInfo(regex-automata/src/util/wire.rs:519:25-519:26)
  1: StorageDead(_5)
    SourceInfo(regex-automata/src/util/wire.rs:519:25-519:26)
  2: StorageLive(_9)
    SourceInfo(regex-automata/src/util/wire.rs:520:20-520:72)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:520:20-520:72)
      kind: _9 = util::wire::SerializeError::buffer_too_small(const "endianness check") -> [return: bb4, unwind: bb8]
  }
  preds [bb2]
  succs [bb4, bb8]

bb4
  0: _0 = core::result::Result::<usize, util::wire::SerializeError>::Err(move _9)
    SourceInfo(regex-automata/src/util/wire.rs:520:16-520:73)
  1: StorageDead(_9)
    SourceInfo(regex-automata/src/util/wire.rs:520:72-520:73)
  2: StorageDead(_4)
    SourceInfo(regex-automata/src/util/wire.rs:521:5-521:6)
  3: StorageDead(_3)
    SourceInfo(regex-automata/src/util/wire.rs:521:5-521:6)
  4: StorageDead(_2)
    SourceInfo(regex-automata/src/util/wire.rs:524:1-524:2)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:524:2-524:2)
      kind: goto -> bb7
  }
  preds [bb3]
  succs [bb7]

bb5
  0: StorageDead(_7)
    SourceInfo(regex-automata/src/util/wire.rs:519:25-519:26)
  1: StorageDead(_5)
    SourceInfo(regex-automata/src/util/wire.rs:519:25-519:26)
  2: _3 = const ()
    SourceInfo(regex-automata/src/util/wire.rs:521:6-521:6)
  3: StorageDead(_4)
    SourceInfo(regex-automata/src/util/wire.rs:521:5-521:6)
  4: StorageDead(_3)
    SourceInfo(regex-automata/src/util/wire.rs:521:5-521:6)
  5: StorageLive(_10)
    SourceInfo(regex-automata/src/util/wire.rs:522:5-522:30)
  6: StorageLive(_11)
    SourceInfo(regex-automata/src/util/wire.rs:522:26-522:29)
  7: _11 = &mut (*_1)
    SourceInfo(regex-automata/src/util/wire.rs:522:26-522:29)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:522:5-522:30)
      kind: _10 = <E as util::wire::Endian>::write_u32(const 65279_u32, move _11) -> [return: bb6, unwind: bb8]
  }
  preds [bb2]
  succs [bb6, bb8]

bb6
  0: StorageDead(_11)
    SourceInfo(regex-automata/src/util/wire.rs:522:29-522:30)
  1: StorageDead(_10)
    SourceInfo(regex-automata/src/util/wire.rs:522:30-522:31)
  2: StorageLive(_12)
    SourceInfo(regex-automata/src/util/wire.rs:523:8-523:14)
  3: _12 = _2
    SourceInfo(regex-automata/src/util/wire.rs:523:8-523:14)
  4: _0 = core::result::Result::<usize, util::wire::SerializeError>::Ok(move _12)
    SourceInfo(regex-automata/src/util/wire.rs:523:5-523:15)
  5: StorageDead(_12)
    SourceInfo(regex-automata/src/util/wire.rs:523:14-523:15)
  6: StorageDead(_2)
    SourceInfo(regex-automata/src/util/wire.rs:524:1-524:2)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:524:2-524:2)
      kind: goto -> bb7
  }
  preds [bb5]
  succs [bb7]

bb7
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:524:2-524:2)
      kind: return
  }
  preds [bb4, bb6]
  succs []

bb8
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:515:1-524:2)
      kind: resume
  }
  preds [bb0, bb1, bb3, bb5]
  succs []

