<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="blram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="blram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="blram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="blram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="blram.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="blram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="blram.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="blram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="blram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="blram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="blram_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="blram_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="blram_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="blram_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="blram_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blram_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blram_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="blram_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="blram_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="blram_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="projectCPU2021.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="projectCPU2021.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="projectCPU2021.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="projectCPU2021_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="projectCPU_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="projectCPU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="projectCPU_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="projectCPU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1622655482" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1622655482">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622923009" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1622923009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622923009" xil_pn:in_ck="-1821129693520164450" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622923009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../projectCPU2021_designs/blram.v"/>
      <outfile xil_pn:name="../projectCPU2021_designs/projectCPU2021.v"/>
      <outfile xil_pn:name="../projectCPU2021_designs/projectCPU2021_program.v"/>
      <outfile xil_pn:name="../projectCPU2021_designs/projectCPU2021_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1622923009" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4096003731436764939" xil_pn:start_ts="1622923009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622923009" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5871695688760259571" xil_pn:start_ts="1622923009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622923009" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1014588836078938384" xil_pn:start_ts="1622923009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622923009" xil_pn:in_ck="-1821129693520164450" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1622923009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../projectCPU2021_designs/blram.v"/>
      <outfile xil_pn:name="../projectCPU2021_designs/projectCPU2021.v"/>
      <outfile xil_pn:name="../projectCPU2021_designs/projectCPU2021_program.v"/>
      <outfile xil_pn:name="../projectCPU2021_designs/projectCPU2021_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1622923013" xil_pn:in_ck="-1821129693520164450" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6329156011712877513" xil_pn:start_ts="1622923009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="projectCPU_tb_beh.prj"/>
      <outfile xil_pn:name="projectCPU_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1622923013" xil_pn:in_ck="3311833266486255606" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2582624814677601254" xil_pn:start_ts="1622923013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="projectCPU_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1622643056" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1622643055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622643056" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2565280892052706233" xil_pn:start_ts="1622643056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622643056" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1014588836078938384" xil_pn:start_ts="1622643056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622643056" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1622643056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622643056" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9106305544455610939" xil_pn:start_ts="1622643056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622643056" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1622643056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622643056" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6650583160320028070" xil_pn:start_ts="1622643056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622655558" xil_pn:in_ck="-2870179406941593321" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3757939736385694013" xil_pn:start_ts="1622655489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="blram.lso"/>
      <outfile xil_pn:name="blram.ngc"/>
      <outfile xil_pn:name="blram.ngr"/>
      <outfile xil_pn:name="blram.prj"/>
      <outfile xil_pn:name="blram.stx"/>
      <outfile xil_pn:name="blram.syr"/>
      <outfile xil_pn:name="blram.xst"/>
      <outfile xil_pn:name="blram_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1622643101" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905372972272" xil_pn:start_ts="1622643101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622708762" xil_pn:in_ck="142581990952500" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2558383984836894515" xil_pn:start_ts="1622708756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="blram.bld"/>
      <outfile xil_pn:name="blram.ngd"/>
      <outfile xil_pn:name="blram_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1622708773" xil_pn:in_ck="142581990952501" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1622708762">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="blram.pcf"/>
      <outfile xil_pn:name="blram_map.map"/>
      <outfile xil_pn:name="blram_map.mrp"/>
      <outfile xil_pn:name="blram_map.ncd"/>
      <outfile xil_pn:name="blram_map.ngm"/>
      <outfile xil_pn:name="blram_map.xrpt"/>
      <outfile xil_pn:name="blram_summary.xml"/>
      <outfile xil_pn:name="blram_usage.xml"/>
    </transform>
  </transforms>

</generated_project>
