

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7aab8bc3510e3baaa293a5a70e622cbe97784766_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e9fefac05d6a400b80e1abc2a287bd91  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_9k27UU
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_tAxjoq"
Running: cat _ptx_tAxjoq | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ly6vRV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ly6vRV --output-file  /dev/null 2> _ptx_tAxjoqinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_tAxjoq _ptx2_ly6vRV _ptx_tAxjoqinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=7457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 7457 (inst/sec)
gpgpu_simulation_rate = 1902 (cycle/sec)
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=13483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 55 sec (175 sec)
gpgpu_simulation_rate = 13483 (inst/sec)
gpgpu_simulation_rate = 3096 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=7002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7f237393b340 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 35 sec (515 sec)
gpgpu_simulation_rate = 7002 (inst/sec)
gpgpu_simulation_rate = 1771 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=9008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 44 sec (524 sec)
gpgpu_simulation_rate = 9008 (inst/sec)
gpgpu_simulation_rate = 2167 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 507865
gpu_sim_insn = 1253132
gpu_ipc =       2.4675
gpu_tot_sim_cycle = 1870805
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.1932
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 11173030
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7888
partiton_reqs_in_parallel_util = 11173030
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 507865
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       0.8171 GB/Sec
L2_BW_total  =       0.6788 GB/Sec
gpu_total_sim_rate=3579

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36834	W0_Idle:32796352	W0_Scoreboard:4676159	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1723 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 1547046 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8760 	2601 	10 	0 	512 	4 	1294 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5926 	259 	79 	0 	5253 	20 	0 	0 	0 	513 	4 	1293 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	168 	28 	0 	0 	3 	4 	8 	5 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      14696     23662      2999     20778       440      6686      2710     34860      4026       402      1641       970       548      3743     24556     22529
dram[1]:      16557     15184      3644      1966     12136     12012       446       709       417       372       170      1240       491       202     29913     24810
dram[2]:      14434     15151     12421     13076     14951       349       262      3710      8764       311       169       169       169       169     37422     26946
dram[3]:      15151     15063     12307      2484      9420       551       443      7679       316      3579       326       171       230       464     33515     29294
dram[4]:      12657     12523      2209      4101      1226       349       515       258       884       286       311      8468       630     57906     21576     23424
dram[5]:      12613     12490     12985      2258       507       493       236       410       371       160       729      1527       382       169     24548     23503
dram[6]:      12595     12571      6142      2163       348       373     19351       371      1088       926       170       764       363      1185     25648     23392
dram[7]:      20506     12533      2149      1818       863       278       276       643       493    none         227     13070     11584      7309     29805     26842
dram[8]:      16079     12525      2025      2095     35141       471      5126       954      5128       376     25374       169      1072       523     29769     25396
dram[9]:      11876     12525      2161      3217       439       314      1870      1472       144       286       998       260       223     27455     29806     27052
dram[10]:      15184     15638      1926      2317      8708       349       844       343     42270    none         676       389       424    none       29254     25925
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       358     68984     32726    173074     33834       341      5000       359       354     17647     10678     10711
dram[1]:      57439     10660     32508       475    173355    173148       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    173154    173374    173149       358       352     33824     34230       352       341       342       341       341    173326     10724
dram[3]:      10659     10638    173041       492    173369       359       358     57474       358     35087       352       342       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358       359       347       352       341       341     64691       347    173085     10633     10664
dram[5]:      10633     10644    173261       499       359       359       352       359       341       348       358     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358       362       341       352       352       359     10646     10665
dram[7]:     173374     10615       477       486      6492       359       352       359       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    172973       358     33815       358     33833       352    173439       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637       359       359     10414      8206       337       341       352       341       341     81499     10631     10670
dram[10]:      57440     63901       416       461    173364       352       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387001 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0009958
n_activity=3339 dram_eff=0.4139
bk0: 68a 1387578i bk1: 68a 1387499i bk2: 64a 1387536i bk3: 72a 1387369i bk4: 44a 1387565i bk5: 40a 1387599i bk6: 36a 1387543i bk7: 16a 1387639i bk8: 20a 1387625i bk9: 16a 1387675i bk10: 20a 1387609i bk11: 12a 1387687i bk12: 12a 1387682i bk13: 12a 1387683i bk14: 76a 1387540i bk15: 80a 1387419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0020652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387023 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0009526
n_activity=3311 dram_eff=0.3993
bk0: 72a 1387485i bk1: 64a 1387504i bk2: 72a 1387439i bk3: 68a 1387410i bk4: 52a 1387478i bk5: 48a 1387483i bk6: 20a 1387613i bk7: 16a 1387708i bk8: 12a 1387662i bk9: 8a 1387697i bk10: 4a 1387730i bk11: 12a 1387677i bk12: 20a 1387654i bk13: 16a 1387683i bk14: 68a 1387579i bk15: 80a 1387383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387029 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009613
n_activity=3114 dram_eff=0.4284
bk0: 68a 1387534i bk1: 64a 1387477i bk2: 68a 1387474i bk3: 64a 1387401i bk4: 44a 1387574i bk5: 60a 1387420i bk6: 24a 1387654i bk7: 28a 1387568i bk8: 8a 1387707i bk9: 16a 1387665i bk10: 8a 1387715i bk11: 16a 1387681i bk12: 8a 1387719i bk13: 16a 1387687i bk14: 72a 1387539i bk15: 72a 1387446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00270003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1386995 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0009987
n_activity=3457 dram_eff=0.4009
bk0: 64a 1387560i bk1: 64a 1387490i bk2: 68a 1387490i bk3: 60a 1387428i bk4: 56a 1387444i bk5: 44a 1387503i bk6: 32a 1387596i bk7: 24a 1387587i bk8: 24a 1387607i bk9: 24a 1387603i bk10: 20a 1387643i bk11: 4a 1387729i bk12: 16a 1387682i bk13: 20a 1387653i bk14: 64a 1387613i bk15: 72a 1387433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00306681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387047 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0009382
n_activity=3117 dram_eff=0.4177
bk0: 64a 1387577i bk1: 64a 1387501i bk2: 60a 1387526i bk3: 72a 1387352i bk4: 60a 1387545i bk5: 40a 1387537i bk6: 20a 1387624i bk7: 16a 1387643i bk8: 8a 1387697i bk9: 4a 1387733i bk10: 12a 1387701i bk11: 20a 1387662i bk12: 12a 1387684i bk13: 8a 1387701i bk14: 84a 1387491i bk15: 80a 1387397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00282758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387044 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0009368
n_activity=3045 dram_eff=0.4269
bk0: 64a 1387565i bk1: 64a 1387483i bk2: 64a 1387455i bk3: 64a 1387381i bk4: 48a 1387507i bk5: 20a 1387676i bk6: 20a 1387669i bk7: 28a 1387559i bk8: 8a 1387707i bk9: 24a 1387628i bk10: 20a 1387624i bk11: 20a 1387646i bk12: 8a 1387699i bk13: 8a 1387719i bk14: 80a 1387521i bk15: 80a 1387400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00321453
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387113 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0008517
n_activity=2628 dram_eff=0.4498
bk0: 64a 1387590i bk1: 64a 1387524i bk2: 68a 1387433i bk3: 64a 1387357i bk4: 8a 1387737i bk5: 20a 1387715i bk6: 16a 1387698i bk7: 28a 1387620i bk8: 16a 1387662i bk9: 24a 1387576i bk10: 4a 1387729i bk11: 8a 1387703i bk12: 20a 1387650i bk13: 12a 1387685i bk14: 76a 1387529i bk15: 80a 1387389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00362599
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387044 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0009382
n_activity=3098 dram_eff=0.4203
bk0: 72a 1387498i bk1: 64a 1387502i bk2: 60a 1387521i bk3: 68a 1387357i bk4: 44a 1387579i bk5: 40a 1387538i bk6: 20a 1387654i bk7: 20a 1387651i bk8: 12a 1387676i bk9: 0a 1387759i bk10: 8a 1387719i bk11: 20a 1387637i bk12: 28a 1387594i bk13: 24a 1387613i bk14: 68a 1387571i bk15: 72a 1387448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00216392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387060 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0008993
n_activity=3133 dram_eff=0.3983
bk0: 68a 1387519i bk1: 64a 1387497i bk2: 60a 1387506i bk3: 60a 1387396i bk4: 20a 1387690i bk5: 24a 1387661i bk6: 24a 1387633i bk7: 20a 1387610i bk8: 16a 1387643i bk9: 24a 1387592i bk10: 20a 1387618i bk11: 8a 1387711i bk12: 20a 1387621i bk13: 20a 1387611i bk14: 68a 1387571i bk15: 80a 1387366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0022158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387046 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009483
n_activity=3050 dram_eff=0.4315
bk0: 68a 1387512i bk1: 64a 1387467i bk2: 60a 1387499i bk3: 60a 1387434i bk4: 36a 1387601i bk5: 48a 1387499i bk6: 36a 1387570i bk7: 20a 1387663i bk8: 8a 1387710i bk9: 4a 1387729i bk10: 20a 1387657i bk11: 12a 1387696i bk12: 32a 1387611i bk13: 8a 1387702i bk14: 72a 1387546i bk15: 76a 1387398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00294503
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387001 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0009728
n_activity=3533 dram_eff=0.3821
bk0: 68a 1387503i bk1: 68a 1387455i bk2: 60a 1387507i bk3: 56a 1387443i bk4: 60a 1387406i bk5: 44a 1387554i bk6: 36a 1387506i bk7: 24a 1387618i bk8: 16a 1387629i bk9: 0a 1387748i bk10: 12a 1387679i bk11: 28a 1387613i bk12: 12a 1387699i bk13: 0a 1387765i bk14: 76a 1387529i bk15: 84a 1387359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00222517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.10975
	minimum = 6
	maximum = 27
Network latency average = 7.08634
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63175
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000172408
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.000373131 (at node 26)
Accepted packet rate average = 0.000172408
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.000373131 (at node 26)
Injected flit rate average = 0.000260188
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.00054936 (at node 48)
Accepted flit rate average= 0.000260188
	minimum = 0.000126018 (at node 3)
	maximum = 0.000667502 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5811 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6149 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0114573 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.017856 (5 samples)
Accepted packet rate average = 0.0114573 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.017856 (5 samples)
Injected flit rate average = 0.0173671 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.0357857 (5 samples)
Accepted flit rate average = 0.0173671 (5 samples)
	minimum = 0.0126134 (5 samples)
	maximum = 0.0267775 (5 samples)
Injected packet size average = 1.51581 (5 samples)
Accepted packet size average = 1.51581 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 49 sec (1669 sec)
gpgpu_simulation_rate = 3579 (inst/sec)
gpgpu_simulation_rate = 1120 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1459
gpu_sim_insn = 1117092
gpu_ipc =     765.6559
gpu_tot_sim_cycle = 2094414
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.3856
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 32098
partiton_reqs_in_parallel_total    = 16442094
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8658
partiton_reqs_in_parallel_util = 32098
partiton_reqs_in_parallel_util_total    = 16442094
gpu_sim_cycle_parition_util = 1459
gpu_tot_sim_cycle_parition_util    = 747375
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =     202.6909 GB/Sec
L2_BW_total  =       0.7475 GB/Sec
gpu_total_sim_rate=4223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 168, 152, 168, 153, 168, 153, 153, 153, 153, 153, 153, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 725
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42591	W0_Idle:32807700	W0_Scoreboard:4690012	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1463 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 2094413 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11746 	2729 	16 	0 	512 	4 	1294 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7696 	410 	226 	340 	5829 	114 	42 	0 	0 	513 	4 	1293 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10163 	2364 	1655 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	170 	28 	0 	0 	3 	4 	8 	5 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      15049     24026      3629     21361       577      6813      2757     34939      4026       402      1641       970       548      3743     24577     22574
dram[1]:      16863     15571      4157      2491     12292     12162       572       893       417       372       170      1240       491       202     30026     24867
dram[2]:      14790     15511     13069     13740     15112       526       325      3749      8764       311       169       169       169       169     37510     26983
dram[3]:      15576     15478     12916      3182      9517       756       530      7799       316      3579       326       171       230       464     33590     29399
dram[4]:      13165     12961      2918      4733      1380       424       598       307       884       286       311      8468       630     57906     21603     23515
dram[5]:      13052     12845     13691      2957       671       614       348       465       371       160       729      1527       382       169     24614     23550
dram[6]:      13036     13016      6731      2754       485       615     19583       447      1088       926       170       764       363      1185     25721     23453
dram[7]:      20852     12986      2835      2409      1006       356       321       725       493    none         227     13070     11584      7309     29889     26964
dram[8]:      16542     12984      2704      2731     35424       611      5238      1062      5128       376     25374       169      4561       523     29861     25507
dram[9]:      12269     12908      2924      3903       613       426      1889      1542       144       286       998       260       223     27455     29916     27114
dram[10]:      15555     16043      2586      3072      8761       553       912       412     42270    none         676       389       424    none       29340     25954
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       399     68984     32726    173074     33834       341      5000       359       354     17647     10678     10711
dram[1]:      57439     10660     32508       475    173355    173148       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    173154    173374    173149       454       352     33824     34230       352       341       342       341       341    173326     10724
dram[3]:      10659     10638    173041       513    173369       429       358     57474       358     35087       352       342       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358       359       347       352       341       341     64691       347    173085     10633     10664
dram[5]:      10633     10644    173261       499       383       359       352       359       341       348       358     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358       362       341       352       352       359     10646     10665
dram[7]:     173374     10615       477       486      6492       359       352       359       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    172973       358     33815       358     33833       352    173439       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637       440       359     10414      8206       337       341       352       341       341     81499     10631     10670
dram[10]:      57440     63901       416       461    173364       403       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389709 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0009939
n_activity=3339 dram_eff=0.4139
bk0: 68a 1390286i bk1: 68a 1390207i bk2: 64a 1390244i bk3: 72a 1390077i bk4: 44a 1390273i bk5: 40a 1390307i bk6: 36a 1390251i bk7: 16a 1390347i bk8: 20a 1390333i bk9: 16a 1390383i bk10: 20a 1390317i bk11: 12a 1390395i bk12: 12a 1390390i bk13: 12a 1390391i bk14: 76a 1390248i bk15: 80a 1390127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00206118
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389731 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0009508
n_activity=3311 dram_eff=0.3993
bk0: 72a 1390193i bk1: 64a 1390212i bk2: 72a 1390147i bk3: 68a 1390118i bk4: 52a 1390186i bk5: 48a 1390191i bk6: 20a 1390321i bk7: 16a 1390416i bk8: 12a 1390370i bk9: 8a 1390405i bk10: 4a 1390438i bk11: 12a 1390385i bk12: 20a 1390362i bk13: 16a 1390391i bk14: 68a 1390287i bk15: 80a 1390091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389737 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009594
n_activity=3114 dram_eff=0.4284
bk0: 68a 1390242i bk1: 64a 1390185i bk2: 68a 1390182i bk3: 64a 1390109i bk4: 44a 1390282i bk5: 60a 1390128i bk6: 24a 1390362i bk7: 28a 1390276i bk8: 8a 1390415i bk9: 16a 1390373i bk10: 8a 1390423i bk11: 16a 1390389i bk12: 8a 1390427i bk13: 16a 1390395i bk14: 72a 1390247i bk15: 72a 1390154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00269478
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389703 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0009968
n_activity=3457 dram_eff=0.4009
bk0: 64a 1390268i bk1: 64a 1390198i bk2: 68a 1390198i bk3: 60a 1390136i bk4: 56a 1390152i bk5: 44a 1390211i bk6: 32a 1390304i bk7: 24a 1390295i bk8: 24a 1390315i bk9: 24a 1390311i bk10: 20a 1390351i bk11: 4a 1390437i bk12: 16a 1390390i bk13: 20a 1390361i bk14: 64a 1390321i bk15: 72a 1390141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00306084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389755 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0009364
n_activity=3117 dram_eff=0.4177
bk0: 64a 1390285i bk1: 64a 1390209i bk2: 60a 1390234i bk3: 72a 1390060i bk4: 60a 1390253i bk5: 40a 1390245i bk6: 20a 1390332i bk7: 16a 1390351i bk8: 8a 1390405i bk9: 4a 1390441i bk10: 12a 1390409i bk11: 20a 1390370i bk12: 12a 1390392i bk13: 8a 1390409i bk14: 84a 1390199i bk15: 80a 1390105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00282207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389752 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0009349
n_activity=3045 dram_eff=0.4269
bk0: 64a 1390273i bk1: 64a 1390191i bk2: 64a 1390163i bk3: 64a 1390089i bk4: 48a 1390215i bk5: 20a 1390384i bk6: 20a 1390377i bk7: 28a 1390267i bk8: 8a 1390415i bk9: 24a 1390336i bk10: 20a 1390332i bk11: 20a 1390354i bk12: 8a 1390407i bk13: 8a 1390427i bk14: 80a 1390229i bk15: 80a 1390108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00320827
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389821 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0008501
n_activity=2628 dram_eff=0.4498
bk0: 64a 1390298i bk1: 64a 1390232i bk2: 68a 1390141i bk3: 64a 1390065i bk4: 8a 1390445i bk5: 20a 1390423i bk6: 16a 1390406i bk7: 28a 1390328i bk8: 16a 1390370i bk9: 24a 1390284i bk10: 4a 1390437i bk11: 8a 1390411i bk12: 20a 1390358i bk13: 12a 1390393i bk14: 76a 1390237i bk15: 80a 1390097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00361893
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389752 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0009364
n_activity=3098 dram_eff=0.4203
bk0: 72a 1390206i bk1: 64a 1390210i bk2: 60a 1390229i bk3: 68a 1390065i bk4: 44a 1390287i bk5: 40a 1390246i bk6: 20a 1390362i bk7: 20a 1390359i bk8: 12a 1390384i bk9: 0a 1390467i bk10: 8a 1390427i bk11: 20a 1390345i bk12: 28a 1390302i bk13: 24a 1390321i bk14: 68a 1390279i bk15: 72a 1390156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0021597
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389768 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0008975
n_activity=3133 dram_eff=0.3983
bk0: 68a 1390227i bk1: 64a 1390205i bk2: 60a 1390214i bk3: 60a 1390104i bk4: 20a 1390398i bk5: 24a 1390369i bk6: 24a 1390341i bk7: 20a 1390318i bk8: 16a 1390351i bk9: 24a 1390300i bk10: 20a 1390326i bk11: 8a 1390419i bk12: 20a 1390329i bk13: 20a 1390319i bk14: 68a 1390279i bk15: 80a 1390074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00221149
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389754 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009464
n_activity=3050 dram_eff=0.4315
bk0: 68a 1390220i bk1: 64a 1390175i bk2: 60a 1390207i bk3: 60a 1390142i bk4: 36a 1390309i bk5: 48a 1390207i bk6: 36a 1390278i bk7: 20a 1390371i bk8: 8a 1390418i bk9: 4a 1390437i bk10: 20a 1390365i bk11: 12a 1390404i bk12: 32a 1390319i bk13: 8a 1390410i bk14: 72a 1390254i bk15: 76a 1390106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0029393
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390468 n_nop=1389709 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0009709
n_activity=3533 dram_eff=0.3821
bk0: 68a 1390211i bk1: 68a 1390163i bk2: 60a 1390215i bk3: 56a 1390151i bk4: 60a 1390114i bk5: 44a 1390262i bk6: 36a 1390214i bk7: 24a 1390326i bk8: 16a 1390337i bk9: 0a 1390456i bk10: 12a 1390387i bk11: 28a 1390321i bk12: 12a 1390407i bk13: 0a 1390473i bk14: 76a 1390237i bk15: 84a 1390067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00222084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1279
	minimum = 6
	maximum = 314
Network latency average = 16.3942
	minimum = 6
	maximum = 247
Slowest packet = 29188
Flit latency average = 17.0395
	minimum = 6
	maximum = 246
Slowest flit = 46412
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0427984
	minimum = 0.0315501 (at node 8)
	maximum = 0.137174 (at node 44)
Accepted packet rate average = 0.0427984
	minimum = 0.0315501 (at node 8)
	maximum = 0.137174 (at node 44)
Injected flit rate average = 0.0641975
	minimum = 0.0384088 (at node 16)
	maximum = 0.168724 (at node 44)
Accepted flit rate average= 0.0641975
	minimum = 0.0507545 (at node 39)
	maximum = 0.242798 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0056 (6 samples)
	minimum = 6 (6 samples)
	maximum = 101 (6 samples)
Network latency average = 12.4114 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.1667 (6 samples)
Flit latency average = 12.0975 (6 samples)
	minimum = 6 (6 samples)
	maximum = 75.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0166808 (6 samples)
	minimum = 0.0122986 (6 samples)
	maximum = 0.0377424 (6 samples)
Accepted packet rate average = 0.0166808 (6 samples)
	minimum = 0.0122986 (6 samples)
	maximum = 0.0377424 (6 samples)
Injected flit rate average = 0.0251722 (6 samples)
	minimum = 0.0134417 (6 samples)
	maximum = 0.0579421 (6 samples)
Accepted flit rate average = 0.0251722 (6 samples)
	minimum = 0.0189702 (6 samples)
	maximum = 0.062781 (6 samples)
Injected packet size average = 1.50905 (6 samples)
Accepted packet size average = 1.50905 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 59 sec (1679 sec)
gpgpu_simulation_rate = 4223 (inst/sec)
gpgpu_simulation_rate = 1247 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 394557
gpu_sim_insn = 1294722
gpu_ipc =       3.2815
gpu_tot_sim_cycle = 2716193
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.0873
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 8680254
partiton_reqs_in_parallel_total    = 16474192
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.2609
partiton_reqs_in_parallel_util = 8680254
partiton_reqs_in_parallel_util_total    = 16474192
gpu_sim_cycle_parition_util = 394557
gpu_tot_sim_cycle_parition_util    = 748834
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       3.8965 GB/Sec
L2_BW_total  =       1.1424 GB/Sec
gpu_total_sim_rate=3195

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177865
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
176, 176, 319, 176, 175, 191, 175, 191, 176, 191, 321, 176, 176, 176, 176, 176, 170, 155, 155, 155, 170, 155, 155, 155, 326, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 155, 155, 155, 248, 155, 325, 352, 248, 155, 378, 155, 155, 155, 155, 155, 326, 155, 155, 170, 155, 352, 155, 155, 155, 404, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3343
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 725
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49013	W0_Idle:40547885	W0_Scoreboard:16496356	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 208215 
averagemflatency = 1742 
max_icnt2mem_latency = 207962 
max_icnt2sh_latency = 2716192 
mrq_lat_table:3714 	90 	110 	619 	126 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26675 	3710 	16 	0 	518 	15 	1312 	41 	72 	79 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21825 	412 	226 	340 	7610 	114 	42 	0 	0 	519 	15 	1311 	41 	72 	79 	132 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22374 	2397 	1655 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	3974 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	758 	32 	1 	5 	17 	29 	56 	45 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14         6         8        10         8         8        10         8        10        12        16        16 
dram[1]:        17        16        15        16         4         5         4        14        12         8        10        10        12        17        16        16 
dram[2]:        16        16        17        15         5         7         6        10        10        10         8         8        10        14        16        16 
dram[3]:        16        16        16        16         4         4        12        10         8         6         8        12        18        16        16        16 
dram[4]:        16        16        15        15        10         5        10         4        10        12         6        10        10        16        16        16 
dram[5]:         0        16        15        15        10         6         8        10         6        16        12         8        14         8        16        10 
dram[6]:        16        16        15        15         6         6         8        12        16         6        14        10        10         8        16        16 
dram[7]:        17        16        15        14        10         4        10        10         4        14        12         8        14        16        16        16 
dram[8]:        16        16        15        14         9         8         6         4         8        14         4        10        16        10        16        16 
dram[9]:        16        16        15        16         5         8        12         6         8        12         6        14        24         8        16        16 
dram[10]:        17        16        14        14         4         8         8         8        10        16        16        14        10        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    154369     80383    174560    111517    172729    132695    333440    239468    233559    175501    113776     95224 
dram[1]:    117563    135343    173535      7848    140451    166807    207954    131180    175823    176101    177249    197657    195739    234533     35625    102789 
dram[2]:     66715     70881    110079    173646    115583    115045    137073    134634     84581    133278    106711    212128    177366    202772    252102    136010 
dram[3]:    151088     25105    173640    110526    133146    110987     89333    118255    170968    124861    221532    186980    114304    137972     61908    164443 
dram[4]:     95686    104198      1797    149368     85569    157170    102001    175230    153919    166127    131814    126103    108091    272913    106511    154709 
dram[5]:     11504     11507    173636    176329    159693    107588    176587    177650     88186    254327    260151    148914    181091    203208     88166    235672 
dram[6]:    122984     98070     57674    105208     56381     53630    136704    182612    287544     85138    297947    201780    319473     91583    140304     92372 
dram[7]:    173618    215212    110750    116678    150250    141784    140595    128376    107380     93705    250170    217649    313365    125581    157977     66138 
dram[8]:     87300     25234     89405    109515    169574    176420    207422    199391    146795    137919    138205    149875    190537    204896     36566    180277 
dram[9]:    158904     82828     60225     64579    108808    155390    105467     90143     95316    141638     51176    184308    131078    161582    180060    105556 
dram[10]:     93780     57374    132597     63763    137763    126904    123976    171353    139630    175716    248706    238248    200189    229916    143970    165754 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  3.833333  3.071429  3.000000  2.133333  2.200000  3.750000  2.363636  2.888889  2.300000  3.833333  2.700000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.950000  2.466667  1.615385  3.222222  3.500000  2.461539  2.636364  3.250000  2.750000  4.000000  8.250000  4.444445 
dram[2]:  4.750000  5.000000  6.333333  3.428571  2.187500  2.562500  2.545455  2.769231  7.000000  3.111111  2.363636  2.500000  4.000000  5.000000  5.666667  5.000000 
dram[3]:  6.666667  5.250000  2.666667  5.000000  2.000000  1.652174  2.571429  2.500000  2.083333  2.750000  2.272727  5.000000  4.142857  3.428571  3.333333  7.200000 
dram[4]:  4.400000  4.750000  5.666667  3.428571  3.200000  2.687500  2.214286  2.000000  2.666667  3.375000  3.125000  3.000000  2.500000  3.428571  4.300000  5.857143 
dram[5]: 16.000000  8.500000  3.500000  4.000000  3.000000  2.466667  2.500000  1.941176  3.000000  6.400000  3.571429  3.100000  3.285714  5.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  5.250000  2.187500  2.357143  3.181818  3.888889  2.916667  2.333333  4.800000  2.900000  3.500000  2.181818  4.100000  5.125000 
dram[7]:  5.250000  6.000000  4.600000  2.875000  4.200000  2.111111  3.666667  2.750000  3.166667  4.833333  3.666667  2.555556  3.750000  3.875000  3.090909  6.800000 
dram[8]:  4.200000  7.000000  3.428571  3.285714  2.727273  2.333333  2.166667  1.916667  3.444444  4.166667  2.214286  3.833333  3.800000  3.000000  4.857143  5.285714 
dram[9]:  4.750000  5.250000  3.285714  3.666667  2.785714  2.052632  2.818182  3.285714  3.285714  2.750000  4.333333  4.000000  7.750000  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  4.000000  3.428571  1.869565  2.933333  2.500000  2.571429  3.571429  9.333333  4.166667  4.142857  3.750000  5.000000  4.375000  3.888889 
average row locality = 4955/1507 = 3.287989
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        13        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         7        12        13        12        13        11        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        15         8         8        13        11        10         9        18        11         7         9 
dram[9]:         0         0         2         2        10        10        11         8         9         9        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1349
min_bank_accesses = 0!
chip skew: 132/115 = 1.15
average mf latency per bank:
dram[0]:      24842     27993      9821     22664       615      2838      4267     30588      9591     19235      2180       695     10210      7931     14722     17370
dram[1]:      25944     23566      4238      8330      9930      5400     14934      6721      8744     12674      3920      5102      2064      8224     16848     14740
dram[2]:      17439     30158     18155     22672      9833      6978     23579      7227      9846     12310     12042      1179      8196     10129     26800     24149
dram[3]:      36350     21762     14500     11042      7820      7542      4792     13859      4786     19254      6372      1352      8748     19353     24091     17332
dram[4]:      20449     27286      3107      8330      4542      5803      1126     17230     15853     14213      5118     13650     18758     15136     26091     13648
dram[5]:      13591     12762     10835     26539       598      3646      7861     12716     16038      2844      1161     22276      9237      7349     15325     21933
dram[6]:      13794     14142      6113      7964      8373      3728     10492      1812      4906      7939      1354      6572      3178      5783     23591     13656
dram[7]:      28546     23394     19300     11574      4793     11305       476      6430       582      6045      2280     10572      5405      4734     23439     18487
dram[8]:      26305     25782     13371     16173     16190      3609      7471       658      9801       743     31661     10588      3579      6013     18443     15575
dram[9]:      25510     32114      6850      3355       695       703      1326      1226      5640     17192       654      6782      2186     20584     18852     23205
dram[10]:      29531     15788      2429      9138      4835      2957      2486      1327     21237     13151      8553      7841     14209      9468     17191     17498
maximum mf latency per bank:
dram[0]:     205612    173344    109454    173384       399     68984     44096    205610    177076    195061     31069       361    176970    182164     31560     49765
dram[1]:     189871    187289     32508    109574    184771    173148    208189    132970    177132    166630     54968    114539     31486    143093     10663     27966
dram[2]:      67969    192468    173154    173374    173149    148510    203004    208202    166687    158873    179554     13304    182177    192582    184781    184769
dram[3]:     203006     99175    173041    161516    173369    148477    145759    203016     57560    202874     75770     21128    189985    203006     93974     49660
dram[4]:     125028    197794       439    101779    106984    122410     18580    179678    197479    200271    114684    200396    200401    182178    205613     10664
dram[5]:      10633     10644    173261    200400       383    106854    145977    205608    130303     41491     13379    179558    203005     73169     24177    135277
dram[6]:      26365     99016     57573    109433    164159    104367    205609     46697     44085    135381     15894    127764     52368     73076    187378     10665
dram[7]:     192586    203000    205612    208213    169361    174533       358    143379       359    166763     15938     88797     60116     69423    195192     70506
dram[8]:     158720    125158    161547    200401    192601    148505    145813       358    135560      5567    179543    182151     52369    119971     70536     16032
dram[9]:     205605    200396    101625     17637       440       361     10414     10654    117373    202875       359    114733     26278    189978     10631    208215
dram[10]:     205606     63901       416    161535    173364    104342     23785     23721    182306    182301    203000    179558    179560     83583     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121402 n_act=136 n_pre=120 n_req=453 n_rd=1320 n_write=123 bw_util=0.001359
n_activity=9961 dram_eff=0.2897
bk0: 76a 2122853i bk1: 80a 2122775i bk2: 72a 2122825i bk3: 88a 2122600i bk4: 124a 2122474i bk5: 104a 2122619i bk6: 88a 2122514i bk7: 92a 2122471i bk8: 68a 2122644i bk9: 68a 2122624i bk10: 64a 2122673i bk11: 60a 2122679i bk12: 52a 2122769i bk13: 64a 2122655i bk14: 116a 2122629i bk15: 104a 2122615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00162687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121440 n_act=140 n_pre=124 n_req=437 n_rd=1280 n_write=117 bw_util=0.001316
n_activity=9877 dram_eff=0.2829
bk0: 76a 2122793i bk1: 76a 2122757i bk2: 80a 2122729i bk3: 76a 2122730i bk4: 124a 2122372i bk5: 108a 2122470i bk6: 64a 2122620i bk7: 76a 2122635i bk8: 48a 2122793i bk9: 80a 2122546i bk10: 72a 2122598i bk11: 64a 2122685i bk12: 52a 2122740i bk13: 64a 2122716i bk14: 100a 2122724i bk15: 120a 2122439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00202393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121441 n_act=132 n_pre=116 n_req=443 n_rd=1292 n_write=120 bw_util=0.00133
n_activity=9566 dram_eff=0.2952
bk0: 76a 2122814i bk1: 80a 2122725i bk2: 72a 2122796i bk3: 92a 2122578i bk4: 108a 2122489i bk5: 116a 2122423i bk6: 84a 2122623i bk7: 92a 2122500i bk8: 44a 2122846i bk9: 68a 2122666i bk10: 64a 2122639i bk11: 60a 2122668i bk12: 76a 2122653i bk13: 44a 2122831i bk14: 104a 2122688i bk15: 112a 2122546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00208798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121345 n_act=157 n_pre=141 n_req=453 n_rd=1340 n_write=118 bw_util=0.001373
n_activity=10652 dram_eff=0.2738
bk0: 80a 2122829i bk1: 84a 2122723i bk2: 96a 2122621i bk3: 80a 2122676i bk4: 124a 2122329i bk5: 116a 2122293i bk6: 96a 2122465i bk7: 80a 2122577i bk8: 64a 2122612i bk9: 80a 2122544i bk10: 64a 2122631i bk11: 44a 2122831i bk12: 64a 2122703i bk13: 56a 2122749i bk14: 104a 2122643i bk15: 108a 2122569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00234139
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8051ab00, atomic=0 1 entries : 0x7f236591e8b0 :  mf: uid=325310, sid12:w05, part=4, addr=0x8051ab40, load , size=32, unknown  status = IN_PARTITION_DRAM (2716192), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121362 n_act=144 n_pre=128 n_req=460 n_rd=1343 n_write=124 bw_util=0.001382
n_activity=10281 dram_eff=0.2854
bk0: 88a 2122772i bk1: 76a 2122752i bk2: 68a 2122819i bk3: 92a 2122574i bk4: 100a 2122666i bk5: 120a 2122424i bk6: 80a 2122518i bk7: 76a 2122558i bk8: 64a 2122694i bk9: 64a 2122692i bk10: 59a 2122718i bk11: 72a 2122627i bk12: 76a 2122579i bk13: 56a 2122730i bk14: 132a 2122497i bk15: 120a 2122481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00223776
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121515 n_act=120 n_pre=104 n_req=429 n_rd=1244 n_write=118 bw_util=0.001283
n_activity=9072 dram_eff=0.3003
bk0: 64a 2122906i bk1: 68a 2122802i bk2: 80a 2122681i bk3: 80a 2122635i bk4: 112a 2122525i bk5: 116a 2122480i bk6: 52a 2122762i bk7: 92a 2122438i bk8: 56a 2122704i bk9: 68a 2122695i bk10: 60a 2122715i bk11: 76a 2122622i bk12: 56a 2122742i bk13: 48a 2122849i bk14: 112a 2122687i bk15: 104a 2122588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00234139
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121281 n_act=148 n_pre=132 n_req=484 n_rd=1408 n_write=132 bw_util=0.001451
n_activity=10547 dram_eff=0.292
bk0: 72a 2122863i bk1: 92a 2122719i bk2: 76a 2122705i bk3: 76a 2122622i bk4: 112a 2122492i bk5: 104a 2122530i bk6: 92a 2122573i bk7: 88a 2122608i bk8: 92a 2122546i bk9: 88a 2122447i bk10: 52a 2122778i bk11: 68a 2122647i bk12: 80a 2122591i bk13: 64a 2122646i bk14: 128a 2122535i bk15: 124a 2122458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00275352
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121430 n_act=128 n_pre=112 n_req=453 n_rd=1304 n_write=127 bw_util=0.001348
n_activity=9542 dram_eff=0.2999
bk0: 80a 2122792i bk1: 72a 2122781i bk2: 84a 2122714i bk3: 88a 2122548i bk4: 120a 2122576i bk5: 116a 2122420i bk6: 80a 2122623i bk7: 88a 2122555i bk8: 44a 2122785i bk9: 64a 2122714i bk10: 52a 2122788i bk11: 56a 2122702i bk12: 72a 2122674i bk13: 72a 2122659i bk14: 112a 2122564i bk15: 104a 2122583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00175828
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121354 n_act=146 n_pre=130 n_req=463 n_rd=1344 n_write=127 bw_util=0.001386
n_activity=10241 dram_eff=0.2873
bk0: 84a 2122766i bk1: 84a 2122767i bk2: 88a 2122654i bk3: 88a 2122572i bk4: 100a 2122643i bk5: 136a 2122250i bk6: 72a 2122618i bk7: 60a 2122627i bk8: 72a 2122639i bk9: 56a 2122754i bk10: 84a 2122531i bk11: 56a 2122768i bk12: 80a 2122578i bk13: 64a 2122663i bk14: 108a 2122659i bk15: 112a 2122532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00179454
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121506 n_act=124 n_pre=108 n_req=427 n_rd=1248 n_write=115 bw_util=0.001284
n_activity=9102 dram_eff=0.2995
bk0: 76a 2122792i bk1: 84a 2122699i bk2: 84a 2122643i bk3: 80a 2122609i bk4: 116a 2122497i bk5: 116a 2122376i bk6: 80a 2122581i bk7: 60a 2122748i bk8: 56a 2122744i bk9: 52a 2122718i bk10: 60a 2122745i bk11: 56a 2122763i bk12: 72a 2122752i bk13: 40a 2122835i bk14: 100a 2122741i bk15: 116a 2122458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220526
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2123101 n_nop=2121423 n_act=133 n_pre=117 n_req=453 n_rd=1300 n_write=128 bw_util=0.001345
n_activity=9791 dram_eff=0.2917
bk0: 80a 2122753i bk1: 72a 2122772i bk2: 72a 2122761i bk3: 88a 2122582i bk4: 128a 2122255i bk5: 124a 2122406i bk6: 80a 2122570i bk7: 92a 2122462i bk8: 60a 2122712i bk9: 60a 2122777i bk10: 56a 2122756i bk11: 68a 2122705i bk12: 36a 2122894i bk13: 60a 2122798i bk14: 112a 2122652i bk15: 112a 2122507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00176628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3169
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.82182
	minimum = 6
	maximum = 18
Network latency average = 6.82155
	minimum = 6
	maximum = 18
Slowest packet = 34317
Flit latency average = 6.30302
	minimum = 6
	maximum = 17
Slowest flit = 54988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00082219
	minimum = 0.000359898 (at node 17)
	maximum = 0.00134075 (at node 7)
Accepted packet rate average = 0.00082219
	minimum = 0.000359898 (at node 17)
	maximum = 0.00134075 (at node 7)
Injected flit rate average = 0.001247
	minimum = 0.000432131 (at node 17)
	maximum = 0.00223542 (at node 34)
Accepted flit rate average= 0.001247
	minimum = 0.000647563 (at node 17)
	maximum = 0.00242678 (at node 7)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6936 (7 samples)
	minimum = 6 (7 samples)
	maximum = 89.1429 (7 samples)
Network latency average = 11.6129 (7 samples)
	minimum = 6 (7 samples)
	maximum = 67.8571 (7 samples)
Flit latency average = 11.2697 (7 samples)
	minimum = 6 (7 samples)
	maximum = 67 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0144153 (7 samples)
	minimum = 0.0105931 (7 samples)
	maximum = 0.0325421 (7 samples)
Accepted packet rate average = 0.0144153 (7 samples)
	minimum = 0.0105931 (7 samples)
	maximum = 0.0325421 (7 samples)
Injected flit rate average = 0.0217543 (7 samples)
	minimum = 0.0115832 (7 samples)
	maximum = 0.049984 (7 samples)
Accepted flit rate average = 0.0217543 (7 samples)
	minimum = 0.0163527 (7 samples)
	maximum = 0.054159 (7 samples)
Injected packet size average = 1.50911 (7 samples)
Accepted packet size average = 1.50911 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 44 sec (2624 sec)
gpgpu_simulation_rate = 3195 (inst/sec)
gpgpu_simulation_rate = 1035 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2769
gpu_sim_insn = 1132352
gpu_ipc =     408.9390
gpu_tot_sim_cycle = 2941112
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.2362
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7187
partiton_reqs_in_parallel = 60918
partiton_reqs_in_parallel_total    = 25154446
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5734
partiton_reqs_in_parallel_util = 60918
partiton_reqs_in_parallel_util_total    = 25154446
gpu_sim_cycle_parition_util = 2769
gpu_tot_sim_cycle_parition_util    = 1143391
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     233.5883 GB/Sec
L2_BW_total  =       1.2750 GB/Sec
gpu_total_sim_rate=3606

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204315
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
197, 197, 355, 197, 196, 212, 196, 212, 197, 227, 357, 197, 212, 212, 212, 212, 206, 191, 191, 191, 191, 191, 191, 191, 362, 206, 206, 176, 191, 191, 191, 284, 176, 206, 191, 191, 191, 191, 284, 176, 346, 388, 269, 176, 399, 191, 191, 191, 191, 191, 362, 191, 176, 206, 191, 388, 176, 191, 191, 440, 191, 176, 191, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50137
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 814
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108035	W0_Idle:40584106	W0_Scoreboard:16508387	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 208215 
averagemflatency = 1489 
max_icnt2mem_latency = 207962 
max_icnt2sh_latency = 2941111 
mrq_lat_table:3714 	90 	110 	619 	126 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32939 	4257 	29 	0 	518 	15 	1312 	41 	72 	79 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23740 	633 	438 	1590 	10190 	740 	62 	0 	0 	519 	15 	1311 	41 	72 	79 	132 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24086 	2727 	1661 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	8750 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	764 	32 	1 	5 	17 	29 	56 	45 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14         6         8        10         8         8        10         8        10        12        16        16 
dram[1]:        17        16        15        16         4         5         4        14        12         8        10        10        12        17        16        16 
dram[2]:        16        16        17        15         5         7         6        10        10        10         8         8        10        14        16        16 
dram[3]:        16        16        16        16         4         4        12        10         8         6         8        12        18        16        16        16 
dram[4]:        16        16        15        15        10         5        10         4        10        12         6        10        10        16        16        16 
dram[5]:         0        16        15        15        10         6         8        10         6        16        12         8        14         8        16        10 
dram[6]:        16        16        15        15         6         6         8        12        16         6        14        10        10         8        16        16 
dram[7]:        17        16        15        14        10         4        10        10         4        14        12         8        14        16        16        16 
dram[8]:        16        16        15        14         9         8         6         4         8        14         4        10        16        10        16        16 
dram[9]:        16        16        15        16         5         8        12         6         8        12         6        14        24         8        16        16 
dram[10]:        17        16        14        14         4         8         8         8        10        16        16        14        10        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    154369     80383    174560    111517    172729    132695    333440    239468    233559    175501    113776     95224 
dram[1]:    117563    135343    173535      7848    140451    166807    207954    131180    175823    176101    177249    197657    195739    234533     35625    102789 
dram[2]:     66715     70881    110079    173646    115583    115045    137073    134634     84581    133278    106711    212128    177366    202772    252102    136010 
dram[3]:    151088     25105    173640    110526    133146    110987     89333    118255    170968    124861    221532    186980    114304    137972     61908    164443 
dram[4]:     95686    104198      1797    149368     85569    157170    102001    175230    153919    166127    131814    126103    108091    272913    106511    154709 
dram[5]:     11504     11507    173636    176329    159693    107588    176587    177650     88186    254327    260151    148914    181091    203208     88166    235672 
dram[6]:    122984     98070     57674    105208     56381     53630    136704    182612    287544     85138    297947    201780    319473     91583    140304     92372 
dram[7]:    173618    215212    110750    116678    150250    141784    140595    128376    107380     93705    250170    217649    313365    125581    157977     66138 
dram[8]:     87300     25234     89405    109515    169574    176420    207422    199391    146795    137919    138205    149875    190537    204896     36566    180277 
dram[9]:    158904     82828     60225     64579    108808    155390    105467     90143     95316    141638     51176    184308    131078    161582    180060    105556 
dram[10]:     93780     57374    132597     63763    137763    126904    123976    171353    139630    175716    248706    238248    200189    229916    143970    165754 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  3.833333  3.071429  3.000000  2.133333  2.200000  3.750000  2.363636  2.888889  2.300000  3.833333  2.700000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.950000  2.466667  1.615385  3.222222  3.500000  2.461539  2.636364  3.250000  2.750000  4.000000  8.250000  4.444445 
dram[2]:  4.750000  5.000000  6.333333  3.428571  2.187500  2.562500  2.545455  2.769231  7.000000  3.111111  2.363636  2.500000  4.000000  5.000000  5.666667  5.000000 
dram[3]:  6.666667  5.250000  2.666667  5.000000  2.000000  1.652174  2.571429  2.500000  2.083333  2.750000  2.272727  5.000000  4.142857  3.428571  3.333333  7.200000 
dram[4]:  4.400000  4.750000  5.666667  3.428571  3.200000  2.687500  2.214286  2.000000  2.666667  3.375000  3.125000  3.000000  2.500000  3.428571  4.300000  5.857143 
dram[5]: 16.000000  8.500000  3.500000  4.000000  3.000000  2.466667  2.500000  1.941176  3.000000  6.400000  3.571429  3.100000  3.285714  5.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  5.250000  2.187500  2.357143  3.181818  3.888889  2.916667  2.333333  4.800000  2.900000  3.500000  2.181818  4.100000  5.125000 
dram[7]:  5.250000  6.000000  4.600000  2.875000  4.200000  2.111111  3.666667  2.750000  3.166667  4.833333  3.666667  2.555556  3.750000  3.875000  3.090909  6.800000 
dram[8]:  4.200000  7.000000  3.428571  3.285714  2.727273  2.333333  2.166667  1.916667  3.444444  4.166667  2.214286  3.833333  3.800000  3.000000  4.857143  5.285714 
dram[9]:  4.750000  5.250000  3.285714  3.666667  2.785714  2.052632  2.818182  3.285714  3.285714  2.750000  4.333333  4.000000  7.750000  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  4.000000  3.428571  1.869565  2.933333  2.500000  2.571429  3.571429  9.333333  4.166667  4.142857  3.750000  5.000000  4.375000  3.888889 
average row locality = 4955/1507 = 3.287989
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        13        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         7        12        13        12        13        11        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        15         8         8        13        11        10         9        18        11         7         9 
dram[9]:         0         0         2         2        10        10        11         8         9         9        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1349
min_bank_accesses = 0!
chip skew: 132/115 = 1.15
average mf latency per bank:
dram[0]:      25400     28518     10722     23417       795      3113      4354     30681      9591     19235      2180       695     10210      7931     14897     17552
dram[1]:      26591     24187      5028      9184     10121      5607     15087      6783      8744     12674      3920      5102      2064      8224     17078     14961
dram[2]:      18135     30830     18943     23393      9990      7158     23674      7295      9846     12310     12042      1179      8196     10129     26969     24381
dram[3]:      37038     22395     15166     11826      8014      7737      4858     13984      4786     19254      6372      1352      8748     19353     24340     17520
dram[4]:      20988     28010      4142      9051      4784      5967      1194     17343     15853     14213      5118     13650     18758     15136     26244     13795
dram[5]:      14383     13583     11696     27341       766      3872      7968     12781     16038      2844      1161     22276      9237      7349     15510     22192
dram[6]:      14544     14587      6932      8789      8602      3919     10556      1870      4906      7939      1354      6572      3178      5783     23766     13830
dram[7]:      29103     24047     20005     12324      5001     11550       566      6513       582      6045      2280     10572      5405      4734     23592     18684
dram[8]:      26905     26436     14187     17000     16470      3791      7595       773      9801       743     31661     10588     10562      6013     18657     15781
dram[9]:      26162     32731      7587      4053       895       885      1392      1311      5640     17192       654      6782      2186     20584     19075     23389
dram[10]:      30066     16462      3162      9820      4998      3104      2553      1399     21237     13151      8553      7841     14209      9468     17352     17724
maximum mf latency per bank:
dram[0]:     205612    173344    109454    173384       399     68984     44096    205610    177076    195061     31069       361    176970    182164     31560     49765
dram[1]:     189871    187289     32508    109574    184771    173148    208189    132970    177132    166630     54968    114539     31486    143093     10663     27966
dram[2]:      67969    192468    173154    173374    173149    148510    203004    208202    166687    158873    179554     13304    182177    192582    184781    184769
dram[3]:     203006     99175    173041    161516    173369    148477    145759    203016     57560    202874     75770     21128    189985    203006     93974     49660
dram[4]:     125028    197794       439    101779    106984    122410     18580    179678    197479    200271    114684    200396    200401    182178    205613     10664
dram[5]:      10633     10644    173261    200400       383    106854    145977    205608    130303     41491     13379    179558    203005     73169     24177    135277
dram[6]:      26365     99016     57573    109433    164159    104367    205609     46697     44085    135381     15894    127764     52368     73076    187378     10665
dram[7]:     192586    203000    205612    208213    169361    174533       358    143379       359    166763     15938     88797     60116     69423    195192     70506
dram[8]:     158720    125158    161547    200401    192601    148505    145813       358    135560      5567    179543    182151     52369    119971     70536     16032
dram[9]:     205605    200396    101625     17637       440       361     10414     10654    117373    202875       359    114733     26278    189978     10631    208215
dram[10]:     205606     63901       416    161535    173364    104342     23785     23721    182306    182301    203000    179558    179560     83583     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126542 n_act=136 n_pre=120 n_req=453 n_rd=1320 n_write=123 bw_util=0.001356
n_activity=9961 dram_eff=0.2897
bk0: 76a 2127993i bk1: 80a 2127915i bk2: 72a 2127965i bk3: 88a 2127740i bk4: 124a 2127614i bk5: 104a 2127759i bk6: 88a 2127654i bk7: 92a 2127611i bk8: 68a 2127784i bk9: 68a 2127764i bk10: 64a 2127813i bk11: 60a 2127819i bk12: 52a 2127909i bk13: 64a 2127795i bk14: 116a 2127769i bk15: 104a 2127755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00162294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126580 n_act=140 n_pre=124 n_req=437 n_rd=1280 n_write=117 bw_util=0.001313
n_activity=9877 dram_eff=0.2829
bk0: 76a 2127933i bk1: 76a 2127897i bk2: 80a 2127869i bk3: 76a 2127870i bk4: 124a 2127512i bk5: 108a 2127610i bk6: 64a 2127760i bk7: 76a 2127775i bk8: 48a 2127933i bk9: 80a 2127686i bk10: 72a 2127738i bk11: 64a 2127825i bk12: 52a 2127880i bk13: 64a 2127856i bk14: 100a 2127864i bk15: 120a 2127579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00201904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126581 n_act=132 n_pre=116 n_req=443 n_rd=1292 n_write=120 bw_util=0.001327
n_activity=9566 dram_eff=0.2952
bk0: 76a 2127954i bk1: 80a 2127865i bk2: 72a 2127936i bk3: 92a 2127718i bk4: 108a 2127629i bk5: 116a 2127563i bk6: 84a 2127763i bk7: 92a 2127640i bk8: 44a 2127986i bk9: 68a 2127806i bk10: 64a 2127779i bk11: 60a 2127808i bk12: 76a 2127793i bk13: 44a 2127971i bk14: 104a 2127828i bk15: 112a 2127686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00208294
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126485 n_act=157 n_pre=141 n_req=453 n_rd=1340 n_write=118 bw_util=0.00137
n_activity=10652 dram_eff=0.2738
bk0: 80a 2127969i bk1: 84a 2127863i bk2: 96a 2127761i bk3: 80a 2127816i bk4: 124a 2127469i bk5: 116a 2127433i bk6: 96a 2127605i bk7: 80a 2127717i bk8: 64a 2127752i bk9: 80a 2127684i bk10: 64a 2127771i bk11: 44a 2127971i bk12: 64a 2127843i bk13: 56a 2127889i bk14: 104a 2127783i bk15: 108a 2127709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00233573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126501 n_act=144 n_pre=128 n_req=460 n_rd=1344 n_write=124 bw_util=0.00138
n_activity=10294 dram_eff=0.2852
bk0: 88a 2127912i bk1: 76a 2127892i bk2: 68a 2127959i bk3: 92a 2127714i bk4: 100a 2127806i bk5: 120a 2127564i bk6: 80a 2127658i bk7: 76a 2127698i bk8: 64a 2127834i bk9: 64a 2127832i bk10: 60a 2127856i bk11: 72a 2127767i bk12: 76a 2127719i bk13: 56a 2127870i bk14: 132a 2127637i bk15: 120a 2127621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00223236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126655 n_act=120 n_pre=104 n_req=429 n_rd=1244 n_write=118 bw_util=0.00128
n_activity=9072 dram_eff=0.3003
bk0: 64a 2128046i bk1: 68a 2127942i bk2: 80a 2127821i bk3: 80a 2127775i bk4: 112a 2127665i bk5: 116a 2127620i bk6: 52a 2127902i bk7: 92a 2127578i bk8: 56a 2127844i bk9: 68a 2127835i bk10: 60a 2127855i bk11: 76a 2127762i bk12: 56a 2127882i bk13: 48a 2127989i bk14: 112a 2127827i bk15: 104a 2127728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00233573
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126421 n_act=148 n_pre=132 n_req=484 n_rd=1408 n_write=132 bw_util=0.001447
n_activity=10547 dram_eff=0.292
bk0: 72a 2128003i bk1: 92a 2127859i bk2: 76a 2127845i bk3: 76a 2127762i bk4: 112a 2127632i bk5: 104a 2127670i bk6: 92a 2127713i bk7: 88a 2127748i bk8: 92a 2127686i bk9: 88a 2127587i bk10: 52a 2127918i bk11: 68a 2127787i bk12: 80a 2127731i bk13: 64a 2127786i bk14: 128a 2127675i bk15: 124a 2127598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00274687
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126570 n_act=128 n_pre=112 n_req=453 n_rd=1304 n_write=127 bw_util=0.001345
n_activity=9542 dram_eff=0.2999
bk0: 80a 2127932i bk1: 72a 2127921i bk2: 84a 2127854i bk3: 88a 2127688i bk4: 120a 2127716i bk5: 116a 2127560i bk6: 80a 2127763i bk7: 88a 2127695i bk8: 44a 2127925i bk9: 64a 2127854i bk10: 52a 2127928i bk11: 56a 2127842i bk12: 72a 2127814i bk13: 72a 2127799i bk14: 112a 2127704i bk15: 104a 2127723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00175403
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126494 n_act=146 n_pre=130 n_req=463 n_rd=1344 n_write=127 bw_util=0.001382
n_activity=10241 dram_eff=0.2873
bk0: 84a 2127906i bk1: 84a 2127907i bk2: 88a 2127794i bk3: 88a 2127712i bk4: 100a 2127783i bk5: 136a 2127390i bk6: 72a 2127758i bk7: 60a 2127767i bk8: 72a 2127779i bk9: 56a 2127894i bk10: 84a 2127671i bk11: 56a 2127908i bk12: 80a 2127718i bk13: 64a 2127803i bk14: 108a 2127799i bk15: 112a 2127672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00179021
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126646 n_act=124 n_pre=108 n_req=427 n_rd=1248 n_write=115 bw_util=0.001281
n_activity=9102 dram_eff=0.2995
bk0: 76a 2127932i bk1: 84a 2127839i bk2: 84a 2127783i bk3: 80a 2127749i bk4: 116a 2127637i bk5: 116a 2127516i bk6: 80a 2127721i bk7: 60a 2127888i bk8: 56a 2127884i bk9: 52a 2127858i bk10: 60a 2127885i bk11: 56a 2127903i bk12: 72a 2127892i bk13: 40a 2127975i bk14: 100a 2127881i bk15: 116a 2127598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00219994
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2128241 n_nop=2126563 n_act=133 n_pre=117 n_req=453 n_rd=1300 n_write=128 bw_util=0.001342
n_activity=9791 dram_eff=0.2917
bk0: 80a 2127893i bk1: 72a 2127912i bk2: 72a 2127901i bk3: 88a 2127722i bk4: 128a 2127395i bk5: 124a 2127546i bk6: 80a 2127710i bk7: 92a 2127602i bk8: 60a 2127852i bk9: 60a 2127917i bk10: 56a 2127896i bk11: 68a 2127845i bk12: 36a 2128034i bk13: 60a 2127938i bk14: 112a 2127792i bk15: 112a 2127647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00176202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3169
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9191
	minimum = 6
	maximum = 502
Network latency average = 35.1541
	minimum = 6
	maximum = 381
Slowest packet = 68164
Flit latency average = 42.9435
	minimum = 6
	maximum = 380
Slowest flit = 103720
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0493064
	minimum = 0.0361272 (at node 2)
	maximum = 0.26138 (at node 44)
Accepted packet rate average = 0.0493064
	minimum = 0.0361272 (at node 2)
	maximum = 0.26138 (at node 44)
Injected flit rate average = 0.0739595
	minimum = 0.058526 (at node 48)
	maximum = 0.277999 (at node 44)
Accepted flit rate average= 0.0739595
	minimum = 0.0476879 (at node 2)
	maximum = 0.506142 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8468 (8 samples)
	minimum = 6 (8 samples)
	maximum = 140.75 (8 samples)
Network latency average = 14.5555 (8 samples)
	minimum = 6 (8 samples)
	maximum = 107 (8 samples)
Flit latency average = 15.2289 (8 samples)
	minimum = 6 (8 samples)
	maximum = 106.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0187767 (8 samples)
	minimum = 0.0137848 (8 samples)
	maximum = 0.0611469 (8 samples)
Accepted packet rate average = 0.0187767 (8 samples)
	minimum = 0.0137848 (8 samples)
	maximum = 0.0611469 (8 samples)
Injected flit rate average = 0.0282799 (8 samples)
	minimum = 0.0174511 (8 samples)
	maximum = 0.0784859 (8 samples)
Accepted flit rate average = 0.0282799 (8 samples)
	minimum = 0.0202696 (8 samples)
	maximum = 0.110657 (8 samples)
Injected packet size average = 1.50612 (8 samples)
Accepted packet size average = 1.50612 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 59 sec (2639 sec)
gpgpu_simulation_rate = 3606 (inst/sec)
gpgpu_simulation_rate = 1114 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 540545
gpu_sim_insn = 1536501
gpu_ipc =       2.8425
gpu_tot_sim_cycle = 3708879
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       2.9805
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 217
gpu_stall_icnt2sh    = 10061
partiton_reqs_in_parallel = 11891929
partiton_reqs_in_parallel_total    = 25215364
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      10.0050
partiton_reqs_in_parallel_util = 11891929
partiton_reqs_in_parallel_util_total    = 25215364
gpu_sim_cycle_parition_util = 540545
gpu_tot_sim_cycle_parition_util    = 1146160
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      13.7709 GB/Sec
L2_BW_total  =       3.0181 GB/Sec
gpu_total_sim_rate=2736

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342491
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
440, 477, 624, 413, 242, 574, 386, 650, 544, 429, 637, 480, 740, 522, 715, 625, 229, 385, 411, 422, 214, 437, 422, 214, 385, 608, 530, 410, 422, 488, 214, 478, 422, 528, 214, 539, 214, 422, 452, 368, 696, 411, 292, 447, 801, 385, 214, 214, 384, 214, 385, 437, 358, 515, 214, 411, 306, 214, 332, 463, 436, 421, 722, 214, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 64418
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58708
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 824
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:116455	W0_Idle:48436729	W0_Scoreboard:35918823	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 2010 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 3708841 
mrq_lat_table:7631 	163 	201 	1020 	321 	260 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108351 	6245 	29 	0 	548 	64 	1377 	173 	251 	241 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	94816 	4127 	1338 	1594 	12092 	756 	62 	0 	0 	549 	64 	1376 	173 	251 	241 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72933 	8421 	3106 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	31244 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1581 	35 	2 	8 	29 	66 	99 	99 	63 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         8         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        10        10        12        17        16        16 
dram[2]:        16        16        17        15         8         7        13        10        10        11        12         8        10        14        16        16 
dram[3]:        16        16        16        16        10         8        12        11         8         6        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         6        10         9        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12         8        14         8        16        10 
dram[6]:        16        16        15        15        10        18         8        12        16         7        14        10        10        16        16        16 
dram[7]:        17        16        15        14        10        16        10        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         8        17        17         8        14         5        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10         8        12         8        10        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  3.076923  2.500000  3.500000  2.437500  3.200000  3.388889  2.600000  2.296296  2.894737  2.782609  2.809524  2.695652  3.315789  2.714286  3.666667  3.800000 
dram[1]:  3.555556  2.642857  2.266667  2.785714  2.500000  2.760000  2.884615  2.333333  3.095238  2.760000  2.103448  2.521739  2.714286  3.111111  3.222222  2.900000 
dram[2]:  3.600000  2.785714  2.923077  2.538461  2.555556  2.444444  2.583333  2.615385  3.529412  2.666667  2.461539  2.129032  3.000000  3.277778  3.750000  3.812500 
dram[3]:  3.272727  3.600000  2.352941  3.300000  2.156250  1.968750  2.833333  2.833333  2.370370  2.458333  2.600000  3.235294  3.058824  3.500000  2.857143  3.733333 
dram[4]:  2.909091  2.333333  2.466667  2.666667  3.300000  2.730769  2.230769  2.307692  2.857143  2.941176  2.789474  2.400000  2.708333  2.727273  3.625000  4.071429 
dram[5]:  3.375000  3.100000  2.333333  3.076923  3.285714  2.869565  2.608696  2.100000  2.684211  3.764706  2.500000  2.695652  2.409091  3.157895  4.250000  3.235294 
dram[6]:  2.428571  2.923077  3.076923  3.400000  3.000000  3.300000  2.869565  2.714286  2.809524  2.692308  3.100000  3.055556  2.809524  2.850000  3.250000  3.333333 
dram[7]:  2.909091  3.375000  2.411765  2.222222  3.142857  2.791667  3.000000  2.904762  4.294117  3.812500  3.000000  3.166667  3.111111  2.894737  2.708333  4.333333 
dram[8]:  2.615385  3.000000  2.600000  2.263158  3.333333  2.257143  2.791667  2.826087  2.666667  3.315789  2.241379  2.714286  3.350000  2.681818  3.733333  3.263158 
dram[9]:  2.500000  3.250000  2.357143  2.428571  3.047619  2.615385  2.863636  3.157895  2.950000  2.850000  3.315789  3.562500  4.307693  2.952381  3.277778  3.500000 
dram[10]:  2.466667  2.846154  2.166667  2.714286  2.266667  2.857143  2.791667  2.275862  2.608696  3.625000  3.210526  3.315789  3.000000  3.187500  3.333333  3.111111 
average row locality = 9682/3390 = 2.856047
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        15        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        11        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        15        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        15        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2118
min_bank_accesses = 0!
chip skew: 204/188 = 1.09
average mf latency per bank:
dram[0]:      49218     38880     32761     26957      3957     18325      6392     32533     30202     48733     16431     19260     25584     19295     20220     26579
dram[1]:      40940     38526     14272     26211     20467     14762     37939     34366     28856     43844     25603     14392     15369     15442     14332     21104
dram[2]:      31025     47285     18319     27899     17461     15731     25743     18134     32845     35629     27966     24906     13496     33328     36987     36040
dram[3]:      38661     22530     22950     11793     24485      9474     27009     28357     22640     39142     18306     21541     20887     36997     25716     25505
dram[4]:      29876     22708     14480     19399      6492     12053     11392     34564     34482     19731      6846     22174     25530     21686     37848     17836
dram[5]:      35827     15869     34152     22940     12203      8212     30861     14531     26742     45336     16314     30404     14180     27795     21545     31857
dram[6]:      26196     38454     21033     19860     11328     22117     16677     15638     23210     59554     10226     13053     13445     15146     26120     22986
dram[7]:      33362     33361     24622     27486     15464     10763     22473     22711     36472     34951     21604     18915     19016     23846     30451     42036
dram[8]:      24839     23278     24501     33881     22159     14675     41912     23933     35916     40425     43407      8415     10619     24810     37788     29256
dram[9]:      42570     26975     23586     13599     16038     11754     11490     29845     40120     35690     17215     28589     19240     30989     26069     22770
dram[10]:      29173     19616     34316     23605     11189      8324     14563     23083     45369     38149     19814     21776     29119     10119     24444     23897
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     64875    314995     83166    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128447 n_act=300 n_pre=284 n_req=873 n_rd=2732 n_write=190 bw_util=0.001866
n_activity=18007 dram_eff=0.3245
bk0: 160a 3131099i bk1: 136a 3131114i bk2: 132a 3131295i bk3: 148a 3130971i bk4: 192a 3130832i bk5: 184a 3130815i bk6: 196a 3130763i bk7: 184a 3130624i bk8: 156a 3130909i bk9: 192a 3130671i bk10: 172a 3130880i bk11: 184a 3130720i bk12: 184a 3130880i bk13: 160a 3130788i bk14: 172a 3131088i bk15: 180a 3130874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00172193
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128275 n_act=333 n_pre=317 n_req=901 n_rd=2836 n_write=192 bw_util=0.001934
n_activity=19381 dram_eff=0.3125
bk0: 124a 3131392i bk1: 148a 3131178i bk2: 132a 3131225i bk3: 152a 3131062i bk4: 212a 3130735i bk5: 212a 3130769i bk6: 228a 3130611i bk7: 188a 3130641i bk8: 192a 3130827i bk9: 212a 3130611i bk10: 180a 3130663i bk11: 168a 3130630i bk12: 164a 3130899i bk13: 152a 3130984i bk14: 188a 3130851i bk15: 184a 3130737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.001925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128342 n_act=318 n_pre=302 n_req=894 n_rd=2796 n_write=195 bw_util=0.00191
n_activity=18351 dram_eff=0.326
bk0: 144a 3131279i bk1: 156a 3131001i bk2: 144a 3131022i bk3: 128a 3131198i bk4: 212a 3130610i bk5: 200a 3130625i bk6: 180a 3130707i bk7: 200a 3130612i bk8: 172a 3130800i bk9: 156a 3130735i bk10: 192a 3130542i bk11: 200a 3130536i bk12: 160a 3130849i bk13: 168a 3130935i bk14: 188a 3130965i bk15: 196a 3130798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0022312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128381 n_act=322 n_pre=306 n_req=880 n_rd=2752 n_write=192 bw_util=0.00188
n_activity=19174 dram_eff=0.3071
bk0: 144a 3131318i bk1: 144a 3131259i bk2: 152a 3131121i bk3: 128a 3131137i bk4: 212a 3130621i bk5: 184a 3130634i bk6: 204a 3130736i bk7: 204a 3130647i bk8: 188a 3130684i bk9: 168a 3130713i bk10: 196a 3130697i bk11: 156a 3130942i bk12: 144a 3131068i bk13: 160a 3131007i bk14: 192a 3130871i bk15: 176a 3130972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00220821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128467 n_act=312 n_pre=296 n_req=862 n_rd=2688 n_write=190 bw_util=0.001838
n_activity=18401 dram_eff=0.3128
bk0: 128a 3131339i bk1: 140a 3131122i bk2: 144a 3131116i bk3: 156a 3131079i bk4: 200a 3130846i bk5: 216a 3130702i bk6: 168a 3130777i bk7: 172a 3130711i bk8: 176a 3130858i bk9: 128a 3131076i bk10: 148a 3130983i bk11: 180a 3130706i bk12: 196a 3130785i bk13: 176a 3130733i bk14: 184a 3131055i bk15: 176a 3130960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00200546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128553 n_act=296 n_pre=280 n_req=847 n_rd=2636 n_write=188 bw_util=0.001803
n_activity=17437 dram_eff=0.3239
bk0: 108a 3131469i bk1: 124a 3131267i bk2: 136a 3131164i bk3: 156a 3131056i bk4: 208a 3130844i bk5: 200a 3130762i bk6: 172a 3130865i bk7: 184a 3130677i bk8: 140a 3130971i bk9: 192a 3130914i bk10: 176a 3130695i bk11: 184a 3130831i bk12: 148a 3130941i bk13: 180a 3130907i bk14: 156a 3131227i bk15: 172a 3130892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00208209
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128370 n_act=301 n_pre=285 n_req=891 n_rd=2808 n_write=189 bw_util=0.001914
n_activity=18424 dram_eff=0.3253
bk0: 136a 3131260i bk1: 152a 3131204i bk2: 156a 3131091i bk3: 128a 3131128i bk4: 208a 3130820i bk5: 200a 3130881i bk6: 200a 3130752i bk7: 164a 3130948i bk8: 172a 3130880i bk9: 212a 3130689i bk10: 184a 3130856i bk11: 156a 3130993i bk12: 172a 3130918i bk13: 164a 3130854i bk14: 212a 3130886i bk15: 192a 3130794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00243778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128497 n_act=284 n_pre=268 n_req=873 n_rd=2708 n_write=196 bw_util=0.001854
n_activity=17748 dram_eff=0.3272
bk0: 124a 3131307i bk1: 108a 3131384i bk2: 156a 3131094i bk3: 152a 3130903i bk4: 200a 3130880i bk5: 196a 3130741i bk6: 172a 3130932i bk7: 180a 3130839i bk8: 216a 3130794i bk9: 180a 3130898i bk10: 172a 3130753i bk11: 160a 3130871i bk12: 156a 3131024i bk13: 160a 3130965i bk14: 212a 3130740i bk15: 164a 3131001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00170245
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128253 n_act=328 n_pre=312 n_req=918 n_rd=2856 n_write=204 bw_util=0.001954
n_activity=19333 dram_eff=0.3166
bk0: 136a 3131258i bk1: 144a 3131247i bk2: 148a 3131106i bk3: 164a 3130906i bk4: 216a 3130714i bk5: 248a 3130379i bk6: 200a 3130704i bk7: 184a 3130749i bk8: 160a 3130920i bk9: 180a 3130732i bk10: 196a 3130533i bk11: 156a 3130711i bk12: 176a 3130845i bk13: 172a 3130804i bk14: 172a 3131018i bk15: 204a 3130773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00180207
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128512 n_act=285 n_pre=269 n_req=865 n_rd=2696 n_write=191 bw_util=0.001844
n_activity=17523 dram_eff=0.3295
bk0: 140a 3131194i bk1: 156a 3131115i bk2: 124a 3131218i bk3: 124a 3131064i bk4: 192a 3130904i bk5: 208a 3130611i bk6: 184a 3130877i bk7: 172a 3130896i bk8: 172a 3130889i bk9: 164a 3130798i bk10: 188a 3130819i bk11: 164a 3130884i bk12: 160a 3131118i bk13: 180a 3130823i bk14: 188a 3130957i bk15: 180a 3130822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00213413
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3131953 n_nop=3128406 n_act=312 n_pre=296 n_req=878 n_rd=2748 n_write=191 bw_util=0.001877
n_activity=18591 dram_eff=0.3162
bk0: 144a 3131189i bk1: 148a 3131186i bk2: 148a 3131118i bk3: 144a 3131079i bk4: 208a 3130543i bk5: 176a 3130805i bk6: 204a 3130754i bk7: 200a 3130586i bk8: 172a 3130826i bk9: 168a 3130987i bk10: 180a 3130905i bk11: 188a 3130843i bk12: 160a 3130955i bk13: 140a 3131131i bk14: 192a 3131028i bk15: 176a 3130949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00177908

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.84866
	minimum = 6
	maximum = 109
Network latency average = 8.48252
	minimum = 6
	maximum = 69
Slowest packet = 94960
Flit latency average = 7.97902
	minimum = 6
	maximum = 68
Slowest flit = 153436
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00290574
	minimum = 0.00176859 (at node 16)
	maximum = 0.00346965 (at node 33)
Accepted packet rate average = 0.00290574
	minimum = 0.00176859 (at node 16)
	maximum = 0.00346965 (at node 33)
Injected flit rate average = 0.00456677
	minimum = 0.00225884 (at node 16)
	maximum = 0.00651936 (at node 33)
Accepted flit rate average= 0.00456677
	minimum = 0.00320048 (at node 16)
	maximum = 0.00631401 (at node 1)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5137 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.222 (9 samples)
Network latency average = 13.8807 (9 samples)
	minimum = 6 (9 samples)
	maximum = 102.778 (9 samples)
Flit latency average = 14.4234 (9 samples)
	minimum = 6 (9 samples)
	maximum = 101.889 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0170133 (9 samples)
	minimum = 0.0124497 (9 samples)
	maximum = 0.0547383 (9 samples)
Accepted packet rate average = 0.0170133 (9 samples)
	minimum = 0.0124497 (9 samples)
	maximum = 0.0547383 (9 samples)
Injected flit rate average = 0.0256452 (9 samples)
	minimum = 0.015763 (9 samples)
	maximum = 0.0704896 (9 samples)
Accepted flit rate average = 0.0256452 (9 samples)
	minimum = 0.018373 (9 samples)
	maximum = 0.0990632 (9 samples)
Injected packet size average = 1.50736 (9 samples)
Accepted packet size average = 1.50736 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 19 sec (4039 sec)
gpgpu_simulation_rate = 2736 (inst/sec)
gpgpu_simulation_rate = 918 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 37927
gpu_sim_insn = 1211812
gpu_ipc =      31.9512
gpu_tot_sim_cycle = 3968956
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.0905
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 217
gpu_stall_icnt2sh    = 10061
partiton_reqs_in_parallel = 834394
partiton_reqs_in_parallel_total    = 37107293
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5596
partiton_reqs_in_parallel_util = 834394
partiton_reqs_in_parallel_util_total    = 37107293
gpu_sim_cycle_parition_util = 37927
gpu_tot_sim_cycle_parition_util    = 1686705
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      25.4110 GB/Sec
L2_BW_total  =       3.0631 GB/Sec
gpu_total_sim_rate=2965

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373121
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
476, 513, 660, 449, 278, 610, 422, 686, 580, 465, 673, 516, 776, 558, 751, 661, 265, 421, 447, 458, 250, 473, 458, 250, 421, 644, 566, 446, 458, 524, 250, 514, 458, 564, 250, 575, 250, 458, 488, 404, 732, 447, 328, 468, 837, 421, 250, 250, 420, 250, 421, 473, 394, 536, 250, 447, 342, 250, 368, 499, 472, 457, 758, 250, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 133550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127288
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1376
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216955	W0_Idle:50377224	W0_Scoreboard:35935094	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 2134 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 3968955 
mrq_lat_table:7631 	163 	201 	1020 	321 	260 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	115411 	7567 	58 	46 	636 	291 	1760 	1021 	416 	241 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	96674 	4314 	1573 	2714 	15496 	2300 	108 	36 	27 	642 	286 	1759 	1035 	402 	241 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74745 	8653 	3110 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1588 	37 	2 	8 	29 	68 	103 	107 	63 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         8         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        10        10        12        17        16        16 
dram[2]:        16        16        17        15         8         7        13        10        10        11        12         8        10        14        16        16 
dram[3]:        16        16        16        16        10         8        12        11         8         6        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         6        10         9        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12         8        14         8        16        10 
dram[6]:        16        16        15        15        10        18         8        12        16         7        14        10        10        16        16        16 
dram[7]:        17        16        15        14        10        16        10        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         8        17        17         8        14         5        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10         8        12         8        10        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  3.076923  2.500000  3.500000  2.437500  3.200000  3.388889  2.600000  2.296296  2.894737  2.782609  2.809524  2.695652  3.315789  2.714286  3.666667  3.800000 
dram[1]:  3.555556  2.642857  2.266667  2.785714  2.500000  2.760000  2.884615  2.333333  3.095238  2.760000  2.103448  2.521739  2.714286  3.111111  3.222222  2.900000 
dram[2]:  3.600000  2.785714  2.923077  2.538461  2.555556  2.444444  2.583333  2.615385  3.529412  2.666667  2.461539  2.129032  3.000000  3.277778  3.750000  3.812500 
dram[3]:  3.272727  3.600000  2.352941  3.300000  2.156250  1.968750  2.833333  2.833333  2.370370  2.458333  2.600000  3.235294  3.058824  3.500000  2.857143  3.733333 
dram[4]:  2.909091  2.333333  2.466667  2.666667  3.300000  2.730769  2.230769  2.307692  2.857143  2.941176  2.789474  2.400000  2.708333  2.727273  3.625000  4.071429 
dram[5]:  3.375000  3.100000  2.333333  3.076923  3.285714  2.869565  2.608696  2.100000  2.684211  3.764706  2.500000  2.695652  2.409091  3.157895  4.250000  3.235294 
dram[6]:  2.428571  2.923077  3.076923  3.400000  3.000000  3.300000  2.869565  2.714286  2.809524  2.692308  3.100000  3.055556  2.809524  2.850000  3.250000  3.333333 
dram[7]:  2.909091  3.375000  2.411765  2.222222  3.142857  2.791667  3.000000  2.904762  4.294117  3.812500  3.000000  3.166667  3.111111  2.894737  2.708333  4.333333 
dram[8]:  2.615385  3.000000  2.600000  2.263158  3.333333  2.257143  2.791667  2.826087  2.666667  3.315789  2.241379  2.714286  3.350000  2.681818  3.733333  3.263158 
dram[9]:  2.500000  3.250000  2.357143  2.428571  3.047619  2.615385  2.863636  3.157895  2.950000  2.850000  3.315789  3.562500  4.307693  2.952381  3.277778  3.500000 
dram[10]:  2.466667  2.846154  2.166667  2.714286  2.266667  2.857143  2.791667  2.275862  2.608696  3.625000  3.210526  3.315789  3.000000  3.187500  3.333333  3.111111 
average row locality = 9682/3390 = 2.856047
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        15        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        11        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        15        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        15        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2118
min_bank_accesses = 0!
chip skew: 204/188 = 1.09
average mf latency per bank:
dram[0]:      63372     55632     33406     27535      4186     18585      6461     32615     30202     48733     16431     19260     25584     19295     38238     42698
dram[1]:      59241     54319     14919     26795     20677     14966     37999     34437     28856     43844     25603     14392     15369     15442     31870     38471
dram[2]:      47359     61666     18908     28582     17663     15936     25812     18202     32845     35629     27966     24906     13496     33328     55015     54059
dram[3]:      54166     38727     23513     12469     24700      9698     27076     28423     22640     39142     18306     21541     20887     36997     43714     44563
dram[4]:      44746     36289     15107     19971      6705     12250     11464     34636     34482     19731      6846     22174     25530     21686     56600     36961
dram[5]:      52371     30232     34839     23518     12407      8431     30933     14601     26742     45336     16314     30404     14180     27795     41671     50144
dram[6]:      39344     50188     21589     20517     11533     22323     16739     15719     23210     59554     10226     13053     13445     15146     41695     39716
dram[7]:      47307     49900     25150     28037     15674     10969     22547     22781     36472     34951     21604     18915     19016     23846     44951     60421
dram[8]:      38076     35705     25130     34428     22399     14879     41991     24006     35916     40425     43407      8415     17873     24810     55810     45229
dram[9]:      55418     38411     24271     14248     16268     11963     11547     29911     40120     35690     17215     28589     19240     30989     42659     40067
dram[10]:      41589     32030     34866     24186     11383      8551     14616     23138     45369     38149     19814     21776     29119     10119     40538     41521
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     64875    314995     83166    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198871 n_act=300 n_pre=284 n_req=873 n_rd=2732 n_write=190 bw_util=0.001825
n_activity=18007 dram_eff=0.3245
bk0: 160a 3201523i bk1: 136a 3201538i bk2: 132a 3201719i bk3: 148a 3201395i bk4: 192a 3201256i bk5: 184a 3201239i bk6: 196a 3201187i bk7: 184a 3201048i bk8: 156a 3201333i bk9: 192a 3201095i bk10: 172a 3201304i bk11: 184a 3201144i bk12: 184a 3201304i bk13: 160a 3201212i bk14: 172a 3201512i bk15: 180a 3201298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00168406
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198699 n_act=333 n_pre=317 n_req=901 n_rd=2836 n_write=192 bw_util=0.001891
n_activity=19381 dram_eff=0.3125
bk0: 124a 3201816i bk1: 148a 3201602i bk2: 132a 3201649i bk3: 152a 3201486i bk4: 212a 3201159i bk5: 212a 3201193i bk6: 228a 3201035i bk7: 188a 3201065i bk8: 192a 3201251i bk9: 212a 3201035i bk10: 180a 3201087i bk11: 168a 3201054i bk12: 164a 3201323i bk13: 152a 3201408i bk14: 188a 3201275i bk15: 184a 3201161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00188266
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198766 n_act=318 n_pre=302 n_req=894 n_rd=2796 n_write=195 bw_util=0.001868
n_activity=18351 dram_eff=0.326
bk0: 144a 3201703i bk1: 156a 3201425i bk2: 144a 3201446i bk3: 128a 3201622i bk4: 212a 3201034i bk5: 200a 3201049i bk6: 180a 3201131i bk7: 200a 3201036i bk8: 172a 3201224i bk9: 156a 3201159i bk10: 192a 3200966i bk11: 200a 3200960i bk12: 160a 3201273i bk13: 168a 3201359i bk14: 188a 3201389i bk15: 196a 3201222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00218213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198805 n_act=322 n_pre=306 n_req=880 n_rd=2752 n_write=192 bw_util=0.001839
n_activity=19174 dram_eff=0.3071
bk0: 144a 3201742i bk1: 144a 3201683i bk2: 152a 3201545i bk3: 128a 3201561i bk4: 212a 3201045i bk5: 184a 3201058i bk6: 204a 3201160i bk7: 204a 3201071i bk8: 188a 3201108i bk9: 168a 3201137i bk10: 196a 3201121i bk11: 156a 3201366i bk12: 144a 3201492i bk13: 160a 3201431i bk14: 192a 3201295i bk15: 176a 3201396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00215965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198891 n_act=312 n_pre=296 n_req=862 n_rd=2688 n_write=190 bw_util=0.001797
n_activity=18401 dram_eff=0.3128
bk0: 128a 3201763i bk1: 140a 3201546i bk2: 144a 3201540i bk3: 156a 3201503i bk4: 200a 3201270i bk5: 216a 3201126i bk6: 168a 3201201i bk7: 172a 3201135i bk8: 176a 3201282i bk9: 128a 3201500i bk10: 148a 3201407i bk11: 180a 3201130i bk12: 196a 3201209i bk13: 176a 3201157i bk14: 184a 3201479i bk15: 176a 3201384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00196136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198977 n_act=296 n_pre=280 n_req=847 n_rd=2636 n_write=188 bw_util=0.001764
n_activity=17437 dram_eff=0.3239
bk0: 108a 3201893i bk1: 124a 3201691i bk2: 136a 3201588i bk3: 156a 3201480i bk4: 208a 3201268i bk5: 200a 3201186i bk6: 172a 3201289i bk7: 184a 3201101i bk8: 140a 3201395i bk9: 192a 3201338i bk10: 176a 3201119i bk11: 184a 3201255i bk12: 148a 3201365i bk13: 180a 3201331i bk14: 156a 3201651i bk15: 172a 3201316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0020363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198794 n_act=301 n_pre=285 n_req=891 n_rd=2808 n_write=189 bw_util=0.001872
n_activity=18424 dram_eff=0.3253
bk0: 136a 3201684i bk1: 152a 3201628i bk2: 156a 3201515i bk3: 128a 3201552i bk4: 208a 3201244i bk5: 200a 3201305i bk6: 200a 3201176i bk7: 164a 3201372i bk8: 172a 3201304i bk9: 212a 3201113i bk10: 184a 3201280i bk11: 156a 3201417i bk12: 172a 3201342i bk13: 164a 3201278i bk14: 212a 3201310i bk15: 192a 3201218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00238417
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198921 n_act=284 n_pre=268 n_req=873 n_rd=2708 n_write=196 bw_util=0.001814
n_activity=17748 dram_eff=0.3272
bk0: 124a 3201731i bk1: 108a 3201808i bk2: 156a 3201518i bk3: 152a 3201327i bk4: 200a 3201304i bk5: 196a 3201165i bk6: 172a 3201356i bk7: 180a 3201263i bk8: 216a 3201218i bk9: 180a 3201322i bk10: 172a 3201177i bk11: 160a 3201295i bk12: 156a 3201448i bk13: 160a 3201389i bk14: 212a 3201164i bk15: 164a 3201425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00166501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198677 n_act=328 n_pre=312 n_req=918 n_rd=2856 n_write=204 bw_util=0.001911
n_activity=19333 dram_eff=0.3166
bk0: 136a 3201682i bk1: 144a 3201671i bk2: 148a 3201530i bk3: 164a 3201330i bk4: 216a 3201138i bk5: 248a 3200803i bk6: 200a 3201128i bk7: 184a 3201173i bk8: 160a 3201344i bk9: 180a 3201156i bk10: 196a 3200957i bk11: 156a 3201135i bk12: 176a 3201269i bk13: 172a 3201228i bk14: 172a 3201442i bk15: 204a 3201197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00176244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198936 n_act=285 n_pre=269 n_req=865 n_rd=2696 n_write=191 bw_util=0.001803
n_activity=17523 dram_eff=0.3295
bk0: 140a 3201618i bk1: 156a 3201539i bk2: 124a 3201642i bk3: 124a 3201488i bk4: 192a 3201328i bk5: 208a 3201035i bk6: 184a 3201301i bk7: 172a 3201320i bk8: 172a 3201313i bk9: 164a 3201222i bk10: 188a 3201243i bk11: 164a 3201308i bk12: 160a 3201542i bk13: 180a 3201247i bk14: 188a 3201381i bk15: 180a 3201246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0020872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202377 n_nop=3198830 n_act=312 n_pre=296 n_req=878 n_rd=2748 n_write=191 bw_util=0.001836
n_activity=18591 dram_eff=0.3162
bk0: 144a 3201613i bk1: 148a 3201610i bk2: 148a 3201542i bk3: 144a 3201503i bk4: 208a 3200967i bk5: 176a 3201229i bk6: 204a 3201178i bk7: 200a 3201010i bk8: 172a 3201250i bk9: 168a 3201411i bk10: 180a 3201329i bk11: 188a 3201267i bk12: 160a 3201379i bk13: 140a 3201555i bk14: 192a 3201452i bk15: 176a 3201373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00173996

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.897
	minimum = 6
	maximum = 589
Network latency average = 37.7421
	minimum = 6
	maximum = 338
Slowest packet = 238882
Flit latency average = 46.9879
	minimum = 6
	maximum = 337
Slowest flit = 370714
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00536202
	minimum = 0.00411327 (at node 0)
	maximum = 0.0316406 (at node 44)
Accepted packet rate average = 0.00536202
	minimum = 0.00411327 (at node 0)
	maximum = 0.0316406 (at node 44)
Injected flit rate average = 0.00804303
	minimum = 0.00599852 (at node 48)
	maximum = 0.0328535 (at node 44)
Accepted flit rate average= 0.00804303
	minimum = 0.00495702 (at node 0)
	maximum = 0.0620682 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.452 (10 samples)
	minimum = 6 (10 samples)
	maximum = 182.4 (10 samples)
Network latency average = 16.2669 (10 samples)
	minimum = 6 (10 samples)
	maximum = 126.3 (10 samples)
Flit latency average = 17.6798 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0158481 (10 samples)
	minimum = 0.0116161 (10 samples)
	maximum = 0.0524285 (10 samples)
Accepted packet rate average = 0.0158481 (10 samples)
	minimum = 0.0116161 (10 samples)
	maximum = 0.0524285 (10 samples)
Injected flit rate average = 0.0238849 (10 samples)
	minimum = 0.0147866 (10 samples)
	maximum = 0.066726 (10 samples)
Accepted flit rate average = 0.0238849 (10 samples)
	minimum = 0.0170314 (10 samples)
	maximum = 0.0953637 (10 samples)
Injected packet size average = 1.50711 (10 samples)
Accepted packet size average = 1.50711 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 56 sec (4136 sec)
gpgpu_simulation_rate = 2965 (inst/sec)
gpgpu_simulation_rate = 959 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 250745
gpu_sim_insn = 2703696
gpu_ipc =      10.7827
gpu_tot_sim_cycle = 4446923
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.3664
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 150088
gpu_stall_icnt2sh    = 546152
partiton_reqs_in_parallel = 5366519
partiton_reqs_in_parallel_total    = 37941687
partiton_level_parallism =      21.4023
partiton_level_parallism_total  =       9.7389
partiton_reqs_in_parallel_util = 5366519
partiton_reqs_in_parallel_util_total    = 37941687
gpu_sim_cycle_parition_util = 250722
gpu_tot_sim_cycle_parition_util    = 1724632
partiton_level_parallism_util =      21.4043
partiton_level_parallism_util_total  =      21.9243
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     113.7177 GB/Sec
L2_BW_total  =       9.1460 GB/Sec
gpu_total_sim_rate=3107

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
990, 1077, 1275, 1156, 869, 1177, 1010, 1231, 1180, 984, 1285, 1089, 1296, 1140, 1258, 1219, 529, 720, 773, 686, 513, 711, 837, 439, 719, 997, 768, 746, 735, 857, 589, 896, 756, 830, 501, 848, 588, 621, 817, 632, 1032, 879, 567, 707, 1268, 711, 515, 501, 728, 546, 703, 755, 717, 891, 489, 666, 591, 519, 624, 757, 660, 671, 1022, 466, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 898134
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 887466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5782
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1233823	W0_Idle:54542527	W0_Scoreboard:41438828	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1062 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 4446554 
mrq_lat_table:12546 	259 	341 	1355 	716 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	364963 	51197 	3331 	1318 	676 	393 	2143 	2356 	971 	932 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	172328 	20224 	104736 	53688 	32659 	32776 	2815 	1609 	132 	682 	388 	2185 	2327 	957 	932 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136258 	59564 	89339 	4764 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	97574 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1928 	66 	15 	17 	37 	108 	136 	111 	63 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        10        13        11        10        11        12        10        10        14        16        16 
dram[3]:        16        16        16        16        12        10        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        10         9        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12         8        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         7        14        10        10        16        16        16 
dram[7]:        17        16        15        14        12        16        10        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17         9        14         8        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10         8        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.441176  2.483871  2.515152  2.382353  3.333333  4.000000  2.408163  2.309091  2.577778  2.586957  2.772727  2.622222  2.651163  2.666667  2.857143  3.366667 
dram[1]:  2.888889  2.437500  2.000000  2.516129  2.921053  3.057143  2.804348  2.574468  2.902439  2.574468  2.226415  2.688889  2.780488  3.171429  2.550000  2.666667 
dram[2]:  2.483871  2.363636  2.437500  2.078947  2.850000  2.897436  2.469388  2.555556  2.975000  2.853658  2.591837  2.500000  2.860465  2.714286  2.837838  2.891892 
dram[3]:  2.517241  2.551724  2.400000  2.342857  2.780488  2.488889  2.586957  3.052632  2.617021  2.200000  2.411765  2.809524  3.250000  3.194444  2.127660  2.833333 
dram[4]:  3.000000  2.548387  2.189189  2.333333  3.205882  2.641026  2.340425  2.411765  2.727273  2.860465  3.097561  2.595745  2.850000  2.875000  3.281250  3.176471 
dram[5]:  2.375000  2.400000  2.281250  2.454545  3.081081  2.864865  2.619048  2.244898  2.750000  3.131579  2.543478  2.695652  2.651163  2.674419  3.125000  2.340909 
dram[6]:  2.500000  2.750000  2.454545  2.270270  3.147059  3.862069  2.744186  2.521739  2.755556  2.407408  3.000000  3.263158  2.627907  2.441860  3.250000  3.000000 
dram[7]:  2.666667  2.857143  2.428571  1.880952  3.562500  2.805556  3.216216  2.850000  3.432432  3.297297  2.886364  3.027027  2.897436  2.545455  2.552632  3.344828 
dram[8]:  2.562500  2.081081  2.468750  2.025641  2.942857  2.306123  2.833333  2.975610  2.756098  2.975610  2.711111  3.078947  2.853658  2.510638  2.794118  2.714286 
dram[9]:  2.451613  2.666667  2.548387  2.243243  3.121212  2.918919  2.448980  2.871795  2.871795  2.555556  3.289474  3.270270  3.142857  2.944444  2.666667  3.000000 
dram[10]:  2.277778  2.216216  1.977273  2.411765  2.413043  3.000000  2.600000  2.259259  2.450980  2.925000  3.075000  3.000000  2.743590  3.027778  2.888889  2.578947 
average row locality = 18525/6867 = 2.697685
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      37716     33839     21923     24961     13150     21680     12286     27172     25702     33980     18265     23758     23067     18507     28437     32439
dram[1]:      37240     35374     20165     23656     23340     19627     30893     27876     25379     33699     23756     20955     15955     14366     25613     32855
dram[2]:      33083     42361     18816     22513     20576     19388     23272     17509     29492     29999     25748     26389     14898     25063     41040     36794
dram[3]:      36557     30450     22488     16761     25826     16111     26446     25229     19931     28883     21705     20725     18794     27488     33528     32306
dram[4]:      28342     26288     17534     21422     11923     17517     17608     27408     27944     17959     16283     21056     23162     19302     40246     27826
dram[5]:      30627     24446     29681     24290     18427     16271     24138     17555     22718     33535     20107     29393     15392     22141     28089     35204
dram[6]:      27477     35425     24477     20265     18135     24628     18555     17263     20792     39447     17948     20159     17418     16447     33304     33292
dram[7]:      27291     26878     24633     25947     20791     17773     22123     21389     30260     29003     24087     21332     18944     19001     37224     43938
dram[8]:      23591     27011     21769     26786     27078     22269     33004     22431     26654     31380     37686     13062     19147     21461     40657     35497
dram[9]:      35240     27100     18672     16405     18720     18233     15538     24760     31434     25735     20356     25414     18715     26494     29938     30103
dram[10]:      26903     23546     25536     21144     17671     16008     18836     23152     30143     27636     22326     24146     22788     12496     28610     31260
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     64875    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660515 n_act=629 n_pre=613 n_req=1697 n_rd=6024 n_write=191 bw_util=0.003389
n_activity=31338 dram_eff=0.3966
bk0: 332a 3664065i bk1: 304a 3664019i bk2: 324a 3664507i bk3: 316a 3664521i bk4: 376a 3664484i bk5: 400a 3664380i bk6: 408a 3663743i bk7: 444a 3663882i bk8: 400a 3663829i bk9: 412a 3663914i bk10: 424a 3664069i bk11: 408a 3663937i bk12: 388a 3664205i bk13: 380a 3664142i bk14: 352a 3664463i bk15: 356a 3664136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0252472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660576 n_act=633 n_pre=617 n_req=1682 n_rd=5952 n_write=194 bw_util=0.003351
n_activity=31412 dram_eff=0.3913
bk0: 308a 3664159i bk1: 312a 3664048i bk2: 308a 3664928i bk3: 308a 3664213i bk4: 376a 3664440i bk5: 364a 3664680i bk6: 444a 3663882i bk7: 420a 3664122i bk8: 408a 3664454i bk9: 420a 3664034i bk10: 408a 3664381i bk11: 420a 3663985i bk12: 392a 3663899i bk13: 372a 3663971i bk14: 356a 3663674i bk15: 336a 3664083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0253582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660409 n_act=648 n_pre=632 n_req=1717 n_rd=6088 n_write=195 bw_util=0.003426
n_activity=31710 dram_eff=0.3963
bk0: 308a 3664200i bk1: 312a 3663798i bk2: 304a 3664080i bk3: 312a 3663868i bk4: 392a 3663795i bk5: 388a 3663798i bk6: 416a 3663568i bk7: 388a 3664138i bk8: 408a 3664241i bk9: 400a 3663969i bk10: 444a 3663658i bk11: 456a 3663432i bk12: 424a 3663613i bk13: 388a 3663973i bk14: 368a 3664089i bk15: 380a 3663601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0324307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660496 n_act=648 n_pre=632 n_req=1693 n_rd=6004 n_write=192 bw_util=0.003378
n_activity=31787 dram_eff=0.3898
bk0: 292a 3664832i bk1: 296a 3664752i bk2: 328a 3664533i bk3: 324a 3664358i bk4: 392a 3664995i bk5: 380a 3664338i bk6: 408a 3664516i bk7: 396a 3664913i bk8: 424a 3664400i bk9: 416a 3664162i bk10: 428a 3664402i bk11: 408a 3663896i bk12: 404a 3664179i bk13: 396a 3663971i bk14: 352a 3664072i bk15: 360a 3664245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0185939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660502 n_act=623 n_pre=607 n_req=1704 n_rd=6048 n_write=192 bw_util=0.003402
n_activity=31605 dram_eff=0.3949
bk0: 324a 3664073i bk1: 316a 3663981i bk2: 320a 3664212i bk3: 332a 3664304i bk4: 372a 3664704i bk5: 344a 3664788i bk6: 376a 3664235i bk7: 424a 3663936i bk8: 416a 3664377i bk9: 420a 3664171i bk10: 444a 3664226i bk11: 420a 3663563i bk12: 392a 3664367i bk13: 396a 3664321i bk14: 372a 3664270i bk15: 380a 3663971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0295569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660731 n_act=624 n_pre=608 n_req=1644 n_rd=5820 n_write=189 bw_util=0.003276
n_activity=30043 dram_eff=0.4
bk0: 304a 3664673i bk1: 288a 3664354i bk2: 288a 3665311i bk3: 320a 3664945i bk4: 388a 3664512i bk5: 360a 3664683i bk6: 372a 3664388i bk7: 372a 3665076i bk8: 376a 3664213i bk9: 412a 3664514i bk10: 404a 3664170i bk11: 432a 3664073i bk12: 392a 3664794i bk13: 396a 3664456i bk14: 352a 3664447i bk15: 364a 3664046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0176956
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660545 n_act=611 n_pre=595 n_req=1697 n_rd=6032 n_write=189 bw_util=0.003392
n_activity=30936 dram_eff=0.4022
bk0: 320a 3664432i bk1: 308a 3664314i bk2: 320a 3664818i bk3: 328a 3664339i bk4: 360a 3665224i bk5: 384a 3664635i bk6: 408a 3664440i bk7: 400a 3664343i bk8: 432a 3663732i bk9: 452a 3663352i bk10: 428a 3663686i bk11: 432a 3663686i bk12: 388a 3664109i bk13: 356a 3663860i bk14: 368a 3664566i bk15: 348a 3664589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0248745
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660693 n_act=585 n_pre=569 n_req=1679 n_rd=5928 n_write=197 bw_util=0.00334
n_activity=30491 dram_eff=0.4018
bk0: 316a 3664260i bk1: 320a 3664186i bk2: 332a 3664262i bk3: 308a 3664345i bk4: 392a 3664864i bk5: 332a 3664541i bk6: 408a 3664322i bk7: 392a 3664266i bk8: 432a 3664571i bk9: 424a 3664280i bk10: 440a 3663932i bk11: 380a 3663944i bk12: 384a 3664337i bk13: 384a 3663994i bk14: 340a 3664550i bk15: 344a 3664529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.026308
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660650 n_act=629 n_pre=613 n_req=1673 n_rd=5876 n_write=204 bw_util=0.003315
n_activity=31503 dram_eff=0.386
bk0: 328a 3664910i bk1: 308a 3664707i bk2: 308a 3665145i bk3: 308a 3664543i bk4: 348a 3664990i bk5: 384a 3664358i bk6: 408a 3664502i bk7: 412a 3664331i bk8: 388a 3664343i bk9: 416a 3663992i bk10: 424a 3664095i bk11: 396a 3663811i bk12: 376a 3664194i bk13: 408a 3664128i bk14: 328a 3664859i bk15: 336a 3664642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0199846
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660823 n_act=585 n_pre=569 n_req=1642 n_rd=5804 n_write=191 bw_util=0.003269
n_activity=29903 dram_eff=0.401
bk0: 304a 3664325i bk1: 320a 3664001i bk2: 308a 3664050i bk3: 320a 3663677i bk4: 348a 3664632i bk5: 368a 3664275i bk6: 412a 3664405i bk7: 380a 3664512i bk8: 384a 3664886i bk9: 396a 3664333i bk10: 436a 3664141i bk11: 420a 3664176i bk12: 376a 3664301i bk13: 356a 3664322i bk14: 336a 3664619i bk15: 340a 3664137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.02863
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667972 n_nop=3660467 n_act=653 n_pre=637 n_req=1697 n_rd=6024 n_write=191 bw_util=0.003389
n_activity=31705 dram_eff=0.3921
bk0: 324a 3664150i bk1: 328a 3663747i bk2: 340a 3663884i bk3: 320a 3664406i bk4: 380a 3664121i bk5: 368a 3664406i bk6: 404a 3664146i bk7: 424a 3663803i bk8: 432a 3663921i bk9: 404a 3663891i bk10: 428a 3664520i bk11: 428a 3664449i bk12: 360a 3664201i bk13: 372a 3663924i bk14: 368a 3663937i bk15: 344a 3664388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0233344

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3338
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.9553
	minimum = 6
	maximum = 786
Network latency average = 29.0858
	minimum = 6
	maximum = 746
Slowest packet = 269618
Flit latency average = 24.7042
	minimum = 6
	maximum = 746
Slowest flit = 421315
Fragmentation average = 0.0410676
	minimum = 0
	maximum = 416
Injected packet rate average = 0.0239952
	minimum = 0.0178728 (at node 20)
	maximum = 0.0279109 (at node 45)
Accepted packet rate average = 0.0239952
	minimum = 0.0178728 (at node 20)
	maximum = 0.0279109 (at node 45)
Injected flit rate average = 0.0410443
	minimum = 0.0236396 (at node 23)
	maximum = 0.0596126 (at node 45)
Accepted flit rate average= 0.0410443
	minimum = 0.0354924 (at node 46)
	maximum = 0.0535686 (at node 11)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.8614 (11 samples)
	minimum = 6 (11 samples)
	maximum = 237.273 (11 samples)
Network latency average = 17.4322 (11 samples)
	minimum = 6 (11 samples)
	maximum = 182.636 (11 samples)
Flit latency average = 18.3184 (11 samples)
	minimum = 6 (11 samples)
	maximum = 181.818 (11 samples)
Fragmentation average = 0.00373342 (11 samples)
	minimum = 0 (11 samples)
	maximum = 37.8182 (11 samples)
Injected packet rate average = 0.0165888 (11 samples)
	minimum = 0.0121849 (11 samples)
	maximum = 0.0501996 (11 samples)
Accepted packet rate average = 0.0165888 (11 samples)
	minimum = 0.0121849 (11 samples)
	maximum = 0.0501996 (11 samples)
Injected flit rate average = 0.0254449 (11 samples)
	minimum = 0.0155914 (11 samples)
	maximum = 0.0660793 (11 samples)
Accepted flit rate average = 0.0254449 (11 samples)
	minimum = 0.0187097 (11 samples)
	maximum = 0.0915641 (11 samples)
Injected packet size average = 1.53386 (11 samples)
Accepted packet size average = 1.53386 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 18 sec (4818 sec)
gpgpu_simulation_rate = 3107 (inst/sec)
gpgpu_simulation_rate = 922 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 37928
gpu_sim_insn = 1431682
gpu_ipc =      37.7474
gpu_tot_sim_cycle = 4707001
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.4845
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 150088
gpu_stall_icnt2sh    = 546152
partiton_reqs_in_parallel = 834416
partiton_reqs_in_parallel_total    = 43308206
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3781
partiton_reqs_in_parallel_util = 834416
partiton_reqs_in_parallel_util_total    = 43308206
gpu_sim_cycle_parition_util = 37928
gpu_tot_sim_cycle_parition_util    = 1975354
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9257
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      25.5903 GB/Sec
L2_BW_total  =       8.8468 GB/Sec
gpu_total_sim_rate=3337

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672769
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1062, 1149, 1347, 1228, 941, 1249, 1082, 1303, 1252, 1056, 1357, 1161, 1368, 1212, 1330, 1291, 565, 756, 809, 722, 549, 747, 873, 475, 755, 1033, 804, 782, 771, 893, 625, 932, 792, 866, 537, 884, 624, 657, 853, 668, 1068, 915, 603, 743, 1304, 747, 551, 537, 764, 582, 739, 791, 753, 927, 525, 702, 627, 555, 660, 793, 696, 707, 1058, 502, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 967708
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 956678
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6144
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1335286	W0_Idle:56481895	W0_Scoreboard:41455285	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1118 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 4707000 
mrq_lat_table:12546 	259 	341 	1355 	716 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372080 	52516 	3364 	1361 	804 	585 	2531 	3177 	1170 	932 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	174220 	20397 	105010 	54731 	36134 	34328 	2858 	1645 	157 	809 	580 	2584 	3137 	1156 	932 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	138130 	59740 	89339 	4764 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	105766 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1935 	68 	15 	17 	37 	110 	140 	119 	63 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        10        13        11        10        11        12        10        10        14        16        16 
dram[3]:        16        16        16        16        12        10        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        10         9        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12         8        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         7        14        10        10        16        16        16 
dram[7]:        17        16        15        14        12        16        10        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17         9        14         8        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10         8        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.441176  2.483871  2.515152  2.382353  3.333333  4.000000  2.408163  2.309091  2.577778  2.586957  2.772727  2.622222  2.651163  2.666667  2.857143  3.366667 
dram[1]:  2.888889  2.437500  2.000000  2.516129  2.921053  3.057143  2.804348  2.574468  2.902439  2.574468  2.226415  2.688889  2.780488  3.171429  2.550000  2.666667 
dram[2]:  2.483871  2.363636  2.437500  2.078947  2.850000  2.897436  2.469388  2.555556  2.975000  2.853658  2.591837  2.500000  2.860465  2.714286  2.837838  2.891892 
dram[3]:  2.517241  2.551724  2.400000  2.342857  2.780488  2.488889  2.586957  3.052632  2.617021  2.200000  2.411765  2.809524  3.250000  3.194444  2.127660  2.833333 
dram[4]:  3.000000  2.548387  2.189189  2.333333  3.205882  2.641026  2.340425  2.411765  2.727273  2.860465  3.097561  2.595745  2.850000  2.875000  3.281250  3.176471 
dram[5]:  2.375000  2.400000  2.281250  2.454545  3.081081  2.864865  2.619048  2.244898  2.750000  3.131579  2.543478  2.695652  2.651163  2.674419  3.125000  2.340909 
dram[6]:  2.500000  2.750000  2.454545  2.270270  3.147059  3.862069  2.744186  2.521739  2.755556  2.407408  3.000000  3.263158  2.627907  2.441860  3.250000  3.000000 
dram[7]:  2.666667  2.857143  2.428571  1.880952  3.562500  2.805556  3.216216  2.850000  3.432432  3.297297  2.886364  3.027027  2.897436  2.545455  2.552632  3.344828 
dram[8]:  2.562500  2.081081  2.468750  2.025641  2.942857  2.306123  2.833333  2.975610  2.756098  2.975610  2.711111  3.078947  2.853658  2.510638  2.794118  2.714286 
dram[9]:  2.451613  2.666667  2.548387  2.243243  3.121212  2.918919  2.448980  2.871795  2.871795  2.555556  3.289474  3.270270  3.142857  2.944444  2.666667  3.000000 
dram[10]:  2.277778  2.216216  1.977273  2.411765  2.413043  3.000000  2.600000  2.259259  2.450980  2.925000  3.075000  3.000000  2.743590  3.027778  2.888889  2.578947 
average row locality = 18525/6867 = 2.697685
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      44662     41324     22192     25239     13286     21822     12325     27211     25702     33980     18265     23758     23067     18507     38988     42750
dram[1]:      44631     42753     20457     23945     23475     19756     30928     27912     25379     33699     23756     20955     15955     14366     35404     43147
dram[2]:      40584     49718     19110     22809     20697     19511     23307     17547     29492     29999     25748     26389     14898     25063     51492     46937
dram[3]:      44406     38208     22758     17040     25952     16234     26487     25266     19931     28883     21705     20725     18794     27488     43794     42294
dram[4]:      34222     32320     17812     21695     12048     17651     17650     27443     27944     17959     16283     21056     23162     19302     49878     37047
dram[5]:      36267     30337     30026     24581     18552     16410     24177     17596     22718     33535     20107     29393     15392     22141     38002     44691
dram[6]:      32783     40938     24754     20525     18267     24750     18593     17301     20792     39447     17948     20159     17418     16447     43123     43504
dram[7]:      32611     32183     24890     26224     20914     17916     22158     21429     30260     29003     24087     21332     18944     19001     47890     54505
dram[8]:      28827     32549     22088     27092     27247     22418     33048     22471     26654     31380     37686     13062     23330     21461     51685     46415
dram[9]:      40866     32439     18956     16671     18862     18358     15568     24793     31434     25735     20356     25414     18715     26494     41316     41364
dram[10]:      32275     28892     25792     21415     17798     16139     18866     23182     30143     27636     22326     24146     22788     12496     39194     42392
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     64875    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3730940 n_act=629 n_pre=613 n_req=1697 n_rd=6024 n_write=191 bw_util=0.003325
n_activity=31338 dram_eff=0.3966
bk0: 332a 3734490i bk1: 304a 3734444i bk2: 324a 3734932i bk3: 316a 3734946i bk4: 376a 3734909i bk5: 400a 3734805i bk6: 408a 3734168i bk7: 444a 3734307i bk8: 400a 3734254i bk9: 412a 3734339i bk10: 424a 3734494i bk11: 408a 3734362i bk12: 388a 3734630i bk13: 380a 3734567i bk14: 352a 3734888i bk15: 356a 3734561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0247716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3731001 n_act=633 n_pre=617 n_req=1682 n_rd=5952 n_write=194 bw_util=0.003288
n_activity=31412 dram_eff=0.3913
bk0: 308a 3734584i bk1: 312a 3734473i bk2: 308a 3735353i bk3: 308a 3734638i bk4: 376a 3734865i bk5: 364a 3735105i bk6: 444a 3734307i bk7: 420a 3734547i bk8: 408a 3734879i bk9: 420a 3734459i bk10: 408a 3734806i bk11: 420a 3734410i bk12: 392a 3734324i bk13: 372a 3734396i bk14: 356a 3734099i bk15: 336a 3734508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0248805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3730834 n_act=648 n_pre=632 n_req=1717 n_rd=6088 n_write=195 bw_util=0.003361
n_activity=31710 dram_eff=0.3963
bk0: 308a 3734625i bk1: 312a 3734223i bk2: 304a 3734505i bk3: 312a 3734293i bk4: 392a 3734220i bk5: 388a 3734223i bk6: 416a 3733993i bk7: 388a 3734563i bk8: 408a 3734666i bk9: 400a 3734394i bk10: 444a 3734083i bk11: 456a 3733857i bk12: 424a 3734038i bk13: 388a 3734398i bk14: 368a 3734514i bk15: 380a 3734026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3730921 n_act=648 n_pre=632 n_req=1693 n_rd=6004 n_write=192 bw_util=0.003315
n_activity=31787 dram_eff=0.3898
bk0: 292a 3735257i bk1: 296a 3735177i bk2: 328a 3734958i bk3: 324a 3734783i bk4: 392a 3735420i bk5: 380a 3734763i bk6: 408a 3734941i bk7: 396a 3735338i bk8: 424a 3734825i bk9: 416a 3734587i bk10: 428a 3734827i bk11: 408a 3734321i bk12: 404a 3734604i bk13: 396a 3734396i bk14: 352a 3734497i bk15: 360a 3734670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0182436
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3730927 n_act=623 n_pre=607 n_req=1704 n_rd=6048 n_write=192 bw_util=0.003338
n_activity=31605 dram_eff=0.3949
bk0: 324a 3734498i bk1: 316a 3734406i bk2: 320a 3734637i bk3: 332a 3734729i bk4: 372a 3735129i bk5: 344a 3735213i bk6: 376a 3734660i bk7: 424a 3734361i bk8: 416a 3734802i bk9: 420a 3734596i bk10: 444a 3734651i bk11: 420a 3733988i bk12: 392a 3734792i bk13: 396a 3734746i bk14: 372a 3734695i bk15: 380a 3734396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0290001
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3731156 n_act=624 n_pre=608 n_req=1644 n_rd=5820 n_write=189 bw_util=0.003215
n_activity=30043 dram_eff=0.4
bk0: 304a 3735098i bk1: 288a 3734779i bk2: 288a 3735736i bk3: 320a 3735370i bk4: 388a 3734937i bk5: 360a 3735108i bk6: 372a 3734813i bk7: 372a 3735501i bk8: 376a 3734638i bk9: 412a 3734939i bk10: 404a 3734595i bk11: 432a 3734498i bk12: 392a 3735219i bk13: 396a 3734881i bk14: 352a 3734872i bk15: 364a 3734471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0173623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3730970 n_act=611 n_pre=595 n_req=1697 n_rd=6032 n_write=189 bw_util=0.003328
n_activity=30936 dram_eff=0.4022
bk0: 320a 3734857i bk1: 308a 3734739i bk2: 320a 3735243i bk3: 328a 3734764i bk4: 360a 3735649i bk5: 384a 3735060i bk6: 408a 3734865i bk7: 400a 3734768i bk8: 432a 3734157i bk9: 452a 3733777i bk10: 428a 3734111i bk11: 432a 3734111i bk12: 388a 3734534i bk13: 356a 3734285i bk14: 368a 3734991i bk15: 348a 3735014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0244059
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3731118 n_act=585 n_pre=569 n_req=1679 n_rd=5928 n_write=197 bw_util=0.003277
n_activity=30491 dram_eff=0.4018
bk0: 316a 3734685i bk1: 320a 3734611i bk2: 332a 3734687i bk3: 308a 3734770i bk4: 392a 3735289i bk5: 332a 3734966i bk6: 408a 3734747i bk7: 392a 3734691i bk8: 432a 3734996i bk9: 424a 3734705i bk10: 440a 3734357i bk11: 380a 3734369i bk12: 384a 3734762i bk13: 384a 3734419i bk14: 340a 3734975i bk15: 344a 3734954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0258124
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3731075 n_act=629 n_pre=613 n_req=1673 n_rd=5876 n_write=204 bw_util=0.003253
n_activity=31503 dram_eff=0.386
bk0: 328a 3735335i bk1: 308a 3735132i bk2: 308a 3735570i bk3: 308a 3734968i bk4: 348a 3735415i bk5: 384a 3734783i bk6: 408a 3734927i bk7: 412a 3734756i bk8: 388a 3734768i bk9: 416a 3734417i bk10: 424a 3734520i bk11: 396a 3734236i bk12: 376a 3734619i bk13: 408a 3734553i bk14: 328a 3735284i bk15: 336a 3735067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0196081
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3731248 n_act=585 n_pre=569 n_req=1642 n_rd=5804 n_write=191 bw_util=0.003207
n_activity=29903 dram_eff=0.401
bk0: 304a 3734750i bk1: 320a 3734426i bk2: 308a 3734475i bk3: 320a 3734102i bk4: 348a 3735057i bk5: 368a 3734700i bk6: 412a 3734830i bk7: 380a 3734937i bk8: 384a 3735311i bk9: 396a 3734758i bk10: 436a 3734566i bk11: 420a 3734601i bk12: 376a 3734726i bk13: 356a 3734747i bk14: 336a 3735044i bk15: 340a 3734562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0280907
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3738397 n_nop=3730892 n_act=653 n_pre=637 n_req=1697 n_rd=6024 n_write=191 bw_util=0.003325
n_activity=31705 dram_eff=0.3921
bk0: 324a 3734575i bk1: 328a 3734172i bk2: 340a 3734309i bk3: 320a 3734831i bk4: 380a 3734546i bk5: 368a 3734831i bk6: 404a 3734571i bk7: 424a 3734228i bk8: 432a 3734346i bk9: 404a 3734316i bk10: 428a 3734945i bk11: 428a 3734874i bk12: 360a 3734626i bk13: 372a 3734349i bk14: 368a 3734362i bk15: 344a 3734813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0228948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3338
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.1119
	minimum = 6
	maximum = 588
Network latency average = 37.7881
	minimum = 6
	maximum = 416
Slowest packet = 860890
Flit latency average = 47.0823
	minimum = 6
	maximum = 415
Slowest flit = 1431644
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539985
	minimum = 0.00421863 (at node 4)
	maximum = 0.0319034 (at node 44)
Accepted packet rate average = 0.00539985
	minimum = 0.00421863 (at node 4)
	maximum = 0.0319034 (at node 44)
Injected flit rate average = 0.00809977
	minimum = 0.00606428 (at node 46)
	maximum = 0.0331162 (at node 44)
Accepted flit rate average= 0.00809977
	minimum = 0.00506236 (at node 4)
	maximum = 0.0625939 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.3823 (12 samples)
	minimum = 6 (12 samples)
	maximum = 266.5 (12 samples)
Network latency average = 19.1286 (12 samples)
	minimum = 6 (12 samples)
	maximum = 202.083 (12 samples)
Flit latency average = 20.7154 (12 samples)
	minimum = 6 (12 samples)
	maximum = 201.25 (12 samples)
Fragmentation average = 0.0034223 (12 samples)
	minimum = 0 (12 samples)
	maximum = 34.6667 (12 samples)
Injected packet rate average = 0.0156564 (12 samples)
	minimum = 0.011521 (12 samples)
	maximum = 0.048675 (12 samples)
Accepted packet rate average = 0.0156564 (12 samples)
	minimum = 0.011521 (12 samples)
	maximum = 0.048675 (12 samples)
Injected flit rate average = 0.0239995 (12 samples)
	minimum = 0.0147975 (12 samples)
	maximum = 0.0633324 (12 samples)
Accepted flit rate average = 0.0239995 (12 samples)
	minimum = 0.0175724 (12 samples)
	maximum = 0.0891499 (12 samples)
Injected packet size average = 1.53289 (12 samples)
Accepted packet size average = 1.53289 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 55 sec (4915 sec)
gpgpu_simulation_rate = 3337 (inst/sec)
gpgpu_simulation_rate = 957 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 235300
gpu_sim_insn = 4962251
gpu_ipc =      21.0890
gpu_tot_sim_cycle = 5169523
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       4.1327
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 600578
gpu_stall_icnt2sh    = 1972645
partiton_reqs_in_parallel = 4726110
partiton_reqs_in_parallel_total    = 44142622
partiton_level_parallism =      20.0855
partiton_level_parallism_total  =       9.4532
partiton_reqs_in_parallel_util = 4726110
partiton_reqs_in_parallel_util_total    = 44142622
gpu_sim_cycle_parition_util = 234987
gpu_tot_sim_cycle_parition_util    = 2013282
partiton_level_parallism_util =      20.1122
partiton_level_parallism_util_total  =      21.7362
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     210.9490 GB/Sec
L2_BW_total  =      17.6570 GB/Sec
gpu_total_sim_rate=3814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966773
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1355, 1454, 1637, 1619, 1233, 1595, 1451, 1585, 1548, 1365, 1727, 1479, 1702, 1547, 1608, 1608, 804, 1153, 1094, 974, 839, 1014, 1180, 923, 1123, 1402, 1169, 1097, 1095, 1200, 978, 1209, 1088, 1195, 870, 1140, 904, 895, 1240, 999, 1349, 1221, 898, 970, 1620, 1070, 842, 882, 1043, 921, 1042, 1138, 1089, 1191, 831, 1019, 894, 888, 910, 1082, 987, 948, 1419, 792, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2583400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2556247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 22267
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3067104	W0_Idle:60447154	W0_Scoreboard:45884088	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 988 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 5168492 
mrq_lat_table:16004 	282 	368 	1399 	734 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	754967 	179182 	4925 	3920 	1443 	936 	3278 	6780 	5038 	1729 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	271029 	45130 	274233 	160359 	75619 	102827 	8896 	2958 	2281 	1279 	947 	3320 	6762 	4987 	1729 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	203393 	171599 	279807 	27471 	3165 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	235756 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2195 	114 	64 	56 	56 	138 	157 	121 	64 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        11        11        12        12        12        10        14        16        16 
dram[3]:        16        16        16        16        13        11        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12        10        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         8        14        11        10        16        16        16 
dram[7]:        17        16        15        14        12        16        11        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17        10        14        10        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10        11        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.255814  2.204545  2.302325  2.152174  2.844445  3.878788  2.464286  2.225806  2.360656  2.618182  2.526316  2.440678  2.481482  2.714286  2.553191  3.000000 
dram[1]:  2.694444  2.461539  1.849057  2.450000  2.931818  2.909091  2.800000  2.603774  2.735849  2.400000  2.149254  2.666667  2.557692  2.812500  2.448980  2.181818 
dram[2]:  2.181818  2.181818  2.106383  2.041667  2.909091  2.976744  2.438596  2.413793  2.959184  2.589286  2.571429  2.360656  2.680000  2.680000  2.469388  2.553191 
dram[3]:  2.461539  2.400000  2.200000  2.227273  2.723404  2.388889  2.438596  2.895833  2.500000  2.164179  2.400000  2.769231  3.022727  2.891304  1.935484  2.666667 
dram[4]:  2.526316  2.285714  2.085106  2.085106  3.047619  2.388889  2.190476  2.396552  2.571429  2.654546  2.880000  2.666667  2.869565  2.808511  3.025000  2.711111 
dram[5]:  2.133333  2.232558  2.041667  2.227273  2.687500  2.782609  2.725490  2.241935  2.666667  2.698113  2.482759  2.482759  2.357143  2.400000  2.750000  2.283019 
dram[6]:  2.285714  2.461539  2.302325  2.040816  3.225000  3.657143  2.760000  2.653846  2.526316  2.338710  2.769231  2.823529  2.538461  2.400000  2.813953  2.574468 
dram[7]:  2.621622  2.666667  2.127660  1.724138  3.097561  2.765957  2.957447  2.816327  3.340909  3.200000  2.636364  2.788461  2.829787  2.357143  2.163636  3.105263 
dram[8]:  2.461539  2.000000  2.083333  1.960784  3.047619  2.388889  2.725490  2.877551  2.618182  2.517241  2.440678  2.807692  2.692308  2.400000  2.448980  2.458333 
dram[9]:  2.232558  2.594594  2.222222  2.061224  2.782609  2.723404  2.500000  2.500000  2.769231  2.618182  3.063830  3.000000  2.933333  2.770833  2.479167  2.565217 
dram[10]:  2.365854  2.086957  1.923077  2.325581  2.285714  2.723404  2.438596  2.171875  2.416667  2.769231  2.880000  2.769231  2.660000  2.847826  2.644444  2.479167 
average row locality = 22095/8714 = 2.535575
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      58575     53771     40021     42685     41085     50228     31814     45717     40339     48505     28931     32837     38983     34028     48804     54861
dram[1]:      56911     57255     37647     41155     50593     48117     48295     45702     40449     48058     34067     32566     34240     30739     46489     51739
dram[2]:      56507     63468     37841     41383     48778     46689     41306     34763     44295     43203     37807     37947     33754     41534     61484     57419
dram[3]:      58963     54349     41292     37347     51757     44794     43687     41560     36698     44999     33509     32324     37414     43785     52926     51562
dram[4]:      54209     51303     39196     40863     39686     44011     34515     45529     44618     35177     29694     34561     39796     37716     59488     47152
dram[5]:      53279     48543     46241     41931     45896     43538     38989     33587     35918     47105     33257     42623     33305     40357     46205     54343
dram[6]:      54518     57494     43432     39044     45075     50919     37620     36457     37121     54421     30956     33704     34917     33787     52875     52240
dram[7]:      51883     53343     43040     43610     50184     44348     39462     40253     45634     44129     35792     32042     36227     35622     57373     63167
dram[8]:      50626     52191     40476     42769     52242     49393     50368     41807     38936     44161     47855     25849     38045     38027     58901     54338
dram[9]:      56256     50491     36336     35077     45456     47163     34352     40800     43102     38402     31379     36600     34219     40311     50730     51981
dram[10]:      48696     47628     45196     40270     47781     46954     35863     41652     45043     41707     33800     34664     38231     29282     51235     53720
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     87169    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166284 n_act=795 n_pre=779 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003571
n_activity=40774 dram_eff=0.3657
bk0: 388a 4171078i bk1: 384a 4170874i bk2: 388a 4171484i bk3: 388a 4171431i bk4: 448a 4171384i bk5: 448a 4171510i bk6: 488a 4170764i bk7: 488a 4170972i bk8: 512a 4170556i bk9: 512a 4170813i bk10: 512a 4170938i bk11: 512a 4170722i bk12: 468a 4171118i bk13: 464a 4171147i bk14: 432a 4171341i bk15: 432a 4171085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0222084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166281 n_act=797 n_pre=781 n_req=2009 n_rd=7260 n_write=194 bw_util=0.003571
n_activity=40943 dram_eff=0.3641
bk0: 384a 4171116i bk1: 384a 4171063i bk2: 388a 4171754i bk3: 388a 4171173i bk4: 448a 4171495i bk5: 448a 4171615i bk6: 488a 4171037i bk7: 488a 4171209i bk8: 512a 4171307i bk9: 512a 4170869i bk10: 512a 4171173i bk11: 512a 4170903i bk12: 468a 4170828i bk13: 468a 4170780i bk14: 428a 4170652i bk15: 432a 4170760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0223083
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166264 n_act=803 n_pre=787 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003573
n_activity=40336 dram_eff=0.3698
bk0: 384a 4171077i bk1: 384a 4170720i bk2: 388a 4170880i bk3: 388a 4170803i bk4: 448a 4170918i bk5: 448a 4170920i bk6: 488a 4170596i bk7: 488a 4170976i bk8: 512a 4171169i bk9: 512a 4170706i bk10: 512a 4170640i bk11: 512a 4170440i bk12: 468a 4170704i bk13: 468a 4170971i bk14: 432a 4171021i bk15: 432a 4170597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0285286
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166257 n_act=808 n_pre=792 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003571
n_activity=40512 dram_eff=0.3681
bk0: 384a 4171742i bk1: 384a 4171643i bk2: 388a 4171511i bk3: 388a 4171343i bk4: 448a 4172069i bk5: 448a 4171336i bk6: 488a 4171437i bk7: 488a 4171826i bk8: 512a 4171287i bk9: 512a 4170998i bk10: 512a 4171355i bk11: 512a 4170731i bk12: 468a 4171200i bk13: 468a 4170922i bk14: 432a 4170889i bk15: 432a 4171214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0163775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166309 n_act=784 n_pre=768 n_req=2007 n_rd=7260 n_write=192 bw_util=0.00357
n_activity=40853 dram_eff=0.3648
bk0: 384a 4171024i bk1: 384a 4170917i bk2: 388a 4171177i bk3: 388a 4171268i bk4: 448a 4171713i bk5: 448a 4171550i bk6: 488a 4170974i bk7: 488a 4170968i bk8: 512a 4171234i bk9: 512a 4171048i bk10: 512a 4171214i bk11: 508a 4170535i bk12: 464a 4171421i bk13: 464a 4171366i bk14: 436a 4171306i bk15: 436a 4170941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.025999
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166244 n_act=818 n_pre=802 n_req=2004 n_rd=7260 n_write=189 bw_util=0.003568
n_activity=40569 dram_eff=0.3672
bk0: 384a 4171555i bk1: 384a 4171179i bk2: 388a 4172061i bk3: 388a 4171883i bk4: 448a 4171450i bk5: 448a 4171625i bk6: 488a 4171288i bk7: 488a 4171881i bk8: 512a 4170921i bk9: 508a 4171286i bk10: 512a 4170956i bk11: 512a 4170937i bk12: 464a 4171670i bk13: 464a 4171351i bk14: 436a 4171323i bk15: 436a 4171044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0155801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166330 n_act=769 n_pre=753 n_req=2007 n_rd=7272 n_write=189 bw_util=0.003574
n_activity=39731 dram_eff=0.3756
bk0: 384a 4171396i bk1: 384a 4171218i bk2: 392a 4171746i bk3: 392a 4171252i bk4: 448a 4172246i bk5: 448a 4171706i bk6: 488a 4171456i bk7: 488a 4171343i bk8: 512a 4170640i bk9: 512a 4170360i bk10: 512a 4170586i bk11: 512a 4170537i bk12: 464a 4171084i bk13: 464a 4170702i bk14: 436a 4171515i bk15: 436a 4171422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0219028
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166372 n_act=754 n_pre=738 n_req=2010 n_rd=7252 n_write=197 bw_util=0.003568
n_activity=39852 dram_eff=0.3738
bk0: 384a 4171304i bk1: 384a 4171198i bk2: 392a 4171185i bk3: 392a 4171126i bk4: 444a 4171858i bk5: 448a 4171348i bk6: 488a 4171253i bk7: 488a 4171163i bk8: 512a 4171588i bk9: 512a 4171252i bk10: 512a 4170853i bk11: 512a 4170641i bk12: 464a 4171333i bk13: 464a 4170898i bk14: 428a 4171298i bk15: 428a 4171478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0232028
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166245 n_act=810 n_pre=794 n_req=2019 n_rd=7260 n_write=204 bw_util=0.003575
n_activity=41634 dram_eff=0.3586
bk0: 384a 4171969i bk1: 384a 4171642i bk2: 392a 4171930i bk3: 392a 4171411i bk4: 448a 4171967i bk5: 448a 4171438i bk6: 488a 4171475i bk7: 488a 4171333i bk8: 512a 4171110i bk9: 512a 4170724i bk10: 512a 4170910i bk11: 512a 4170549i bk12: 468a 4171075i bk13: 464a 4171165i bk14: 428a 4171644i bk15: 428a 4171439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.017604
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166338 n_act=768 n_pre=752 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003571
n_activity=39926 dram_eff=0.3734
bk0: 384a 4171193i bk1: 384a 4171009i bk2: 392a 4170884i bk3: 392a 4170565i bk4: 448a 4171444i bk5: 448a 4171215i bk6: 492a 4171417i bk7: 492a 4171227i bk8: 512a 4171631i bk9: 512a 4171188i bk10: 512a 4171102i bk11: 512a 4171057i bk12: 464a 4171199i bk13: 464a 4171145i bk14: 428a 4171502i bk15: 428a 4170960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0251823
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4175313 n_nop=4166260 n_act=809 n_pre=793 n_req=2006 n_rd=7260 n_write=191 bw_util=0.003569
n_activity=40610 dram_eff=0.367
bk0: 384a 4171246i bk1: 384a 4170750i bk2: 392a 4170929i bk3: 392a 4171409i bk4: 448a 4171108i bk5: 448a 4171326i bk6: 492a 4171021i bk7: 492a 4170763i bk8: 512a 4170869i bk9: 512a 4170716i bk10: 512a 4171455i bk11: 512a 4171358i bk12: 464a 4171065i bk13: 460a 4170824i bk14: 428a 4170935i bk15: 428a 4171296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0205177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3441
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.1852
	minimum = 6
	maximum = 916
Network latency average = 35.6432
	minimum = 6
	maximum = 735
Slowest packet = 889377
Flit latency average = 29.1172
	minimum = 6
	maximum = 735
Slowest flit = 1476493
Fragmentation average = 0.0581359
	minimum = 0
	maximum = 487
Injected packet rate average = 0.0445117
	minimum = 0.0330877 (at node 23)
	maximum = 0.0519339 (at node 40)
Accepted packet rate average = 0.0445117
	minimum = 0.0330877 (at node 23)
	maximum = 0.0519339 (at node 40)
Injected flit rate average = 0.0792455
	minimum = 0.041035 (at node 23)
	maximum = 0.119771 (at node 40)
Accepted flit rate average= 0.0792455
	minimum = 0.0614112 (at node 46)
	maximum = 0.105884 (at node 9)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.9056 (13 samples)
	minimum = 6 (13 samples)
	maximum = 316.462 (13 samples)
Network latency average = 20.3989 (13 samples)
	minimum = 6 (13 samples)
	maximum = 243.077 (13 samples)
Flit latency average = 21.3617 (13 samples)
	minimum = 6 (13 samples)
	maximum = 242.308 (13 samples)
Fragmentation average = 0.00763104 (13 samples)
	minimum = 0 (13 samples)
	maximum = 69.4615 (13 samples)
Injected packet rate average = 0.017876 (13 samples)
	minimum = 0.01318 (13 samples)
	maximum = 0.0489257 (13 samples)
Accepted packet rate average = 0.017876 (13 samples)
	minimum = 0.01318 (13 samples)
	maximum = 0.0489257 (13 samples)
Injected flit rate average = 0.0282492 (13 samples)
	minimum = 0.0168158 (13 samples)
	maximum = 0.0676738 (13 samples)
Accepted flit rate average = 0.0282492 (13 samples)
	minimum = 0.0209446 (13 samples)
	maximum = 0.0904372 (13 samples)
Injected packet size average = 1.58028 (13 samples)
Accepted packet size average = 1.58028 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 21 sec (5601 sec)
gpgpu_simulation_rate = 3814 (inst/sec)
gpgpu_simulation_rate = 922 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 37913
gpu_sim_insn = 1323702
gpu_ipc =      34.9142
gpu_tot_sim_cycle = 5429586
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.1785
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 600578
gpu_stall_icnt2sh    = 1972645
partiton_reqs_in_parallel = 834086
partiton_reqs_in_parallel_total    = 48868732
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.1541
partiton_reqs_in_parallel_util = 834086
partiton_reqs_in_parallel_util_total    = 48868732
gpu_sim_cycle_parition_util = 37913
gpu_tot_sim_cycle_parition_util    = 2248269
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7405
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      25.6004 GB/Sec
L2_BW_total  =      16.9901 GB/Sec
gpu_total_sim_rate=3984

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997493
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1427, 1526, 1709, 1691, 1305, 1667, 1523, 1657, 1620, 1437, 1799, 1551, 1774, 1619, 1680, 1680, 840, 1189, 1130, 1010, 875, 1050, 1216, 959, 1159, 1438, 1205, 1133, 1131, 1236, 1014, 1245, 1124, 1231, 906, 1176, 940, 931, 1276, 1035, 1385, 1257, 934, 1006, 1656, 1106, 878, 918, 1079, 957, 1078, 1174, 1125, 1227, 867, 1055, 930, 924, 946, 1118, 1023, 984, 1455, 828, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2652687
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2625352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 22449
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3168844	W0_Idle:62387183	W0_Scoreboard:45900717	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1015 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 5429585 
mrq_lat_table:16004 	282 	368 	1399 	734 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	762179 	180418 	4960 	3951 	1532 	1165 	3669 	7633 	5202 	1729 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	272923 	45294 	274517 	161476 	79138 	104291 	8906 	2997 	2306 	1376 	1166 	3721 	7622 	5134 	1729 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	205207 	171827 	279813 	27471 	3165 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	243948 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2202 	116 	64 	56 	56 	140 	161 	129 	64 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        11        11        12        12        12        10        14        16        16 
dram[3]:        16        16        16        16        13        11        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12        10        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         8        14        11        10        16        16        16 
dram[7]:        17        16        15        14        12        16        11        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17        10        14        10        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10        11        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.255814  2.204545  2.302325  2.152174  2.844445  3.878788  2.464286  2.225806  2.360656  2.618182  2.526316  2.440678  2.481482  2.714286  2.553191  3.000000 
dram[1]:  2.694444  2.461539  1.849057  2.450000  2.931818  2.909091  2.800000  2.603774  2.735849  2.400000  2.149254  2.666667  2.557692  2.812500  2.448980  2.181818 
dram[2]:  2.181818  2.181818  2.106383  2.041667  2.909091  2.976744  2.438596  2.413793  2.959184  2.589286  2.571429  2.360656  2.680000  2.680000  2.469388  2.553191 
dram[3]:  2.461539  2.400000  2.200000  2.227273  2.723404  2.388889  2.438596  2.895833  2.500000  2.164179  2.400000  2.769231  3.022727  2.891304  1.935484  2.666667 
dram[4]:  2.526316  2.285714  2.085106  2.085106  3.047619  2.388889  2.190476  2.396552  2.571429  2.654546  2.880000  2.666667  2.869565  2.808511  3.025000  2.711111 
dram[5]:  2.133333  2.232558  2.041667  2.227273  2.687500  2.782609  2.725490  2.241935  2.666667  2.698113  2.482759  2.482759  2.357143  2.400000  2.750000  2.283019 
dram[6]:  2.285714  2.461539  2.302325  2.040816  3.225000  3.657143  2.760000  2.653846  2.526316  2.338710  2.769231  2.823529  2.538461  2.400000  2.813953  2.574468 
dram[7]:  2.621622  2.666667  2.127660  1.724138  3.097561  2.765957  2.957447  2.816327  3.340909  3.200000  2.636364  2.788461  2.829787  2.357143  2.163636  3.105263 
dram[8]:  2.461539  2.000000  2.083333  1.960784  3.047619  2.388889  2.725490  2.877551  2.618182  2.517241  2.440678  2.807692  2.692308  2.400000  2.448980  2.458333 
dram[9]:  2.232558  2.594594  2.222222  2.061224  2.782609  2.723404  2.500000  2.500000  2.769231  2.618182  3.063830  3.000000  2.933333  2.770833  2.479167  2.565217 
dram[10]:  2.365854  2.086957  1.923077  2.325581  2.285714  2.723404  2.438596  2.171875  2.416667  2.769231  2.880000  2.769231  2.660000  2.847826  2.644444  2.479167 
average row locality = 22095/8714 = 2.535575
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      64519     59718     40247     42913     41204     50355     31847     45752     40339     48505     28931     32837     38983     34028     57050     63022
dram[1]:      62842     63236     37880     41387     50710     48225     48327     45733     40449     48058     34067     32566     34240     30739     54511     59733
dram[2]:      62519     69446     38069     41616     48886     46798     41337     34795     44295     43203     37807     37947     33754     41534     69598     65519
dram[3]:      64949     60293     41522     37580     51870     44903     43718     41592     36698     44999     33509     32324     37414     43785     60729     59233
dram[4]:      58943     56036     39430     41096     39793     44117     34549     45561     44618     35177     29694     34561     39796     37716     67561     55058
dram[5]:      58351     53602     46501     42171     46009     43646     39020     33618     35918     47105     33257     42623     33305     40357     54132     62204
dram[6]:      59567     62545     43654     39268     45182     51026     37653     36489     37121     54421     30956     33704     34917     33787     61221     60509
dram[7]:      56899     58419     43259     43832     50296     44458     39492     40288     45634     44129     35792     32042     36227     35622     66175     71933
dram[8]:      55728     57288     40727     43015     52379     49523     50406     41841     38936     44161     47855     25849     41535     38027     68091     63588
dram[9]:      61358     55580     36558     35293     45571     47266     34379     40827     43102     38402     31379     36600     34219     40311     59817     61043
dram[10]:      53658     52600     45413     40486     47886     47064     35888     41679     45043     41707     33800     34664     38231     29282     60418     62794
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     87169    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236682 n_act=795 n_pre=779 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003512
n_activity=40774 dram_eff=0.3657
bk0: 388a 4241476i bk1: 384a 4241272i bk2: 388a 4241882i bk3: 388a 4241829i bk4: 448a 4241782i bk5: 448a 4241908i bk6: 488a 4241162i bk7: 488a 4241370i bk8: 512a 4240954i bk9: 512a 4241211i bk10: 512a 4241336i bk11: 512a 4241120i bk12: 468a 4241516i bk13: 464a 4241545i bk14: 432a 4241739i bk15: 432a 4241483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0218402
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236679 n_act=797 n_pre=781 n_req=2009 n_rd=7260 n_write=194 bw_util=0.003511
n_activity=40943 dram_eff=0.3641
bk0: 384a 4241514i bk1: 384a 4241461i bk2: 388a 4242152i bk3: 388a 4241571i bk4: 448a 4241893i bk5: 448a 4242013i bk6: 488a 4241435i bk7: 488a 4241607i bk8: 512a 4241705i bk9: 512a 4241267i bk10: 512a 4241571i bk11: 512a 4241301i bk12: 468a 4241226i bk13: 468a 4241178i bk14: 428a 4241050i bk15: 432a 4241158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0219384
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236662 n_act=803 n_pre=787 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003514
n_activity=40336 dram_eff=0.3698
bk0: 384a 4241475i bk1: 384a 4241118i bk2: 388a 4241278i bk3: 388a 4241201i bk4: 448a 4241316i bk5: 448a 4241318i bk6: 488a 4240994i bk7: 488a 4241374i bk8: 512a 4241567i bk9: 512a 4241104i bk10: 512a 4241038i bk11: 512a 4240838i bk12: 468a 4241102i bk13: 468a 4241369i bk14: 432a 4241419i bk15: 432a 4240995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0280556
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236655 n_act=808 n_pre=792 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003512
n_activity=40512 dram_eff=0.3681
bk0: 384a 4242140i bk1: 384a 4242041i bk2: 388a 4241909i bk3: 388a 4241741i bk4: 448a 4242467i bk5: 448a 4241734i bk6: 488a 4241835i bk7: 488a 4242224i bk8: 512a 4241685i bk9: 512a 4241396i bk10: 512a 4241753i bk11: 512a 4241129i bk12: 468a 4241598i bk13: 468a 4241320i bk14: 432a 4241287i bk15: 432a 4241612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0161059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236707 n_act=784 n_pre=768 n_req=2007 n_rd=7260 n_write=192 bw_util=0.00351
n_activity=40853 dram_eff=0.3648
bk0: 384a 4241422i bk1: 384a 4241315i bk2: 388a 4241575i bk3: 388a 4241666i bk4: 448a 4242111i bk5: 448a 4241948i bk6: 488a 4241372i bk7: 488a 4241366i bk8: 512a 4241632i bk9: 512a 4241446i bk10: 512a 4241612i bk11: 508a 4240933i bk12: 464a 4241819i bk13: 464a 4241764i bk14: 436a 4241704i bk15: 436a 4241339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0255679
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236642 n_act=818 n_pre=802 n_req=2004 n_rd=7260 n_write=189 bw_util=0.003509
n_activity=40569 dram_eff=0.3672
bk0: 384a 4241953i bk1: 384a 4241577i bk2: 388a 4242459i bk3: 388a 4242281i bk4: 448a 4241848i bk5: 448a 4242023i bk6: 488a 4241686i bk7: 488a 4242279i bk8: 512a 4241319i bk9: 508a 4241684i bk10: 512a 4241354i bk11: 512a 4241335i bk12: 464a 4242068i bk13: 464a 4241749i bk14: 436a 4241721i bk15: 436a 4241442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0153218
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236728 n_act=769 n_pre=753 n_req=2007 n_rd=7272 n_write=189 bw_util=0.003515
n_activity=39731 dram_eff=0.3756
bk0: 384a 4241794i bk1: 384a 4241616i bk2: 392a 4242144i bk3: 392a 4241650i bk4: 448a 4242644i bk5: 448a 4242104i bk6: 488a 4241854i bk7: 488a 4241741i bk8: 512a 4241038i bk9: 512a 4240758i bk10: 512a 4240984i bk11: 512a 4240935i bk12: 464a 4241482i bk13: 464a 4241100i bk14: 436a 4241913i bk15: 436a 4241820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0215396
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236770 n_act=754 n_pre=738 n_req=2010 n_rd=7252 n_write=197 bw_util=0.003509
n_activity=39852 dram_eff=0.3738
bk0: 384a 4241702i bk1: 384a 4241596i bk2: 392a 4241583i bk3: 392a 4241524i bk4: 444a 4242256i bk5: 448a 4241746i bk6: 488a 4241651i bk7: 488a 4241561i bk8: 512a 4241986i bk9: 512a 4241650i bk10: 512a 4241251i bk11: 512a 4241039i bk12: 464a 4241731i bk13: 464a 4241296i bk14: 428a 4241696i bk15: 428a 4241876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0228181
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236643 n_act=810 n_pre=794 n_req=2019 n_rd=7260 n_write=204 bw_util=0.003516
n_activity=41634 dram_eff=0.3586
bk0: 384a 4242367i bk1: 384a 4242040i bk2: 392a 4242328i bk3: 392a 4241809i bk4: 448a 4242365i bk5: 448a 4241836i bk6: 488a 4241873i bk7: 488a 4241731i bk8: 512a 4241508i bk9: 512a 4241122i bk10: 512a 4241308i bk11: 512a 4240947i bk12: 468a 4241473i bk13: 464a 4241563i bk14: 428a 4242042i bk15: 428a 4241837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0173121
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236736 n_act=768 n_pre=752 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003512
n_activity=39926 dram_eff=0.3734
bk0: 384a 4241591i bk1: 384a 4241407i bk2: 392a 4241282i bk3: 392a 4240963i bk4: 448a 4241842i bk5: 448a 4241613i bk6: 492a 4241815i bk7: 492a 4241625i bk8: 512a 4242029i bk9: 512a 4241586i bk10: 512a 4241500i bk11: 512a 4241455i bk12: 464a 4241597i bk13: 464a 4241543i bk14: 428a 4241900i bk15: 428a 4241358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0247648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4245711 n_nop=4236658 n_act=809 n_pre=793 n_req=2006 n_rd=7260 n_write=191 bw_util=0.00351
n_activity=40610 dram_eff=0.367
bk0: 384a 4241644i bk1: 384a 4241148i bk2: 392a 4241327i bk3: 392a 4241807i bk4: 448a 4241506i bk5: 448a 4241724i bk6: 492a 4241419i bk7: 492a 4241161i bk8: 512a 4241267i bk9: 512a 4241114i bk10: 512a 4241853i bk11: 512a 4241756i bk12: 464a 4241463i bk13: 460a 4241222i bk14: 428a 4241333i bk15: 428a 4241694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0201775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3441
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.7176
	minimum = 6
	maximum = 588
Network latency average = 37.6307
	minimum = 6
	maximum = 364
Slowest packet = 1928743
Flit latency average = 46.8411
	minimum = 6
	maximum = 363
Slowest flit = 3325584
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00540198
	minimum = 0.0042203 (at node 8)
	maximum = 0.031916 (at node 44)
Accepted packet rate average = 0.00540198
	minimum = 0.0042203 (at node 8)
	maximum = 0.031916 (at node 44)
Injected flit rate average = 0.00810298
	minimum = 0.00606668 (at node 46)
	maximum = 0.0331294 (at node 44)
Accepted flit rate average= 0.00810298
	minimum = 0.00506436 (at node 8)
	maximum = 0.0626187 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4636 (14 samples)
	minimum = 6 (14 samples)
	maximum = 335.857 (14 samples)
Network latency average = 21.6298 (14 samples)
	minimum = 6 (14 samples)
	maximum = 251.714 (14 samples)
Flit latency average = 23.1817 (14 samples)
	minimum = 6 (14 samples)
	maximum = 250.929 (14 samples)
Fragmentation average = 0.00708597 (14 samples)
	minimum = 0 (14 samples)
	maximum = 64.5 (14 samples)
Injected packet rate average = 0.016985 (14 samples)
	minimum = 0.01254 (14 samples)
	maximum = 0.0477107 (14 samples)
Accepted packet rate average = 0.016985 (14 samples)
	minimum = 0.01254 (14 samples)
	maximum = 0.0477107 (14 samples)
Injected flit rate average = 0.0268101 (14 samples)
	minimum = 0.016048 (14 samples)
	maximum = 0.0652063 (14 samples)
Accepted flit rate average = 0.0268101 (14 samples)
	minimum = 0.0198103 (14 samples)
	maximum = 0.0884502 (14 samples)
Injected packet size average = 1.57846 (14 samples)
Accepted packet size average = 1.57846 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 54 sec (5694 sec)
gpgpu_simulation_rate = 3984 (inst/sec)
gpgpu_simulation_rate = 953 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 210985
gpu_sim_insn = 2978170
gpu_ipc =      14.1156
gpu_tot_sim_cycle = 5867793
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       4.3740
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 787867
gpu_stall_icnt2sh    = 2483798
partiton_reqs_in_parallel = 4454381
partiton_reqs_in_parallel_total    = 49702818
partiton_level_parallism =      21.1123
partiton_level_parallism_total  =       9.2296
partiton_reqs_in_parallel_util = 4454381
partiton_reqs_in_parallel_util_total    = 49702818
gpu_sim_cycle_parition_util = 210326
gpu_tot_sim_cycle_parition_util    = 2286182
partiton_level_parallism_util =      21.1785
partiton_level_parallism_util_total  =      21.6932
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      87.2299 GB/Sec
L2_BW_total  =      18.8577 GB/Sec
gpu_total_sim_rate=4157

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184233
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1624, 1719, 1902, 1941, 1528, 1804, 1716, 1860, 1849, 1589, 1992, 1708, 1948, 1796, 1858, 1887, 988, 1363, 1297, 1187, 1088, 1243, 1398, 1096, 1336, 1599, 1387, 1357, 1339, 1441, 1296, 1454, 1310, 1420, 1098, 1380, 1137, 1093, 1484, 1203, 1532, 1465, 1107, 1235, 1808, 1299, 1093, 1102, 1267, 1161, 1301, 1323, 1334, 1375, 1071, 1249, 1107, 1168, 1128, 1226, 1226, 1187, 1628, 965, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3219496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3178547
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3550194	W0_Idle:66720776	W0_Scoreboard:50486949	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1026 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 5867310 
mrq_lat_table:16010 	282 	368 	1399 	734 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	881271 	243428 	6531 	6402 	2537 	2342 	7155 	8512 	6121 	2309 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	322292 	47675 	314772 	201181 	99363 	128943 	15207 	4411 	4325 	2239 	2379 	7139 	8485 	6046 	2309 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242238 	225726 	367437 	36328 	3566 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	250306 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2484 	127 	93 	63 	59 	155 	187 	157 	65 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        11        11        12        12        12        10        14        16        16 
dram[3]:        16        16        16        16        13        11        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12        10        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         8        14        11        10        16        16        16 
dram[7]:        17        16        15        14        12        16        11        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17        10        14        10        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10        11        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.255814  2.204545  2.302325  2.152174  2.844445  3.878788  2.464286  2.225806  2.360656  2.618182  2.526316  2.440678  2.481482  2.680000  2.553191  3.000000 
dram[1]:  2.694444  2.461539  1.849057  2.450000  2.931818  2.909091  2.800000  2.603774  2.735849  2.400000  2.149254  2.666667  2.557692  2.812500  2.420000  2.181818 
dram[2]:  2.181818  2.181818  2.106383  2.041667  2.909091  2.976744  2.438596  2.413793  2.959184  2.589286  2.571429  2.360656  2.680000  2.680000  2.469388  2.553191 
dram[3]:  2.461539  2.400000  2.200000  2.227273  2.723404  2.388889  2.438596  2.895833  2.500000  2.164179  2.400000  2.769231  3.022727  2.891304  1.935484  2.666667 
dram[4]:  2.526316  2.285714  2.085106  2.085106  3.047619  2.388889  2.190476  2.396552  2.571429  2.654546  2.880000  2.636364  2.869565  2.808511  3.025000  2.711111 
dram[5]:  2.133333  2.232558  2.041667  2.227273  2.687500  2.782609  2.725490  2.241935  2.666667  2.666667  2.482759  2.482759  2.357143  2.400000  2.750000  2.283019 
dram[6]:  2.285714  2.461539  2.302325  2.040816  3.225000  3.657143  2.760000  2.653846  2.526316  2.338710  2.769231  2.823529  2.538461  2.400000  2.813953  2.574468 
dram[7]:  2.621622  2.666667  2.127660  1.724138  3.047619  2.765957  2.957447  2.816327  3.340909  3.200000  2.636364  2.788461  2.829787  2.357143  2.163636  3.105263 
dram[8]:  2.461539  2.000000  2.083333  1.960784  3.047619  2.388889  2.725490  2.877551  2.618182  2.517241  2.440678  2.807692  2.692308  2.400000  2.448980  2.458333 
dram[9]:  2.232558  2.594594  2.222222  2.061224  2.782609  2.723404  2.500000  2.500000  2.769231  2.618182  3.063830  3.000000  2.933333  2.770833  2.479167  2.565217 
dram[10]:  2.365854  2.086957  1.923077  2.325581  2.285714  2.723404  2.438596  2.171875  2.416667  2.769231  2.880000  2.769231  2.660000  2.808511  2.644444  2.479167 
average row locality = 22101/8720 = 2.534518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      74583     70339     48080     50158     55150     61825     40924     56067     50539     57711     38503     43615     48560     42598     62681     70148
dram[1]:      75595     74277     45753     48677     62848     60949     57392     54987     50376     58108     43559     43248     42174     39896     59675     65770
dram[2]:      75401     83207     45258     48736     59843     58680     50650     43031     54295     53844     49171     47262     42526     49061     76443     70595
dram[3]:      76693     71033     47978     43451     63654     56910     52521     50260     46448     55116     44352     41977     44920     52256     67731     66081
dram[4]:      70719     67400     46743     48525     51767     56530     42766     54161     56143     45080     39628     44111     48569     46971     74751     62234
dram[5]:      70659     67078     54401     50588     59015     55014     47862     42299     45610     56741     43492     52836     43064     48748     59793     69432
dram[6]:      70688     73157     51768     47269     56865     64549     47220     45586     47865     64860     39606     42792     42608     43931     68669     67465
dram[7]:      65902     68869     50655     51298     62645     56213     48292     49127     56562     54491     46068     41497     45816     44186     73936     79448
dram[8]:      66334     68000     49067     52571     65373     62052     58822     49921     49170     53360     56870     36286     50344     47636     74635     71691
dram[9]:      72611     66673     45373     43536     58453     60374     42847     49357     53877     49075     42059     47217     43427     49032     67276     67840
dram[10]:      65190     62203     52645     48975     58935     60206     44206     50318     55345     52539     42991     45393     47767     38990     67103     68209
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     87169    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628443 n_act=796 n_pre=780 n_req=2008 n_rd=7268 n_write=191 bw_util=0.003217
n_activity=40826 dram_eff=0.3654
bk0: 388a 4633243i bk1: 384a 4633039i bk2: 388a 4633649i bk3: 388a 4633596i bk4: 448a 4633549i bk5: 448a 4633675i bk6: 488a 4632929i bk7: 488a 4633137i bk8: 512a 4632721i bk9: 512a 4632978i bk10: 512a 4633103i bk11: 512a 4632887i bk12: 468a 4633283i bk13: 468a 4633281i bk14: 432a 4633506i bk15: 432a 4633250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0199951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628440 n_act=798 n_pre=782 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003216
n_activity=40995 dram_eff=0.3638
bk0: 384a 4633280i bk1: 384a 4633228i bk2: 388a 4633919i bk3: 388a 4633338i bk4: 448a 4633660i bk5: 448a 4633780i bk6: 488a 4633202i bk7: 488a 4633374i bk8: 512a 4633472i bk9: 512a 4633034i bk10: 512a 4633338i bk11: 512a 4633068i bk12: 468a 4632993i bk13: 468a 4632946i bk14: 432a 4632786i bk15: 432a 4632924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0200851
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628429 n_act=803 n_pre=787 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003217
n_activity=40336 dram_eff=0.3698
bk0: 384a 4633242i bk1: 384a 4632885i bk2: 388a 4633045i bk3: 388a 4632968i bk4: 448a 4633083i bk5: 448a 4633085i bk6: 488a 4632761i bk7: 488a 4633141i bk8: 512a 4633334i bk9: 512a 4632871i bk10: 512a 4632805i bk11: 512a 4632605i bk12: 468a 4632869i bk13: 468a 4633136i bk14: 432a 4633186i bk15: 432a 4632762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0256855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628422 n_act=808 n_pre=792 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003216
n_activity=40512 dram_eff=0.3681
bk0: 384a 4633907i bk1: 384a 4633808i bk2: 388a 4633676i bk3: 388a 4633508i bk4: 448a 4634234i bk5: 448a 4633501i bk6: 488a 4633602i bk7: 488a 4633991i bk8: 512a 4633452i bk9: 512a 4633163i bk10: 512a 4633520i bk11: 512a 4632896i bk12: 468a 4633365i bk13: 468a 4633087i bk14: 432a 4633054i bk15: 432a 4633379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0147453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628468 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003216
n_activity=40905 dram_eff=0.3646
bk0: 384a 4633188i bk1: 384a 4633081i bk2: 388a 4633341i bk3: 388a 4633433i bk4: 448a 4633878i bk5: 448a 4633716i bk6: 488a 4633140i bk7: 488a 4633134i bk8: 512a 4633400i bk9: 512a 4633214i bk10: 512a 4633380i bk11: 512a 4632669i bk12: 464a 4633585i bk13: 464a 4633530i bk14: 436a 4633470i bk15: 436a 4633105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.023408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628403 n_act=819 n_pre=803 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003214
n_activity=40621 dram_eff=0.367
bk0: 384a 4633720i bk1: 384a 4633344i bk2: 388a 4634226i bk3: 388a 4634048i bk4: 448a 4633615i bk5: 448a 4633790i bk6: 488a 4633453i bk7: 488a 4634046i bk8: 512a 4633087i bk9: 512a 4633420i bk10: 512a 4633120i bk11: 512a 4633101i bk12: 464a 4633835i bk13: 464a 4633516i bk14: 436a 4633488i bk15: 436a 4633209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0140275
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628495 n_act=769 n_pre=753 n_req=2007 n_rd=7272 n_write=189 bw_util=0.003218
n_activity=39731 dram_eff=0.3756
bk0: 384a 4633561i bk1: 384a 4633383i bk2: 392a 4633911i bk3: 392a 4633417i bk4: 448a 4634411i bk5: 448a 4633871i bk6: 488a 4633621i bk7: 488a 4633508i bk8: 512a 4632805i bk9: 512a 4632525i bk10: 512a 4632751i bk11: 512a 4632702i bk12: 464a 4633249i bk13: 464a 4632867i bk14: 436a 4633680i bk15: 436a 4633587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.01972
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628531 n_act=755 n_pre=739 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003214
n_activity=39904 dram_eff=0.3735
bk0: 384a 4633470i bk1: 384a 4633364i bk2: 392a 4633351i bk3: 392a 4633292i bk4: 448a 4633992i bk5: 448a 4633512i bk6: 488a 4633417i bk7: 488a 4633327i bk8: 512a 4633752i bk9: 512a 4633416i bk10: 512a 4633017i bk11: 512a 4632805i bk12: 464a 4633497i bk13: 464a 4633064i bk14: 428a 4633464i bk15: 428a 4633644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0208905
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628410 n_act=810 n_pre=794 n_req=2019 n_rd=7260 n_write=204 bw_util=0.003219
n_activity=41634 dram_eff=0.3586
bk0: 384a 4634134i bk1: 384a 4633807i bk2: 392a 4634095i bk3: 392a 4633576i bk4: 448a 4634132i bk5: 448a 4633603i bk6: 488a 4633640i bk7: 488a 4633498i bk8: 512a 4633275i bk9: 512a 4632889i bk10: 512a 4633075i bk11: 512a 4632714i bk12: 468a 4633240i bk13: 464a 4633330i bk14: 428a 4633809i bk15: 428a 4633604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0158496
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628503 n_act=768 n_pre=752 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003215
n_activity=39926 dram_eff=0.3734
bk0: 384a 4633358i bk1: 384a 4633174i bk2: 392a 4633049i bk3: 392a 4632730i bk4: 448a 4633609i bk5: 448a 4633380i bk6: 492a 4633582i bk7: 492a 4633392i bk8: 512a 4633796i bk9: 512a 4633353i bk10: 512a 4633267i bk11: 512a 4633222i bk12: 464a 4633364i bk13: 464a 4633310i bk14: 428a 4633667i bk15: 428a 4633125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0226727
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4637478 n_nop=4628419 n_act=810 n_pre=794 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003215
n_activity=40662 dram_eff=0.3667
bk0: 384a 4633411i bk1: 384a 4632915i bk2: 392a 4633094i bk3: 392a 4633574i bk4: 448a 4633273i bk5: 448a 4633491i bk6: 492a 4633186i bk7: 492a 4632928i bk8: 512a 4633034i bk9: 512a 4632881i bk10: 512a 4633620i bk11: 512a 4633523i bk12: 464a 4633230i bk13: 464a 4632958i bk14: 428a 4633099i bk15: 428a 4633461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.018473

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3442
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.4991
	minimum = 6
	maximum = 760
Network latency average = 37.2568
	minimum = 6
	maximum = 722
Slowest packet = 1956296
Flit latency average = 28.7993
	minimum = 6
	maximum = 722
Slowest flit = 3567663
Fragmentation average = 0.011853
	minimum = 0
	maximum = 535
Injected packet rate average = 0.0184061
	minimum = 0.0134228 (at node 6)
	maximum = 0.0212836 (at node 42)
Accepted packet rate average = 0.0184061
	minimum = 0.0134228 (at node 6)
	maximum = 0.0212836 (at node 42)
Injected flit rate average = 0.0316704
	minimum = 0.013892 (at node 6)
	maximum = 0.0514518 (at node 38)
Accepted flit rate average= 0.0316704
	minimum = 0.0210206 (at node 35)
	maximum = 0.0462073 (at node 23)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.5993 (15 samples)
	minimum = 6 (15 samples)
	maximum = 364.133 (15 samples)
Network latency average = 22.6716 (15 samples)
	minimum = 6 (15 samples)
	maximum = 283.067 (15 samples)
Flit latency average = 23.5562 (15 samples)
	minimum = 6 (15 samples)
	maximum = 282.333 (15 samples)
Fragmentation average = 0.00740377 (15 samples)
	minimum = 0 (15 samples)
	maximum = 95.8667 (15 samples)
Injected packet rate average = 0.0170798 (15 samples)
	minimum = 0.0125989 (15 samples)
	maximum = 0.0459489 (15 samples)
Accepted packet rate average = 0.0170798 (15 samples)
	minimum = 0.0125989 (15 samples)
	maximum = 0.0459489 (15 samples)
Injected flit rate average = 0.0271342 (15 samples)
	minimum = 0.0159042 (15 samples)
	maximum = 0.0642894 (15 samples)
Accepted flit rate average = 0.0271342 (15 samples)
	minimum = 0.019891 (15 samples)
	maximum = 0.085634 (15 samples)
Injected packet size average = 1.58867 (15 samples)
Accepted packet size average = 1.58867 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 42 min, 53 sec (6173 sec)
gpgpu_simulation_rate = 4157 (inst/sec)
gpgpu_simulation_rate = 950 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 37633
gpu_sim_insn = 1122762
gpu_ipc =      29.8345
gpu_tot_sim_cycle = 6127576
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.3718
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 787867
gpu_stall_icnt2sh    = 2483803
partiton_reqs_in_parallel = 827926
partiton_reqs_in_parallel_total    = 54157199
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9734
partiton_reqs_in_parallel_util = 827926
partiton_reqs_in_parallel_util_total    = 54157199
gpu_sim_cycle_parition_util = 37633
gpu_tot_sim_cycle_parition_util    = 2496508
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6977
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      12.3010 GB/Sec
L2_BW_total  =      18.1338 GB/Sec
gpu_total_sim_rate=4277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1666, 1761, 1959, 1983, 1600, 1876, 1758, 1917, 1891, 1631, 2049, 1750, 2005, 1838, 1900, 1944, 1024, 1384, 1318, 1223, 1124, 1264, 1419, 1117, 1372, 1620, 1423, 1378, 1375, 1462, 1317, 1475, 1331, 1441, 1119, 1401, 1173, 1114, 1505, 1224, 1568, 1486, 1143, 1271, 1829, 1320, 1114, 1123, 1288, 1182, 1337, 1344, 1355, 1396, 1092, 1285, 1143, 1204, 1164, 1247, 1247, 1223, 1664, 1001, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3239081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3198132
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3576487	W0_Idle:68736133	W0_Scoreboard:50504820	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1032 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 6127575 
mrq_lat_table:16010 	282 	368 	1399 	734 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	885129 	243835 	6531 	6405 	2578 	2432 	7281 	8779 	6213 	2309 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	324277 	47798 	314919 	201620 	100446 	129428 	15210 	4411 	4329 	2279 	2469 	7265 	8752 	6138 	2309 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	244003 	226002 	367444 	36328 	3566 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	253142 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2489 	127 	93 	63 	61 	157 	190 	164 	66 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        11        11        12        12        12        10        14        16        16 
dram[3]:        16        16        16        16        13        11        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12        10        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         8        14        11        10        16        16        16 
dram[7]:        17        16        15        14        12        16        11        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17        10        14        10        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10        11        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.255814  2.204545  2.302325  2.152174  2.844445  3.878788  2.464286  2.225806  2.360656  2.618182  2.526316  2.440678  2.481482  2.680000  2.553191  3.000000 
dram[1]:  2.694444  2.461539  1.849057  2.450000  2.931818  2.909091  2.800000  2.603774  2.735849  2.400000  2.149254  2.666667  2.557692  2.812500  2.420000  2.181818 
dram[2]:  2.181818  2.181818  2.106383  2.041667  2.909091  2.976744  2.438596  2.413793  2.959184  2.589286  2.571429  2.360656  2.680000  2.680000  2.469388  2.553191 
dram[3]:  2.461539  2.400000  2.200000  2.227273  2.723404  2.388889  2.438596  2.895833  2.500000  2.164179  2.400000  2.769231  3.022727  2.891304  1.935484  2.666667 
dram[4]:  2.526316  2.285714  2.085106  2.085106  3.047619  2.388889  2.190476  2.396552  2.571429  2.654546  2.880000  2.636364  2.869565  2.808511  3.025000  2.711111 
dram[5]:  2.133333  2.232558  2.041667  2.227273  2.687500  2.782609  2.725490  2.241935  2.666667  2.666667  2.482759  2.482759  2.357143  2.400000  2.750000  2.283019 
dram[6]:  2.285714  2.461539  2.302325  2.040816  3.225000  3.657143  2.760000  2.653846  2.526316  2.338710  2.769231  2.823529  2.538461  2.400000  2.813953  2.574468 
dram[7]:  2.621622  2.666667  2.127660  1.724138  3.047619  2.765957  2.957447  2.816327  3.340909  3.200000  2.636364  2.788461  2.829787  2.357143  2.163636  3.105263 
dram[8]:  2.461539  2.000000  2.083333  1.960784  3.047619  2.388889  2.725490  2.877551  2.618182  2.517241  2.440678  2.807692  2.692308  2.400000  2.448980  2.458333 
dram[9]:  2.232558  2.594594  2.222222  2.061224  2.782609  2.723404  2.500000  2.500000  2.769231  2.618182  3.063830  3.000000  2.933333  2.770833  2.479167  2.565217 
dram[10]:  2.365854  2.086957  1.923077  2.325581  2.285714  2.723404  2.438596  2.171875  2.416667  2.769231  2.880000  2.769231  2.660000  2.808511  2.644444  2.479167 
average row locality = 22101/8720 = 2.534518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      77060     71081     48199     50292     55192     61850     40938     56073     50539     57711     38503     43615     48560     42598     65297     71931
dram[1]:      79103     78472     45898     48819     62897     60981     57398     54999     50376     58108     43559     43248     42174     39896     62295     68325
dram[2]:      78986     86069     45385     48867     59879     58716     50658     43043     54295     53844     49171     47262     42526     49061     78473     73837
dram[3]:      78839     74693     48123     43583     63686     56954     52527     50266     46448     55116     44352     41977     44920     52256     71391     68846
dram[4]:      73160     69190     46890     48666     51801     56564     42779     54172     56143     45080     39628     44111     48569     46971     77835     64801
dram[5]:      72837     68208     54547     50734     59045     55051     47872     42306     45610     56741     43492     52836     43064     48748     62817     71288
dram[6]:      72817     76017     51906     47406     56903     64574     47234     45592     47865     64860     39606     42792     42608     43931     72304     70185
dram[7]:      67335     71073     50794     51427     62680     56254     48306     49139     56562     54491     46068     41497     45816     44186     76936     82203
dram[8]:      67157     70089     49206     52692     65411     62100     58838     49935     49170     53360     56870     36286     51460     47636     77297     75024
dram[9]:      75812     68519     45502     43664     58494     60407     42855     49372     53877     49075     42059     47217     43427     49032     70420     70621
dram[10]:      67322     63365     52770     49103     58975     60239     44217     50326     55345     52539     42991     45393     47767     38990     69413     71754
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     87169    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698321 n_act=796 n_pre=780 n_req=2008 n_rd=7268 n_write=191 bw_util=0.003169
n_activity=40826 dram_eff=0.3654
bk0: 388a 4703121i bk1: 384a 4702917i bk2: 388a 4703527i bk3: 388a 4703474i bk4: 448a 4703427i bk5: 448a 4703553i bk6: 488a 4702807i bk7: 488a 4703015i bk8: 512a 4702599i bk9: 512a 4702856i bk10: 512a 4702981i bk11: 512a 4702765i bk12: 468a 4703161i bk13: 468a 4703159i bk14: 432a 4703384i bk15: 432a 4703128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0196983
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698318 n_act=798 n_pre=782 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003169
n_activity=40995 dram_eff=0.3638
bk0: 384a 4703158i bk1: 384a 4703106i bk2: 388a 4703797i bk3: 388a 4703216i bk4: 448a 4703538i bk5: 448a 4703658i bk6: 488a 4703080i bk7: 488a 4703252i bk8: 512a 4703350i bk9: 512a 4702912i bk10: 512a 4703216i bk11: 512a 4702946i bk12: 468a 4702871i bk13: 468a 4702824i bk14: 432a 4702664i bk15: 432a 4702802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0197869
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698307 n_act=803 n_pre=787 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003169
n_activity=40336 dram_eff=0.3698
bk0: 384a 4703120i bk1: 384a 4702763i bk2: 388a 4702923i bk3: 388a 4702846i bk4: 448a 4702961i bk5: 448a 4702963i bk6: 488a 4702639i bk7: 488a 4703019i bk8: 512a 4703212i bk9: 512a 4702749i bk10: 512a 4702683i bk11: 512a 4702483i bk12: 468a 4702747i bk13: 468a 4703014i bk14: 432a 4703064i bk15: 432a 4702640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0253042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698300 n_act=808 n_pre=792 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003168
n_activity=40512 dram_eff=0.3681
bk0: 384a 4703785i bk1: 384a 4703686i bk2: 388a 4703554i bk3: 388a 4703386i bk4: 448a 4704112i bk5: 448a 4703379i bk6: 488a 4703480i bk7: 488a 4703869i bk8: 512a 4703330i bk9: 512a 4703041i bk10: 512a 4703398i bk11: 512a 4702774i bk12: 468a 4703243i bk13: 468a 4702965i bk14: 432a 4702932i bk15: 432a 4703257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0145264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698346 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003168
n_activity=40905 dram_eff=0.3646
bk0: 384a 4703066i bk1: 384a 4702959i bk2: 388a 4703219i bk3: 388a 4703311i bk4: 448a 4703756i bk5: 448a 4703594i bk6: 488a 4703018i bk7: 488a 4703012i bk8: 512a 4703278i bk9: 512a 4703092i bk10: 512a 4703258i bk11: 512a 4702547i bk12: 464a 4703463i bk13: 464a 4703408i bk14: 436a 4703348i bk15: 436a 4702983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0230605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698281 n_act=819 n_pre=803 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003167
n_activity=40621 dram_eff=0.367
bk0: 384a 4703598i bk1: 384a 4703222i bk2: 388a 4704104i bk3: 388a 4703926i bk4: 448a 4703493i bk5: 448a 4703668i bk6: 488a 4703331i bk7: 488a 4703924i bk8: 512a 4702965i bk9: 512a 4703298i bk10: 512a 4702998i bk11: 512a 4702979i bk12: 464a 4703713i bk13: 464a 4703394i bk14: 436a 4703366i bk15: 436a 4703087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0138192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698373 n_act=769 n_pre=753 n_req=2007 n_rd=7272 n_write=189 bw_util=0.00317
n_activity=39731 dram_eff=0.3756
bk0: 384a 4703439i bk1: 384a 4703261i bk2: 392a 4703789i bk3: 392a 4703295i bk4: 448a 4704289i bk5: 448a 4703749i bk6: 488a 4703499i bk7: 488a 4703386i bk8: 512a 4702683i bk9: 512a 4702403i bk10: 512a 4702629i bk11: 512a 4702580i bk12: 464a 4703127i bk13: 464a 4702745i bk14: 436a 4703558i bk15: 436a 4703465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0194273
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698409 n_act=755 n_pre=739 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003167
n_activity=39904 dram_eff=0.3735
bk0: 384a 4703348i bk1: 384a 4703242i bk2: 392a 4703229i bk3: 392a 4703170i bk4: 448a 4703870i bk5: 448a 4703390i bk6: 488a 4703295i bk7: 488a 4703205i bk8: 512a 4703630i bk9: 512a 4703294i bk10: 512a 4702895i bk11: 512a 4702683i bk12: 464a 4703375i bk13: 464a 4702942i bk14: 428a 4703342i bk15: 428a 4703522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0205803
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698288 n_act=810 n_pre=794 n_req=2019 n_rd=7260 n_write=204 bw_util=0.003171
n_activity=41634 dram_eff=0.3586
bk0: 384a 4704012i bk1: 384a 4703685i bk2: 392a 4703973i bk3: 392a 4703454i bk4: 448a 4704010i bk5: 448a 4703481i bk6: 488a 4703518i bk7: 488a 4703376i bk8: 512a 4703153i bk9: 512a 4702767i bk10: 512a 4702953i bk11: 512a 4702592i bk12: 468a 4703118i bk13: 464a 4703208i bk14: 428a 4703687i bk15: 428a 4703482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0156143
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698381 n_act=768 n_pre=752 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003167
n_activity=39926 dram_eff=0.3734
bk0: 384a 4703236i bk1: 384a 4703052i bk2: 392a 4702927i bk3: 392a 4702608i bk4: 448a 4703487i bk5: 448a 4703258i bk6: 492a 4703460i bk7: 492a 4703270i bk8: 512a 4703674i bk9: 512a 4703231i bk10: 512a 4703145i bk11: 512a 4703100i bk12: 464a 4703242i bk13: 464a 4703188i bk14: 428a 4703545i bk15: 428a 4703003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0223361
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707356 n_nop=4698297 n_act=810 n_pre=794 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003167
n_activity=40662 dram_eff=0.3667
bk0: 384a 4703289i bk1: 384a 4702793i bk2: 392a 4702972i bk3: 392a 4703452i bk4: 448a 4703151i bk5: 448a 4703369i bk6: 492a 4703064i bk7: 492a 4702806i bk8: 512a 4702912i bk9: 512a 4702759i bk10: 512a 4703498i bk11: 512a 4703401i bk12: 464a 4703108i bk13: 464a 4702836i bk14: 428a 4702977i bk15: 428a 4703339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0181988

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3442
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.6767
	minimum = 6
	maximum = 581
Network latency average = 28.0297
	minimum = 6
	maximum = 358
Slowest packet = 2337532
Flit latency average = 32.8881
	minimum = 6
	maximum = 357
Slowest flit = 4024431
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00259566
	minimum = 0.00175383 (at node 16)
	maximum = 0.0118516 (at node 44)
Accepted packet rate average = 0.00259566
	minimum = 0.00175383 (at node 16)
	maximum = 0.0118516 (at node 44)
Injected flit rate average = 0.00389349
	minimum = 0.00265731 (at node 16)
	maximum = 0.013074 (at node 44)
Accepted flit rate average= 0.00389349
	minimum = 0.00260417 (at node 16)
	maximum = 0.0224809 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.2916 (16 samples)
	minimum = 6 (16 samples)
	maximum = 377.688 (16 samples)
Network latency average = 23.0064 (16 samples)
	minimum = 6 (16 samples)
	maximum = 287.75 (16 samples)
Flit latency average = 24.1394 (16 samples)
	minimum = 6 (16 samples)
	maximum = 287 (16 samples)
Fragmentation average = 0.00694104 (16 samples)
	minimum = 0 (16 samples)
	maximum = 89.875 (16 samples)
Injected packet rate average = 0.0161745 (16 samples)
	minimum = 0.011921 (16 samples)
	maximum = 0.0438178 (16 samples)
Accepted packet rate average = 0.0161745 (16 samples)
	minimum = 0.011921 (16 samples)
	maximum = 0.0438178 (16 samples)
Injected flit rate average = 0.0256816 (16 samples)
	minimum = 0.0150763 (16 samples)
	maximum = 0.0610884 (16 samples)
Accepted flit rate average = 0.0256816 (16 samples)
	minimum = 0.0188106 (16 samples)
	maximum = 0.0816869 (16 samples)
Injected packet size average = 1.58778 (16 samples)
Accepted packet size average = 1.58778 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 22 sec (6262 sec)
gpgpu_simulation_rate = 4277 (inst/sec)
gpgpu_simulation_rate = 978 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 100110
gpu_sim_insn = 1288129
gpu_ipc =      12.8671
gpu_tot_sim_cycle = 6454908
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.3497
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 787867
gpu_stall_icnt2sh    = 2483803
partiton_reqs_in_parallel = 2202420
partiton_reqs_in_parallel_total    = 54985125
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8595
partiton_reqs_in_parallel_util = 2202420
partiton_reqs_in_parallel_util_total    = 54985125
gpu_sim_cycle_parition_util = 100110
gpu_tot_sim_cycle_parition_util    = 2534141
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7092
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       8.3044 GB/Sec
L2_BW_total  =      17.3430 GB/Sec
gpu_total_sim_rate=4331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251974
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1689, 1784, 1982, 2006, 1623, 1899, 1781, 1940, 1914, 1724, 2072, 1773, 2128, 1901, 1923, 1967, 1117, 1462, 1396, 1301, 1147, 1342, 1442, 1140, 1395, 1643, 1446, 1401, 1398, 1485, 1340, 1553, 1469, 1504, 1142, 1464, 1196, 1137, 1613, 1247, 1661, 1509, 1166, 1294, 1937, 1428, 1137, 1201, 1311, 1290, 1475, 1466, 1448, 1419, 1115, 1363, 1166, 1227, 1187, 1400, 1270, 1286, 1742, 1024, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3239770
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3198821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3583048	W0_Idle:72200200	W0_Scoreboard:52475227	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1029 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 6453877 
mrq_lat_table:16010 	282 	368 	1399 	734 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	893771 	243835 	6531 	6405 	2585 	2445 	7299 	8808 	6275 	2309 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	330581 	47833 	314919 	201620 	102749 	129428 	15210 	4411 	4329 	2286 	2482 	7283 	8781 	6200 	2309 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	251780 	226271 	367446 	36328 	3566 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	253865 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2568 	128 	94 	63 	62 	160 	198 	180 	73 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        11        11        12        12        12        10        14        16        16 
dram[3]:        16        16        16        16        13        11        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12        10        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         8        14        11        10        16        16        16 
dram[7]:        17        16        15        14        12        16        11        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17        10        14        10        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10        11        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.255814  2.204545  2.302325  2.152174  2.844445  3.878788  2.464286  2.225806  2.360656  2.618182  2.526316  2.440678  2.481482  2.680000  2.553191  3.000000 
dram[1]:  2.694444  2.461539  1.849057  2.450000  2.931818  2.909091  2.800000  2.603774  2.735849  2.400000  2.149254  2.666667  2.557692  2.812500  2.420000  2.181818 
dram[2]:  2.181818  2.181818  2.106383  2.041667  2.909091  2.976744  2.438596  2.413793  2.959184  2.589286  2.571429  2.360656  2.680000  2.680000  2.469388  2.553191 
dram[3]:  2.461539  2.400000  2.200000  2.227273  2.723404  2.388889  2.438596  2.895833  2.500000  2.164179  2.400000  2.769231  3.022727  2.891304  1.935484  2.666667 
dram[4]:  2.526316  2.285714  2.085106  2.085106  3.047619  2.388889  2.190476  2.396552  2.571429  2.654546  2.880000  2.636364  2.869565  2.808511  3.025000  2.711111 
dram[5]:  2.133333  2.232558  2.041667  2.227273  2.687500  2.782609  2.725490  2.241935  2.666667  2.666667  2.482759  2.482759  2.357143  2.400000  2.750000  2.283019 
dram[6]:  2.285714  2.461539  2.302325  2.040816  3.225000  3.657143  2.760000  2.653846  2.526316  2.338710  2.769231  2.823529  2.538461  2.400000  2.813953  2.574468 
dram[7]:  2.621622  2.666667  2.127660  1.724138  3.047619  2.765957  2.957447  2.816327  3.340909  3.200000  2.636364  2.788461  2.829787  2.357143  2.163636  3.105263 
dram[8]:  2.461539  2.000000  2.083333  1.960784  3.047619  2.388889  2.725490  2.877551  2.618182  2.517241  2.440678  2.807692  2.692308  2.400000  2.448980  2.458333 
dram[9]:  2.232558  2.594594  2.222222  2.061224  2.782609  2.723404  2.500000  2.500000  2.769231  2.618182  3.063830  3.000000  2.933333  2.770833  2.479167  2.565217 
dram[10]:  2.365854  2.086957  1.923077  2.325581  2.285714  2.723404  2.438596  2.171875  2.416667  2.769231  2.880000  2.769231  2.660000  2.808511  2.644444  2.479167 
average row locality = 22101/8720 = 2.534518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      77149     71169     48230     50319     55279     62628     40992     56284     50942     58230     38514     43648     49005     42624     65841     72083
dram[1]:      79214     78903     46402     48843     62978     61088     57600     55063     50715     58486     43704     44105     42990     39924     62436     68710
dram[2]:      79079     86179     45423     48912     59970     58800     50845     43087     54335     54667     49187     47283     42945     49282     79003     74370
dram[3]:      78925     74778     48163     43611     63778     57053     52700     50329     46941     55555     44809     42310     45509     52695     71537     68990
dram[4]:      73863     69610     46918     48704     52296     56642     42822     54345     56579     45108     39666     44229     48604     48085     78222     64949
dram[5]:      73265     68290     54612     50762     59150     55159     48457     42481     45652     56813     43671     52937     43874     48800     62975     71428
dram[6]:      72908     76098     52420     47439     56990     65920     47284     46033     48268     65030     40098     42929     42630     44319     72692     71294
dram[7]:      68049     71148     50837     51465     63167     56819     48349     49202     56643     54568     46139     41629     46110     44699     77078     82351
dram[8]:      67584     70176     49249     52743     65483     62854     58890     49980     49249     53391     56944     36784     51503     48143     77442     76133
dram[9]:      75909     69597     45539     43688     58601     60983     42905     49434     53918     49468     42074     47349     43659     49063     70961     71417
dram[10]:      68039     63433     52804     49144     59076     60679     44258     50648     55872     52646     43017     45863     47799     39582     69568     71901
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     87169    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884209 n_act=796 n_pre=780 n_req=2008 n_rd=7268 n_write=191 bw_util=0.003049
n_activity=40826 dram_eff=0.3654
bk0: 388a 4889009i bk1: 384a 4888805i bk2: 388a 4889415i bk3: 388a 4889362i bk4: 448a 4889315i bk5: 448a 4889441i bk6: 488a 4888695i bk7: 488a 4888903i bk8: 512a 4888487i bk9: 512a 4888744i bk10: 512a 4888869i bk11: 512a 4888653i bk12: 468a 4889049i bk13: 468a 4889047i bk14: 432a 4889272i bk15: 432a 4889016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.01895
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884206 n_act=798 n_pre=782 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003048
n_activity=40995 dram_eff=0.3638
bk0: 384a 4889046i bk1: 384a 4888994i bk2: 388a 4889685i bk3: 388a 4889104i bk4: 448a 4889426i bk5: 448a 4889546i bk6: 488a 4888968i bk7: 488a 4889140i bk8: 512a 4889238i bk9: 512a 4888800i bk10: 512a 4889104i bk11: 512a 4888834i bk12: 468a 4888759i bk13: 468a 4888712i bk14: 432a 4888552i bk15: 432a 4888690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0190352
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884195 n_act=803 n_pre=787 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003049
n_activity=40336 dram_eff=0.3698
bk0: 384a 4889008i bk1: 384a 4888651i bk2: 388a 4888811i bk3: 388a 4888734i bk4: 448a 4888849i bk5: 448a 4888851i bk6: 488a 4888527i bk7: 488a 4888907i bk8: 512a 4889100i bk9: 512a 4888637i bk10: 512a 4888571i bk11: 512a 4888371i bk12: 468a 4888635i bk13: 468a 4888902i bk14: 432a 4888952i bk15: 432a 4888528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.024343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884188 n_act=808 n_pre=792 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003047
n_activity=40512 dram_eff=0.3681
bk0: 384a 4889673i bk1: 384a 4889574i bk2: 388a 4889442i bk3: 388a 4889274i bk4: 448a 4890000i bk5: 448a 4889267i bk6: 488a 4889368i bk7: 488a 4889757i bk8: 512a 4889218i bk9: 512a 4888929i bk10: 512a 4889286i bk11: 512a 4888662i bk12: 468a 4889131i bk13: 468a 4888853i bk14: 432a 4888820i bk15: 432a 4889145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0139746
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884234 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003047
n_activity=40905 dram_eff=0.3646
bk0: 384a 4888954i bk1: 384a 4888847i bk2: 388a 4889107i bk3: 388a 4889199i bk4: 448a 4889644i bk5: 448a 4889482i bk6: 488a 4888906i bk7: 488a 4888900i bk8: 512a 4889166i bk9: 512a 4888980i bk10: 512a 4889146i bk11: 512a 4888435i bk12: 464a 4889351i bk13: 464a 4889296i bk14: 436a 4889236i bk15: 436a 4888871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884169 n_act=819 n_pre=803 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003046
n_activity=40621 dram_eff=0.367
bk0: 384a 4889486i bk1: 384a 4889110i bk2: 388a 4889992i bk3: 388a 4889814i bk4: 448a 4889381i bk5: 448a 4889556i bk6: 488a 4889219i bk7: 488a 4889812i bk8: 512a 4888853i bk9: 512a 4889186i bk10: 512a 4888886i bk11: 512a 4888867i bk12: 464a 4889601i bk13: 464a 4889282i bk14: 436a 4889254i bk15: 436a 4888975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0132942
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884261 n_act=769 n_pre=753 n_req=2007 n_rd=7272 n_write=189 bw_util=0.00305
n_activity=39731 dram_eff=0.3756
bk0: 384a 4889327i bk1: 384a 4889149i bk2: 392a 4889677i bk3: 392a 4889183i bk4: 448a 4890177i bk5: 448a 4889637i bk6: 488a 4889387i bk7: 488a 4889274i bk8: 512a 4888571i bk9: 512a 4888291i bk10: 512a 4888517i bk11: 512a 4888468i bk12: 464a 4889015i bk13: 464a 4888633i bk14: 436a 4889446i bk15: 436a 4889353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0186892
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884297 n_act=755 n_pre=739 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003046
n_activity=39904 dram_eff=0.3735
bk0: 384a 4889236i bk1: 384a 4889130i bk2: 392a 4889117i bk3: 392a 4889058i bk4: 448a 4889758i bk5: 448a 4889278i bk6: 488a 4889183i bk7: 488a 4889093i bk8: 512a 4889518i bk9: 512a 4889182i bk10: 512a 4888783i bk11: 512a 4888571i bk12: 464a 4889263i bk13: 464a 4888830i bk14: 428a 4889230i bk15: 428a 4889410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0197985
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884176 n_act=810 n_pre=794 n_req=2019 n_rd=7260 n_write=204 bw_util=0.003051
n_activity=41634 dram_eff=0.3586
bk0: 384a 4889900i bk1: 384a 4889573i bk2: 392a 4889861i bk3: 392a 4889342i bk4: 448a 4889898i bk5: 448a 4889369i bk6: 488a 4889406i bk7: 488a 4889264i bk8: 512a 4889041i bk9: 512a 4888655i bk10: 512a 4888841i bk11: 512a 4888480i bk12: 468a 4889006i bk13: 464a 4889096i bk14: 428a 4889575i bk15: 428a 4889370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0150211
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884269 n_act=768 n_pre=752 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003047
n_activity=39926 dram_eff=0.3734
bk0: 384a 4889124i bk1: 384a 4888940i bk2: 392a 4888815i bk3: 392a 4888496i bk4: 448a 4889375i bk5: 448a 4889146i bk6: 492a 4889348i bk7: 492a 4889158i bk8: 512a 4889562i bk9: 512a 4889119i bk10: 512a 4889033i bk11: 512a 4888988i bk12: 464a 4889130i bk13: 464a 4889076i bk14: 428a 4889433i bk15: 428a 4888891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0214876
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4893244 n_nop=4884185 n_act=810 n_pre=794 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003047
n_activity=40662 dram_eff=0.3667
bk0: 384a 4889177i bk1: 384a 4888681i bk2: 392a 4888860i bk3: 392a 4889340i bk4: 448a 4889039i bk5: 448a 4889257i bk6: 492a 4888952i bk7: 492a 4888694i bk8: 512a 4888800i bk9: 512a 4888647i bk10: 512a 4889386i bk11: 512a 4889289i bk12: 464a 4888996i bk13: 464a 4888724i bk14: 428a 4888865i bk15: 428a 4889227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0175074

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3442
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3023
	minimum = 6
	maximum = 30
Network latency average = 7.29295
	minimum = 6
	maximum = 30
Slowest packet = 2349218
Flit latency average = 6.85225
	minimum = 6
	maximum = 29
Slowest flit = 4041996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00175228
	minimum = 0.00112377 (at node 4)
	maximum = 0.00225753 (at node 38)
Accepted packet rate average = 0.00175228
	minimum = 0.00112377 (at node 4)
	maximum = 0.00225753 (at node 38)
Injected flit rate average = 0.00267187
	minimum = 0.00120868 (at node 4)
	maximum = 0.00441017 (at node 38)
Accepted flit rate average= 0.00267187
	minimum = 0.00195786 (at node 42)
	maximum = 0.00417043 (at node 19)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.4687 (17 samples)
	minimum = 6 (17 samples)
	maximum = 357.235 (17 samples)
Network latency average = 22.0821 (17 samples)
	minimum = 6 (17 samples)
	maximum = 272.588 (17 samples)
Flit latency average = 23.1225 (17 samples)
	minimum = 6 (17 samples)
	maximum = 271.824 (17 samples)
Fragmentation average = 0.00653274 (17 samples)
	minimum = 0 (17 samples)
	maximum = 84.5882 (17 samples)
Injected packet rate average = 0.0153261 (17 samples)
	minimum = 0.0112859 (17 samples)
	maximum = 0.0413731 (17 samples)
Accepted packet rate average = 0.0153261 (17 samples)
	minimum = 0.0112859 (17 samples)
	maximum = 0.0413731 (17 samples)
Injected flit rate average = 0.0243281 (17 samples)
	minimum = 0.0142606 (17 samples)
	maximum = 0.0577544 (17 samples)
Accepted flit rate average = 0.0243281 (17 samples)
	minimum = 0.0178193 (17 samples)
	maximum = 0.0771271 (17 samples)
Injected packet size average = 1.58736 (17 samples)
Accepted packet size average = 1.58736 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 2 sec (6482 sec)
gpgpu_simulation_rate = 4331 (inst/sec)
gpgpu_simulation_rate = 995 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1098
gpu_sim_insn = 1114172
gpu_ipc =    1014.7286
gpu_tot_sim_cycle = 6678156
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.3711
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 787867
gpu_stall_icnt2sh    = 2483803
partiton_reqs_in_parallel = 24156
partiton_reqs_in_parallel_total    = 57187545
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5670
partiton_reqs_in_parallel_util = 24156
partiton_reqs_in_parallel_util_total    = 57187545
gpu_sim_cycle_parition_util = 1098
gpu_tot_sim_cycle_parition_util    = 2634251
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7093
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     178.8638 GB/Sec
L2_BW_total  =      16.7926 GB/Sec
gpu_total_sim_rate=4499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272484
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1731, 1826, 2024, 2048, 1665, 1941, 1823, 1982, 1956, 1766, 2114, 1815, 2170, 1943, 1965, 2009, 1138, 1483, 1417, 1322, 1168, 1363, 1463, 1161, 1416, 1664, 1467, 1422, 1419, 1506, 1361, 1574, 1490, 1525, 1163, 1485, 1217, 1158, 1634, 1268, 1682, 1530, 1187, 1315, 1958, 1449, 1158, 1222, 1332, 1311, 1496, 1487, 1469, 1440, 1136, 1384, 1187, 1248, 1208, 1421, 1291, 1307, 1763, 1045, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3239770
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3198821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3587360	W0_Idle:72203914	W0_Scoreboard:52486667	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1028 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 6678155 
mrq_lat_table:16010 	282 	368 	1399 	734 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	895843 	243835 	6531 	6405 	2585 	2445 	7299 	8808 	6275 	2309 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	332634 	47850 	314919 	201620 	102751 	129428 	15210 	4411 	4329 	2286 	2482 	7283 	8781 	6200 	2309 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253691 	226408 	367446 	36328 	3566 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	253889 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2571 	128 	94 	63 	62 	160 	198 	180 	73 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        11        11        12        12        12        10        14        16        16 
dram[3]:        16        16        16        16        13        11        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12        10        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         8        14        11        10        16        16        16 
dram[7]:        17        16        15        14        12        16        11        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17        10        14        10        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10        11        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.255814  2.204545  2.302325  2.152174  2.844445  3.878788  2.464286  2.225806  2.360656  2.618182  2.526316  2.440678  2.481482  2.680000  2.553191  3.000000 
dram[1]:  2.694444  2.461539  1.849057  2.450000  2.931818  2.909091  2.800000  2.603774  2.735849  2.400000  2.149254  2.666667  2.557692  2.812500  2.420000  2.181818 
dram[2]:  2.181818  2.181818  2.106383  2.041667  2.909091  2.976744  2.438596  2.413793  2.959184  2.589286  2.571429  2.360656  2.680000  2.680000  2.469388  2.553191 
dram[3]:  2.461539  2.400000  2.200000  2.227273  2.723404  2.388889  2.438596  2.895833  2.500000  2.164179  2.400000  2.769231  3.022727  2.891304  1.935484  2.666667 
dram[4]:  2.526316  2.285714  2.085106  2.085106  3.047619  2.388889  2.190476  2.396552  2.571429  2.654546  2.880000  2.636364  2.869565  2.808511  3.025000  2.711111 
dram[5]:  2.133333  2.232558  2.041667  2.227273  2.687500  2.782609  2.725490  2.241935  2.666667  2.666667  2.482759  2.482759  2.357143  2.400000  2.750000  2.283019 
dram[6]:  2.285714  2.461539  2.302325  2.040816  3.225000  3.657143  2.760000  2.653846  2.526316  2.338710  2.769231  2.823529  2.538461  2.400000  2.813953  2.574468 
dram[7]:  2.621622  2.666667  2.127660  1.724138  3.047619  2.765957  2.957447  2.816327  3.340909  3.200000  2.636364  2.788461  2.829787  2.357143  2.163636  3.105263 
dram[8]:  2.461539  2.000000  2.083333  1.960784  3.047619  2.388889  2.725490  2.877551  2.618182  2.517241  2.440678  2.807692  2.692308  2.400000  2.448980  2.458333 
dram[9]:  2.232558  2.594594  2.222222  2.061224  2.782609  2.723404  2.500000  2.500000  2.769231  2.618182  3.063830  3.000000  2.933333  2.770833  2.479167  2.565217 
dram[10]:  2.365854  2.086957  1.923077  2.325581  2.285714  2.723404  2.438596  2.171875  2.416667  2.769231  2.880000  2.769231  2.660000  2.808511  2.644444  2.479167 
average row locality = 22101/8720 = 2.534518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      77193     71213     48310     50399     55279     62629     40992     56284     50942     58230     38514     43648     49005     42624     65842     72085
dram[1]:      79257     78947     46482     48924     62978     61088     57601     55063     50715     58486     43704     44105     42990     39924     62436     68710
dram[2]:      79123     86223     45502     48992     59970     58800     50846     43088     54335     54667     49187     47283     42945     49282     79003     74370
dram[3]:      78975     74829     48242     43691     63778     57053     52700     50329     46941     55555     44809     42310     45509     52695     71537     68990
dram[4]:      73912     69660     46998     48784     52296     56642     42822     54345     56579     45108     39666     44229     48604     48085     78222     64949
dram[5]:      73314     68339     54693     50842     59150     55159     48457     42481     45652     56813     43671     52937     43874     48800     62975     71429
dram[6]:      72959     76147     52494     47513     56991     65921     47284     46033     48268     65030     40098     42929     42630     44319     72692     71294
dram[7]:      68099     71198     50911     51538     63167     56819     48349     49202     56643     54568     46139     41629     46110     44699     77078     82351
dram[8]:      67634     70228     49322     52817     65483     62854     58890     49980     49249     53391     56944     36784     51509     48143     77442     76133
dram[9]:      75959     69647     45614     43761     58601     60983     42905     49434     53918     49468     42074     47349     43659     49063     70961     71417
dram[10]:      68088     63482     52879     49219     59076     60679     44258     50648     55872     52646     43017     45863     47799     39582     69568     71901
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     87169    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886246 n_act=796 n_pre=780 n_req=2008 n_rd=7268 n_write=191 bw_util=0.003047
n_activity=40826 dram_eff=0.3654
bk0: 388a 4891046i bk1: 384a 4890842i bk2: 388a 4891452i bk3: 388a 4891399i bk4: 448a 4891352i bk5: 448a 4891478i bk6: 488a 4890732i bk7: 488a 4890940i bk8: 512a 4890524i bk9: 512a 4890781i bk10: 512a 4890906i bk11: 512a 4890690i bk12: 468a 4891086i bk13: 468a 4891084i bk14: 432a 4891309i bk15: 432a 4891053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0189421
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886243 n_act=798 n_pre=782 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003047
n_activity=40995 dram_eff=0.3638
bk0: 384a 4891083i bk1: 384a 4891031i bk2: 388a 4891722i bk3: 388a 4891141i bk4: 448a 4891463i bk5: 448a 4891583i bk6: 488a 4891005i bk7: 488a 4891177i bk8: 512a 4891275i bk9: 512a 4890837i bk10: 512a 4891141i bk11: 512a 4890871i bk12: 468a 4890796i bk13: 468a 4890749i bk14: 432a 4890589i bk15: 432a 4890727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0190273
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886232 n_act=803 n_pre=787 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003047
n_activity=40336 dram_eff=0.3698
bk0: 384a 4891045i bk1: 384a 4890688i bk2: 388a 4890848i bk3: 388a 4890771i bk4: 448a 4890886i bk5: 448a 4890888i bk6: 488a 4890564i bk7: 488a 4890944i bk8: 512a 4891137i bk9: 512a 4890674i bk10: 512a 4890608i bk11: 512a 4890408i bk12: 468a 4890672i bk13: 468a 4890939i bk14: 432a 4890989i bk15: 432a 4890565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886225 n_act=808 n_pre=792 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003046
n_activity=40512 dram_eff=0.3681
bk0: 384a 4891710i bk1: 384a 4891611i bk2: 388a 4891479i bk3: 388a 4891311i bk4: 448a 4892037i bk5: 448a 4891304i bk6: 488a 4891405i bk7: 488a 4891794i bk8: 512a 4891255i bk9: 512a 4890966i bk10: 512a 4891323i bk11: 512a 4890699i bk12: 468a 4891168i bk13: 468a 4890890i bk14: 432a 4890857i bk15: 432a 4891182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0139688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886271 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003046
n_activity=40905 dram_eff=0.3646
bk0: 384a 4890991i bk1: 384a 4890884i bk2: 388a 4891144i bk3: 388a 4891236i bk4: 448a 4891681i bk5: 448a 4891519i bk6: 488a 4890943i bk7: 488a 4890937i bk8: 512a 4891203i bk9: 512a 4891017i bk10: 512a 4891183i bk11: 512a 4890472i bk12: 464a 4891388i bk13: 464a 4891333i bk14: 436a 4891273i bk15: 436a 4890908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886206 n_act=819 n_pre=803 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003045
n_activity=40621 dram_eff=0.367
bk0: 384a 4891523i bk1: 384a 4891147i bk2: 388a 4892029i bk3: 388a 4891851i bk4: 448a 4891418i bk5: 448a 4891593i bk6: 488a 4891256i bk7: 488a 4891849i bk8: 512a 4890890i bk9: 512a 4891223i bk10: 512a 4890923i bk11: 512a 4890904i bk12: 464a 4891638i bk13: 464a 4891319i bk14: 436a 4891291i bk15: 436a 4891012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0132887
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886298 n_act=769 n_pre=753 n_req=2007 n_rd=7272 n_write=189 bw_util=0.003048
n_activity=39731 dram_eff=0.3756
bk0: 384a 4891364i bk1: 384a 4891186i bk2: 392a 4891714i bk3: 392a 4891220i bk4: 448a 4892214i bk5: 448a 4891674i bk6: 488a 4891424i bk7: 488a 4891311i bk8: 512a 4890608i bk9: 512a 4890328i bk10: 512a 4890554i bk11: 512a 4890505i bk12: 464a 4891052i bk13: 464a 4890670i bk14: 436a 4891483i bk15: 436a 4891390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0186815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886334 n_act=755 n_pre=739 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003045
n_activity=39904 dram_eff=0.3735
bk0: 384a 4891273i bk1: 384a 4891167i bk2: 392a 4891154i bk3: 392a 4891095i bk4: 448a 4891795i bk5: 448a 4891315i bk6: 488a 4891220i bk7: 488a 4891130i bk8: 512a 4891555i bk9: 512a 4891219i bk10: 512a 4890820i bk11: 512a 4890608i bk12: 464a 4891300i bk13: 464a 4890867i bk14: 428a 4891267i bk15: 428a 4891447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0197903
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886213 n_act=810 n_pre=794 n_req=2019 n_rd=7260 n_write=204 bw_util=0.003049
n_activity=41634 dram_eff=0.3586
bk0: 384a 4891937i bk1: 384a 4891610i bk2: 392a 4891898i bk3: 392a 4891379i bk4: 448a 4891935i bk5: 448a 4891406i bk6: 488a 4891443i bk7: 488a 4891301i bk8: 512a 4891078i bk9: 512a 4890692i bk10: 512a 4890878i bk11: 512a 4890517i bk12: 468a 4891043i bk13: 464a 4891133i bk14: 428a 4891612i bk15: 428a 4891407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0150149
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886306 n_act=768 n_pre=752 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003046
n_activity=39926 dram_eff=0.3734
bk0: 384a 4891161i bk1: 384a 4890977i bk2: 392a 4890852i bk3: 392a 4890533i bk4: 448a 4891412i bk5: 448a 4891183i bk6: 492a 4891385i bk7: 492a 4891195i bk8: 512a 4891599i bk9: 512a 4891156i bk10: 512a 4891070i bk11: 512a 4891025i bk12: 464a 4891167i bk13: 464a 4891113i bk14: 428a 4891470i bk15: 428a 4890928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0214786
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4895281 n_nop=4886222 n_act=810 n_pre=794 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003046
n_activity=40662 dram_eff=0.3667
bk0: 384a 4891214i bk1: 384a 4890718i bk2: 392a 4890897i bk3: 392a 4891377i bk4: 448a 4891076i bk5: 448a 4891294i bk6: 492a 4890989i bk7: 492a 4890731i bk8: 512a 4890837i bk9: 512a 4890684i bk10: 512a 4891423i bk11: 512a 4891326i bk12: 464a 4891033i bk13: 464a 4890761i bk14: 428a 4890902i bk15: 428a 4891264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0175001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3442
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69595
	minimum = 6
	maximum = 28
Network latency average = 7.66168
	minimum = 6
	maximum = 25
Slowest packet = 2363018
Flit latency average = 7.36293
	minimum = 6
	maximum = 24
Slowest flit = 4063006
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0377758
	minimum = 0.0291705 (at node 1)
	maximum = 0.0446673 (at node 44)
Accepted packet rate average = 0.0377758
	minimum = 0.0291705 (at node 1)
	maximum = 0.0446673 (at node 44)
Injected flit rate average = 0.0566636
	minimum = 0.0291705 (at node 1)
	maximum = 0.0879672 (at node 34)
Accepted flit rate average= 0.0566636
	minimum = 0.0419325 (at node 31)
	maximum = 0.0783956 (at node 10)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.8702 (18 samples)
	minimum = 6 (18 samples)
	maximum = 338.944 (18 samples)
Network latency average = 21.281 (18 samples)
	minimum = 6 (18 samples)
	maximum = 258.833 (18 samples)
Flit latency average = 22.247 (18 samples)
	minimum = 6 (18 samples)
	maximum = 258.056 (18 samples)
Fragmentation average = 0.00616981 (18 samples)
	minimum = 0 (18 samples)
	maximum = 79.8889 (18 samples)
Injected packet rate average = 0.0165733 (18 samples)
	minimum = 0.0122795 (18 samples)
	maximum = 0.0415561 (18 samples)
Accepted packet rate average = 0.0165733 (18 samples)
	minimum = 0.0122795 (18 samples)
	maximum = 0.0415561 (18 samples)
Injected flit rate average = 0.0261245 (18 samples)
	minimum = 0.0150889 (18 samples)
	maximum = 0.0594329 (18 samples)
Accepted flit rate average = 0.0261245 (18 samples)
	minimum = 0.0191589 (18 samples)
	maximum = 0.0771976 (18 samples)
Injected packet size average = 1.5763 (18 samples)
Accepted packet size average = 1.5763 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 8 sec (6488 sec)
gpgpu_simulation_rate = 4499 (inst/sec)
gpgpu_simulation_rate = 1029 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 3914
gpu_sim_insn = 1245371
gpu_ipc =     318.1837
gpu_tot_sim_cycle = 6909292
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.4051
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 787867
gpu_stall_icnt2sh    = 2483803
partiton_reqs_in_parallel = 86108
partiton_reqs_in_parallel_total    = 57211701
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2929
partiton_reqs_in_parallel_util = 86108
partiton_reqs_in_parallel_util_total    = 57211701
gpu_sim_cycle_parition_util = 3914
gpu_tot_sim_cycle_parition_util    = 2635349
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7098
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      50.3706 GB/Sec
L2_BW_total  =      16.2594 GB/Sec
gpu_total_sim_rate=4682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295116
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1777, 1872, 2070, 2094, 1711, 1987, 1869, 2028, 2002, 1812, 2160, 1861, 2216, 1989, 2011, 2055, 1161, 1506, 1440, 1345, 1191, 1386, 1486, 1184, 1439, 1687, 1490, 1445, 1442, 1529, 1384, 1597, 1513, 1548, 1186, 1508, 1240, 1181, 1657, 1291, 1705, 1553, 1210, 1338, 1981, 1472, 1181, 1245, 1355, 1334, 1519, 1510, 1492, 1463, 1159, 1407, 1210, 1271, 1231, 1444, 1314, 1330, 1786, 1068, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3239770
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3198821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3593390	W0_Idle:72294774	W0_Scoreboard:52502486	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1026 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 6906551 
mrq_lat_table:16010 	282 	368 	1399 	734 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	897922 	243835 	6531 	6405 	2586 	2445 	7299 	8808 	6275 	2309 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	334677 	47882 	314919 	201620 	102755 	129428 	15210 	4411 	4329 	2287 	2482 	7283 	8781 	6200 	2309 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	255687 	226485 	367447 	36328 	3566 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	253895 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2577 	128 	94 	63 	62 	160 	198 	180 	73 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        11        11        12        12        12        10        14        16        16 
dram[3]:        16        16        16        16        13        11        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12        10        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         8        14        11        10        16        16        16 
dram[7]:        17        16        15        14        12        16        11        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17        10        14        10        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10        11        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.255814  2.204545  2.302325  2.152174  2.844445  3.878788  2.464286  2.225806  2.360656  2.618182  2.526316  2.440678  2.481482  2.680000  2.553191  3.000000 
dram[1]:  2.694444  2.461539  1.849057  2.450000  2.931818  2.909091  2.800000  2.603774  2.735849  2.400000  2.149254  2.666667  2.557692  2.812500  2.420000  2.181818 
dram[2]:  2.181818  2.181818  2.106383  2.041667  2.909091  2.976744  2.438596  2.413793  2.959184  2.589286  2.571429  2.360656  2.680000  2.680000  2.469388  2.553191 
dram[3]:  2.461539  2.400000  2.200000  2.227273  2.723404  2.388889  2.438596  2.895833  2.500000  2.164179  2.400000  2.769231  3.022727  2.891304  1.935484  2.666667 
dram[4]:  2.526316  2.285714  2.085106  2.085106  3.047619  2.388889  2.190476  2.396552  2.571429  2.654546  2.880000  2.636364  2.869565  2.808511  3.025000  2.711111 
dram[5]:  2.133333  2.232558  2.041667  2.227273  2.687500  2.782609  2.725490  2.241935  2.666667  2.666667  2.482759  2.482759  2.357143  2.400000  2.750000  2.283019 
dram[6]:  2.285714  2.461539  2.302325  2.040816  3.225000  3.657143  2.760000  2.653846  2.526316  2.338710  2.769231  2.823529  2.538461  2.400000  2.813953  2.574468 
dram[7]:  2.621622  2.666667  2.127660  1.724138  3.047619  2.765957  2.957447  2.816327  3.340909  3.200000  2.636364  2.788461  2.829787  2.357143  2.163636  3.105263 
dram[8]:  2.461539  2.000000  2.083333  1.960784  3.047619  2.388889  2.725490  2.877551  2.618182  2.517241  2.440678  2.807692  2.692308  2.400000  2.448980  2.458333 
dram[9]:  2.232558  2.594594  2.222222  2.061224  2.782609  2.723404  2.500000  2.500000  2.769231  2.618182  3.063830  3.000000  2.933333  2.770833  2.479167  2.565217 
dram[10]:  2.365854  2.086957  1.923077  2.325581  2.285714  2.723404  2.438596  2.171875  2.416667  2.769231  2.880000  2.769231  2.660000  2.808511  2.644444  2.479167 
average row locality = 22101/8720 = 2.534518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      77237     71256     48310     50399     55279     62629     40992     56285     50942     58230     38516     43648     49005     42624     65914     72157
dram[1]:      79300     78990     46482     48924     62980     61090     57601     55063     50715     58486     43704     44105     42990     39924     62506     68804
dram[2]:      79167     86266     45502     48992     59970     58800     50846     43088     54335     54667     49187     47283     42947     49282     79073     74440
dram[3]:      79014     74867     48242     43691     63778     57053     52700     50329     46941     55555     44810     42310     45511     52695     71607     69061
dram[4]:      73951     69698     46998     48784     52296     56643     42822     54347     56579     45108     39666     44229     48604     48085     78291     65018
dram[5]:      73352     68377     54693     50842     59150     55159     48457     42481     45652     56813     43671     52939     43874     48800     63044     71500
dram[6]:      72998     76186     52494     47513     56991     65921     47284     46033     48268     65030     40098     42929     42630     44319     72762     71363
dram[7]:      68138     71238     50911     51538     63167     56822     48349     49202     56643     54568     46139     41629     46110     44699     77149     82423
dram[8]:      67672     70266     49322     52817     65483     62854     58890     49981     49249     53391     56944     36784     51509     48143     77513     76204
dram[9]:      75997     69685     45614     43761     58601     60983     42905     49434     53918     49468     42074     47349     43659     49063     71032     71489
dram[10]:      68126     63520     52879     49219     59076     60679     44258     50648     55872     52648     43017     45864     47799     39584     69639     71972
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     87169    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893512 n_act=796 n_pre=780 n_req=2008 n_rd=7268 n_write=191 bw_util=0.003043
n_activity=40826 dram_eff=0.3654
bk0: 388a 4898312i bk1: 384a 4898108i bk2: 388a 4898718i bk3: 388a 4898665i bk4: 448a 4898618i bk5: 448a 4898744i bk6: 488a 4897998i bk7: 488a 4898206i bk8: 512a 4897790i bk9: 512a 4898047i bk10: 512a 4898172i bk11: 512a 4897956i bk12: 468a 4898352i bk13: 468a 4898350i bk14: 432a 4898575i bk15: 432a 4898319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.018914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893509 n_act=798 n_pre=782 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003043
n_activity=40995 dram_eff=0.3638
bk0: 384a 4898349i bk1: 384a 4898297i bk2: 388a 4898988i bk3: 388a 4898407i bk4: 448a 4898729i bk5: 448a 4898849i bk6: 488a 4898271i bk7: 488a 4898443i bk8: 512a 4898541i bk9: 512a 4898103i bk10: 512a 4898407i bk11: 512a 4898137i bk12: 468a 4898062i bk13: 468a 4898015i bk14: 432a 4897855i bk15: 432a 4897993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0189991
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893498 n_act=803 n_pre=787 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003043
n_activity=40336 dram_eff=0.3698
bk0: 384a 4898311i bk1: 384a 4897954i bk2: 388a 4898114i bk3: 388a 4898037i bk4: 448a 4898152i bk5: 448a 4898154i bk6: 488a 4897830i bk7: 488a 4898210i bk8: 512a 4898403i bk9: 512a 4897940i bk10: 512a 4897874i bk11: 512a 4897674i bk12: 468a 4897938i bk13: 468a 4898205i bk14: 432a 4898255i bk15: 432a 4897831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893491 n_act=808 n_pre=792 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003042
n_activity=40512 dram_eff=0.3681
bk0: 384a 4898976i bk1: 384a 4898877i bk2: 388a 4898745i bk3: 388a 4898577i bk4: 448a 4899303i bk5: 448a 4898570i bk6: 488a 4898671i bk7: 488a 4899060i bk8: 512a 4898521i bk9: 512a 4898232i bk10: 512a 4898589i bk11: 512a 4897965i bk12: 468a 4898434i bk13: 468a 4898156i bk14: 432a 4898123i bk15: 432a 4898448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0139481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893537 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003042
n_activity=40905 dram_eff=0.3646
bk0: 384a 4898257i bk1: 384a 4898150i bk2: 388a 4898410i bk3: 388a 4898502i bk4: 448a 4898947i bk5: 448a 4898785i bk6: 488a 4898209i bk7: 488a 4898203i bk8: 512a 4898469i bk9: 512a 4898283i bk10: 512a 4898449i bk11: 512a 4897738i bk12: 464a 4898654i bk13: 464a 4898599i bk14: 436a 4898539i bk15: 436a 4898174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893472 n_act=819 n_pre=803 n_req=2005 n_rd=7264 n_write=189 bw_util=0.00304
n_activity=40621 dram_eff=0.367
bk0: 384a 4898789i bk1: 384a 4898413i bk2: 388a 4899295i bk3: 388a 4899117i bk4: 448a 4898684i bk5: 448a 4898859i bk6: 488a 4898522i bk7: 488a 4899115i bk8: 512a 4898156i bk9: 512a 4898489i bk10: 512a 4898189i bk11: 512a 4898170i bk12: 464a 4898904i bk13: 464a 4898585i bk14: 436a 4898557i bk15: 436a 4898278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.013269
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893564 n_act=769 n_pre=753 n_req=2007 n_rd=7272 n_write=189 bw_util=0.003044
n_activity=39731 dram_eff=0.3756
bk0: 384a 4898630i bk1: 384a 4898452i bk2: 392a 4898980i bk3: 392a 4898486i bk4: 448a 4899480i bk5: 448a 4898940i bk6: 488a 4898690i bk7: 488a 4898577i bk8: 512a 4897874i bk9: 512a 4897594i bk10: 512a 4897820i bk11: 512a 4897771i bk12: 464a 4898318i bk13: 464a 4897936i bk14: 436a 4898749i bk15: 436a 4898656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0186538
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893600 n_act=755 n_pre=739 n_req=2011 n_rd=7256 n_write=197 bw_util=0.00304
n_activity=39904 dram_eff=0.3735
bk0: 384a 4898539i bk1: 384a 4898433i bk2: 392a 4898420i bk3: 392a 4898361i bk4: 448a 4899061i bk5: 448a 4898581i bk6: 488a 4898486i bk7: 488a 4898396i bk8: 512a 4898821i bk9: 512a 4898485i bk10: 512a 4898086i bk11: 512a 4897874i bk12: 464a 4898566i bk13: 464a 4898133i bk14: 428a 4898533i bk15: 428a 4898713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.019761
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893479 n_act=810 n_pre=794 n_req=2019 n_rd=7260 n_write=204 bw_util=0.003045
n_activity=41634 dram_eff=0.3586
bk0: 384a 4899203i bk1: 384a 4898876i bk2: 392a 4899164i bk3: 392a 4898645i bk4: 448a 4899201i bk5: 448a 4898672i bk6: 488a 4898709i bk7: 488a 4898567i bk8: 512a 4898344i bk9: 512a 4897958i bk10: 512a 4898144i bk11: 512a 4897783i bk12: 468a 4898309i bk13: 464a 4898399i bk14: 428a 4898878i bk15: 428a 4898673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0149926
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893572 n_act=768 n_pre=752 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003041
n_activity=39926 dram_eff=0.3734
bk0: 384a 4898427i bk1: 384a 4898243i bk2: 392a 4898118i bk3: 392a 4897799i bk4: 448a 4898678i bk5: 448a 4898449i bk6: 492a 4898651i bk7: 492a 4898461i bk8: 512a 4898865i bk9: 512a 4898422i bk10: 512a 4898336i bk11: 512a 4898291i bk12: 464a 4898433i bk13: 464a 4898379i bk14: 428a 4898736i bk15: 428a 4898194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0214468
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4902547 n_nop=4893488 n_act=810 n_pre=794 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003041
n_activity=40662 dram_eff=0.3667
bk0: 384a 4898480i bk1: 384a 4897984i bk2: 392a 4898163i bk3: 392a 4898643i bk4: 448a 4898342i bk5: 448a 4898560i bk6: 492a 4898255i bk7: 492a 4897997i bk8: 512a 4898103i bk9: 512a 4897950i bk10: 512a 4898689i bk11: 512a 4898592i bk12: 464a 4898299i bk13: 464a 4898027i bk14: 428a 4898168i bk15: 428a 4898530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0174742

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3442
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.64399
	minimum = 6
	maximum = 30
Network latency average = 7.62596
	minimum = 6
	maximum = 20
Slowest packet = 2366987
Flit latency average = 7.22228
	minimum = 6
	maximum = 19
Slowest flit = 4068999
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0106312
	minimum = 0.00817787 (at node 1)
	maximum = 0.0127779 (at node 28)
Accepted packet rate average = 0.0106312
	minimum = 0.00817787 (at node 1)
	maximum = 0.0127779 (at node 28)
Injected flit rate average = 0.0159468
	minimum = 0.00817787 (at node 1)
	maximum = 0.0254281 (at node 28)
Accepted flit rate average= 0.0159468
	minimum = 0.0117557 (at node 35)
	maximum = 0.0244058 (at node 22)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.4373 (19 samples)
	minimum = 6 (19 samples)
	maximum = 322.684 (19 samples)
Network latency average = 20.5623 (19 samples)
	minimum = 6 (19 samples)
	maximum = 246.263 (19 samples)
Flit latency average = 21.4562 (19 samples)
	minimum = 6 (19 samples)
	maximum = 245.474 (19 samples)
Fragmentation average = 0.00584508 (19 samples)
	minimum = 0 (19 samples)
	maximum = 75.6842 (19 samples)
Injected packet rate average = 0.0162606 (19 samples)
	minimum = 0.0120636 (19 samples)
	maximum = 0.0400414 (19 samples)
Accepted packet rate average = 0.0162606 (19 samples)
	minimum = 0.0120636 (19 samples)
	maximum = 0.0400414 (19 samples)
Injected flit rate average = 0.0255889 (19 samples)
	minimum = 0.0147252 (19 samples)
	maximum = 0.0576432 (19 samples)
Accepted flit rate average = 0.0255889 (19 samples)
	minimum = 0.0187692 (19 samples)
	maximum = 0.0744191 (19 samples)
Injected packet size average = 1.57367 (19 samples)
Accepted packet size average = 1.57367 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 20 sec (6500 sec)
gpgpu_simulation_rate = 4682 (inst/sec)
gpgpu_simulation_rate = 1062 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 967
gpu_sim_insn = 1114112
gpu_ipc =    1152.1323
gpu_tot_sim_cycle = 7132409
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.4235
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 787867
gpu_stall_icnt2sh    = 2483803
partiton_reqs_in_parallel = 21274
partiton_reqs_in_parallel_total    = 57297809
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0364
partiton_reqs_in_parallel_util = 21274
partiton_reqs_in_parallel_util_total    = 57297809
gpu_sim_cycle_parition_util = 967
gpu_tot_sim_cycle_parition_util    = 2639263
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7099
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.7421 GB/Sec
L2_BW_total  =      15.7780 GB/Sec
gpu_total_sim_rate=4848

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315596
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1819, 1914, 2112, 2136, 1753, 2029, 1911, 2070, 2044, 1854, 2202, 1903, 2258, 2031, 2053, 2097, 1182, 1527, 1461, 1366, 1212, 1407, 1507, 1205, 1460, 1708, 1511, 1466, 1463, 1550, 1405, 1618, 1534, 1569, 1207, 1529, 1261, 1202, 1678, 1312, 1726, 1574, 1231, 1359, 2002, 1493, 1202, 1266, 1376, 1355, 1540, 1531, 1513, 1484, 1180, 1428, 1231, 1292, 1252, 1465, 1335, 1351, 1807, 1089, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3239770
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3198821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3597739	W0_Idle:72297814	W0_Scoreboard:52513893	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 749 
maxdqlatency = 0 
maxmflatency = 377534 
averagemflatency = 1026 
max_icnt2mem_latency = 377281 
max_icnt2sh_latency = 6906551 
mrq_lat_table:16010 	282 	368 	1399 	734 	801 	913 	1081 	462 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	899970 	243835 	6531 	6405 	2586 	2445 	7299 	8808 	6275 	2309 	351 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	336562 	48045 	314919 	201620 	102755 	129428 	15210 	4411 	4329 	2287 	2482 	7283 	8781 	6200 	2309 	351 	298 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	257396 	226824 	367447 	36328 	3566 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	253895 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2578 	128 	94 	64 	62 	160 	198 	180 	73 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        16        12        12         9         8        12        14        13        12        16        16 
dram[1]:        17        16        15        16        12        12        24        14        12         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        11        11        12        12        12        10        14        16        16 
dram[3]:        16        16        16        16        13        11        12        11         8         8        14        12        18        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        11         8        13        11        10        16        12        10        15         8        16        10 
dram[6]:        16        16        15        15        10        18         9        12        16         8        14        11        10        16        16        16 
dram[7]:        17        16        15        14        12        16        11        10        17        14        15        15        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        17        10        14        10        12        16        10        16        16 
dram[9]:        16        16        15        16        10        12        12        17        14        14        14        14        24        17        16        16 
dram[10]:        17        16        14        14        10        11        12         9        14        16        16        14        16        12        16        16 
maximum service time to same row:
dram[0]:    233737    163131    108660    110076    422377    148484    226700    226637    187929    216219    333440    239468    233559    175501    174535    192027 
dram[1]:    169321    206335    173535    101590    268683    263470    207954    158361    175823    176101    195378    197657    195739    234533    113385    153696 
dram[2]:    192215    190159    110079    186130    229366    218819    167083    134634    323020    133278    214833    212128    184954    202772    252102    136010 
dram[3]:    209814     78144    173640    110526    161512    382364    125035    218819    216214    162484    244398    214392    151082    158911    145985    202602 
dram[4]:    245870    145876    132850    149368    382089    419766    135459    175230    203192    230973    312977    169329    108091    272913    145880    294891 
dram[5]:    169319    210176    173636    176329    284312    397636    224030    206757    289146    254327    260151    276129    181091    203208    156202    235672 
dram[6]:    122984    208401    165020    188475    422378    271289    299578    182612    287544    158907    317809    201780    319473    140669    177139     92372 
dram[7]:    173618    398565    282259    148483    227213    475326    346466    325087    158936    180355    250170    293348    313365    125581    157977    204381 
dram[8]:     87300     90619    127646    109515    169574    276494    207422    213584    226630    178327    201311    243034    190537    204896    198570    180277 
dram[9]:    158904    131436    182347    314795    212314    271290    157243    122437    171930    216215    174529    218907    182350    161582    180060    316634 
dram[10]:     96383    106803    132597    193706    477986    267715    224793    171353    293584    175716    248706    250001    200189    229916    143970    263751 
average row accesses per activate:
dram[0]:  2.255814  2.204545  2.302325  2.152174  2.844445  3.878788  2.464286  2.225806  2.360656  2.618182  2.526316  2.440678  2.481482  2.680000  2.553191  3.000000 
dram[1]:  2.694444  2.461539  1.849057  2.450000  2.931818  2.909091  2.800000  2.603774  2.735849  2.400000  2.149254  2.666667  2.557692  2.812500  2.420000  2.181818 
dram[2]:  2.181818  2.181818  2.106383  2.041667  2.909091  2.976744  2.438596  2.413793  2.959184  2.589286  2.571429  2.360656  2.680000  2.680000  2.469388  2.553191 
dram[3]:  2.461539  2.400000  2.200000  2.227273  2.723404  2.388889  2.438596  2.895833  2.500000  2.164179  2.400000  2.769231  3.022727  2.891304  1.935484  2.666667 
dram[4]:  2.526316  2.285714  2.085106  2.085106  3.047619  2.388889  2.190476  2.396552  2.571429  2.654546  2.880000  2.636364  2.869565  2.808511  3.025000  2.711111 
dram[5]:  2.133333  2.232558  2.041667  2.227273  2.687500  2.782609  2.725490  2.241935  2.666667  2.666667  2.482759  2.482759  2.357143  2.400000  2.750000  2.283019 
dram[6]:  2.285714  2.461539  2.302325  2.040816  3.225000  3.657143  2.760000  2.653846  2.526316  2.338710  2.769231  2.823529  2.538461  2.400000  2.813953  2.574468 
dram[7]:  2.621622  2.666667  2.127660  1.724138  3.047619  2.765957  2.957447  2.816327  3.340909  3.200000  2.636364  2.788461  2.829787  2.357143  2.163636  3.105263 
dram[8]:  2.461539  2.000000  2.083333  1.960784  3.047619  2.388889  2.725490  2.877551  2.618182  2.517241  2.440678  2.807692  2.692308  2.400000  2.448980  2.458333 
dram[9]:  2.232558  2.594594  2.222222  2.061224  2.782609  2.723404  2.500000  2.500000  2.769231  2.618182  3.063830  3.000000  2.933333  2.770833  2.479167  2.565217 
dram[10]:  2.365854  2.086957  1.923077  2.325581  2.285714  2.723404  2.438596  2.171875  2.416667  2.769231  2.880000  2.769231  2.660000  2.808511  2.644444  2.479167 
average row locality = 22101/8720 = 2.534518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        16        17        17        12        12 
dram[1]:         1         0         1         1        17        16        18        16        17        16        16        16        16        18        13        12 
dram[2]:         0         0         2         1        16        16        17        18        17        17        16        16        17        17        13        12 
dram[3]:         0         0         2         1        16        17        17        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        16        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        17        16        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        16        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        16        19        16        17        17        17        16        12        11 
dram[8]:         0         0         2         2        16        17        17        19        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        16        16        16        16        16        17        12        11 
dram[10]:         1         0         2         2        16        16        16        16        17        16        16        16        17        16        12        12 
total reads: 2125
min_bank_accesses = 0!
chip skew: 204/189 = 1.08
average mf latency per bank:
dram[0]:      77282     71300     48390     50479     55279     62629     40992     56285     50942     58230     38516     43648     49005     42624     65914     72157
dram[1]:      79345     79035     46563     49005     62980     61090     57601     55063     50715     58486     43704     44105     42990     39924     62506     68804
dram[2]:      79211     86310     45582     49073     59970     58800     50846     43088     54335     54667     49187     47283     42947     49282     79073     74440
dram[3]:      79063     74916     48322     43772     63778     57053     52700     50329     46941     55555     44810     42310     45511     52695     71607     69061
dram[4]:      74001     69748     47078     48865     52296     56643     42822     54347     56579     45108     39666     44229     48604     48085     78291     65018
dram[5]:      73403     68428     54773     50923     59150     55159     48457     42481     45652     56813     43671     52939     43874     48800     63044     71500
dram[6]:      73049     76235     52569     47587     56991     65921     47284     46033     48268     65030     40098     42929     42630     44319     72762     71363
dram[7]:      68187     71288     50985     51612     63167     56822     48349     49202     56643     54568     46139     41629     46110     44699     77149     82423
dram[8]:      67722     70315     49396     52892     65483     62854     58890     49981     49249     53391     56944     36784     51509     48143     77513     76204
dram[9]:      76047     69735     45688     43834     58601     60983     42905     49434     53918     49468     42074     47349     43659     49063     71032     71489
dram[10]:      68176     63570     52953     49293     59076     60679     44258     50648     55872     52648     43017     45864     47799     39584     69639     71972
maximum mf latency per bank:
dram[0]:     377501    210639    236614    202823     87169    314995     88173    341063    325431    351475    275543    283395    315129    320206    221040    361907
dram[1]:     210605    374934    231451    231455    364513    239217    367105    372321    348888    372293    338439    283409    273055    314980    145674    312366
dram[2]:     249571    374935    173154    236598    213143    314996    343660    359294    335830    372309    346271    293797    291181    320181    361896    312366
dram[3]:     228833    135190    260030    161516    364524    148477    374916    356695    296444    372311    346273    335855    304236    320182    359310    359296
dram[4]:     249627    197794    181974    236659    106984    122410    343664    372330    372312    325429    114684    341044    317610    320216    312368    359309
dram[5]:     228834    210537    312412    200400    195025    106854    346223    205608    369696    369713    283457    338456    262656    304192    312368    333240
dram[6]:     228788    374932    260022    236612    164159    364516    343663    346233    330663    351486    341057    247043    320195    309423    241776    221026
dram[7]:     249653    377534    205612    312400    306800    174533    372341    356685    330617    354078    346271    348858    252242    317584    361898    364495
dram[8]:     158720    135228    202811    312402    239241    239248    374903    354067    372308    372309    348856    182151    168963    320195    364506    333259
dram[9]:     210608    200396    236587    312416    288659    213128    265107    359276    351475    351478    299059    346271    272964    317626    361899    361902
dram[10]:     205606    210507    312399    259988    270435    270412    374916    354082    372309    333216    338452    348843    317622    166416    359306    330639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895306 n_act=796 n_pre=780 n_req=2008 n_rd=7268 n_write=191 bw_util=0.003042
n_activity=40826 dram_eff=0.3654
bk0: 388a 4900106i bk1: 384a 4899902i bk2: 388a 4900512i bk3: 388a 4900459i bk4: 448a 4900412i bk5: 448a 4900538i bk6: 488a 4899792i bk7: 488a 4900000i bk8: 512a 4899584i bk9: 512a 4899841i bk10: 512a 4899966i bk11: 512a 4899750i bk12: 468a 4900146i bk13: 468a 4900144i bk14: 432a 4900369i bk15: 432a 4900113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0189071
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895303 n_act=798 n_pre=782 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003041
n_activity=40995 dram_eff=0.3638
bk0: 384a 4900143i bk1: 384a 4900091i bk2: 388a 4900782i bk3: 388a 4900201i bk4: 448a 4900523i bk5: 448a 4900643i bk6: 488a 4900065i bk7: 488a 4900237i bk8: 512a 4900335i bk9: 512a 4899897i bk10: 512a 4900201i bk11: 512a 4899931i bk12: 468a 4899856i bk13: 468a 4899809i bk14: 432a 4899649i bk15: 432a 4899787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0189922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895292 n_act=803 n_pre=787 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003042
n_activity=40336 dram_eff=0.3698
bk0: 384a 4900105i bk1: 384a 4899748i bk2: 388a 4899908i bk3: 388a 4899831i bk4: 448a 4899946i bk5: 448a 4899948i bk6: 488a 4899624i bk7: 488a 4900004i bk8: 512a 4900197i bk9: 512a 4899734i bk10: 512a 4899668i bk11: 512a 4899468i bk12: 468a 4899732i bk13: 468a 4899999i bk14: 432a 4900049i bk15: 432a 4899625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895285 n_act=808 n_pre=792 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003041
n_activity=40512 dram_eff=0.3681
bk0: 384a 4900770i bk1: 384a 4900671i bk2: 388a 4900539i bk3: 388a 4900371i bk4: 448a 4901097i bk5: 448a 4900364i bk6: 488a 4900465i bk7: 488a 4900854i bk8: 512a 4900315i bk9: 512a 4900026i bk10: 512a 4900383i bk11: 512a 4899759i bk12: 468a 4900228i bk13: 468a 4899950i bk14: 432a 4899917i bk15: 432a 4900242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.013943
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895331 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003041
n_activity=40905 dram_eff=0.3646
bk0: 384a 4900051i bk1: 384a 4899944i bk2: 388a 4900204i bk3: 388a 4900296i bk4: 448a 4900741i bk5: 448a 4900579i bk6: 488a 4900003i bk7: 488a 4899997i bk8: 512a 4900263i bk9: 512a 4900077i bk10: 512a 4900243i bk11: 512a 4899532i bk12: 464a 4900448i bk13: 464a 4900393i bk14: 436a 4900333i bk15: 436a 4899968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221343
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895266 n_act=819 n_pre=803 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003039
n_activity=40621 dram_eff=0.367
bk0: 384a 4900583i bk1: 384a 4900207i bk2: 388a 4901089i bk3: 388a 4900911i bk4: 448a 4900478i bk5: 448a 4900653i bk6: 488a 4900316i bk7: 488a 4900909i bk8: 512a 4899950i bk9: 512a 4900283i bk10: 512a 4899983i bk11: 512a 4899964i bk12: 464a 4900698i bk13: 464a 4900379i bk14: 436a 4900351i bk15: 436a 4900072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0132642
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895358 n_act=769 n_pre=753 n_req=2007 n_rd=7272 n_write=189 bw_util=0.003043
n_activity=39731 dram_eff=0.3756
bk0: 384a 4900424i bk1: 384a 4900246i bk2: 392a 4900774i bk3: 392a 4900280i bk4: 448a 4901274i bk5: 448a 4900734i bk6: 488a 4900484i bk7: 488a 4900371i bk8: 512a 4899668i bk9: 512a 4899388i bk10: 512a 4899614i bk11: 512a 4899565i bk12: 464a 4900112i bk13: 464a 4899730i bk14: 436a 4900543i bk15: 436a 4900450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0186469
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895394 n_act=755 n_pre=739 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003039
n_activity=39904 dram_eff=0.3735
bk0: 384a 4900333i bk1: 384a 4900227i bk2: 392a 4900214i bk3: 392a 4900155i bk4: 448a 4900855i bk5: 448a 4900375i bk6: 488a 4900280i bk7: 488a 4900190i bk8: 512a 4900615i bk9: 512a 4900279i bk10: 512a 4899880i bk11: 512a 4899668i bk12: 464a 4900360i bk13: 464a 4899927i bk14: 428a 4900327i bk15: 428a 4900507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0197537
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895273 n_act=810 n_pre=794 n_req=2019 n_rd=7260 n_write=204 bw_util=0.003044
n_activity=41634 dram_eff=0.3586
bk0: 384a 4900997i bk1: 384a 4900670i bk2: 392a 4900958i bk3: 392a 4900439i bk4: 448a 4900995i bk5: 448a 4900466i bk6: 488a 4900503i bk7: 488a 4900361i bk8: 512a 4900138i bk9: 512a 4899752i bk10: 512a 4899938i bk11: 512a 4899577i bk12: 468a 4900103i bk13: 464a 4900193i bk14: 428a 4900672i bk15: 428a 4900467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0149871
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895366 n_act=768 n_pre=752 n_req=2007 n_rd=7264 n_write=191 bw_util=0.00304
n_activity=39926 dram_eff=0.3734
bk0: 384a 4900221i bk1: 384a 4900037i bk2: 392a 4899912i bk3: 392a 4899593i bk4: 448a 4900472i bk5: 448a 4900243i bk6: 492a 4900445i bk7: 492a 4900255i bk8: 512a 4900659i bk9: 512a 4900216i bk10: 512a 4900130i bk11: 512a 4900085i bk12: 464a 4900227i bk13: 464a 4900173i bk14: 428a 4900530i bk15: 428a 4899988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.021439
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4904341 n_nop=4895282 n_act=810 n_pre=794 n_req=2007 n_rd=7264 n_write=191 bw_util=0.00304
n_activity=40662 dram_eff=0.3667
bk0: 384a 4900274i bk1: 384a 4899778i bk2: 392a 4899957i bk3: 392a 4900437i bk4: 448a 4900136i bk5: 448a 4900354i bk6: 492a 4900049i bk7: 492a 4899791i bk8: 512a 4899897i bk9: 512a 4899744i bk10: 512a 4900483i bk11: 512a 4900386i bk12: 464a 4900093i bk13: 464a 4899821i bk14: 428a 4899962i bk15: 428a 4900324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0174678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3442
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92944
	minimum = 6
	maximum = 29
Network latency average = 8.80762
	minimum = 6
	maximum = 25
Slowest packet = 2371204
Flit latency average = 8.44987
	minimum = 6
	maximum = 24
Slowest flit = 4075262
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0424017
	minimum = 0.0331263 (at node 1)
	maximum = 0.0496894 (at node 34)
Accepted packet rate average = 0.0424017
	minimum = 0.0331263 (at node 1)
	maximum = 0.0496894 (at node 34)
Injected flit rate average = 0.0636025
	minimum = 0.0331263 (at node 1)
	maximum = 0.0993789 (at node 34)
Accepted flit rate average= 0.0636025
	minimum = 0.047619 (at node 28)
	maximum = 0.0828157 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2119 (20 samples)
	minimum = 6 (20 samples)
	maximum = 308 (20 samples)
Network latency average = 19.9746 (20 samples)
	minimum = 6 (20 samples)
	maximum = 235.2 (20 samples)
Flit latency average = 20.8059 (20 samples)
	minimum = 6 (20 samples)
	maximum = 234.4 (20 samples)
Fragmentation average = 0.00555283 (20 samples)
	minimum = 0 (20 samples)
	maximum = 71.9 (20 samples)
Injected packet rate average = 0.0175676 (20 samples)
	minimum = 0.0131168 (20 samples)
	maximum = 0.0405238 (20 samples)
Accepted packet rate average = 0.0175676 (20 samples)
	minimum = 0.0131168 (20 samples)
	maximum = 0.0405238 (20 samples)
Injected flit rate average = 0.0274895 (20 samples)
	minimum = 0.0156452 (20 samples)
	maximum = 0.0597299 (20 samples)
Accepted flit rate average = 0.0274895 (20 samples)
	minimum = 0.0202117 (20 samples)
	maximum = 0.0748389 (20 samples)
Injected packet size average = 1.56478 (20 samples)
Accepted packet size average = 1.56478 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 27 sec (6507 sec)
gpgpu_simulation_rate = 4848 (inst/sec)
gpgpu_simulation_rate = 1096 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 41073 Tlb_hit: 38905 Tlb_miss: 2168 Tlb_hit_rate: 0.947216
Shader1: Tlb_access: 41890 Tlb_hit: 39742 Tlb_miss: 2148 Tlb_hit_rate: 0.948723
Shader2: Tlb_access: 41355 Tlb_hit: 39256 Tlb_miss: 2099 Tlb_hit_rate: 0.949244
Shader3: Tlb_access: 39278 Tlb_hit: 37127 Tlb_miss: 2151 Tlb_hit_rate: 0.945237
Shader4: Tlb_access: 43926 Tlb_hit: 41692 Tlb_miss: 2234 Tlb_hit_rate: 0.949142
Shader5: Tlb_access: 43605 Tlb_hit: 41343 Tlb_miss: 2262 Tlb_hit_rate: 0.948125
Shader6: Tlb_access: 44075 Tlb_hit: 41802 Tlb_miss: 2273 Tlb_hit_rate: 0.948429
Shader7: Tlb_access: 45180 Tlb_hit: 42898 Tlb_miss: 2282 Tlb_hit_rate: 0.949491
Shader8: Tlb_access: 45433 Tlb_hit: 43109 Tlb_miss: 2324 Tlb_hit_rate: 0.948848
Shader9: Tlb_access: 47271 Tlb_hit: 44880 Tlb_miss: 2391 Tlb_hit_rate: 0.949419
Shader10: Tlb_access: 45457 Tlb_hit: 43117 Tlb_miss: 2340 Tlb_hit_rate: 0.948523
Shader11: Tlb_access: 46608 Tlb_hit: 44212 Tlb_miss: 2396 Tlb_hit_rate: 0.948593
Shader12: Tlb_access: 44591 Tlb_hit: 42243 Tlb_miss: 2348 Tlb_hit_rate: 0.947344
Shader13: Tlb_access: 44925 Tlb_hit: 42592 Tlb_miss: 2333 Tlb_hit_rate: 0.948069
Shader14: Tlb_access: 43460 Tlb_hit: 41112 Tlb_miss: 2348 Tlb_hit_rate: 0.945973
Shader15: Tlb_access: 44345 Tlb_hit: 41976 Tlb_miss: 2369 Tlb_hit_rate: 0.946578
Shader16: Tlb_access: 42747 Tlb_hit: 40582 Tlb_miss: 2165 Tlb_hit_rate: 0.949353
Shader17: Tlb_access: 41760 Tlb_hit: 39477 Tlb_miss: 2283 Tlb_hit_rate: 0.945330
Shader18: Tlb_access: 42130 Tlb_hit: 39849 Tlb_miss: 2281 Tlb_hit_rate: 0.945858
Shader19: Tlb_access: 42328 Tlb_hit: 39993 Tlb_miss: 2335 Tlb_hit_rate: 0.944836
Shader20: Tlb_access: 38027 Tlb_hit: 35946 Tlb_miss: 2081 Tlb_hit_rate: 0.945276
Shader21: Tlb_access: 38926 Tlb_hit: 36784 Tlb_miss: 2142 Tlb_hit_rate: 0.944973
Shader22: Tlb_access: 39569 Tlb_hit: 37405 Tlb_miss: 2164 Tlb_hit_rate: 0.945311
Shader23: Tlb_access: 38075 Tlb_hit: 35926 Tlb_miss: 2149 Tlb_hit_rate: 0.943559
Shader24: Tlb_access: 37615 Tlb_hit: 35610 Tlb_miss: 2005 Tlb_hit_rate: 0.946697
Shader25: Tlb_access: 38406 Tlb_hit: 36369 Tlb_miss: 2037 Tlb_hit_rate: 0.946961
Shader26: Tlb_access: 38215 Tlb_hit: 36162 Tlb_miss: 2053 Tlb_hit_rate: 0.946278
Shader27: Tlb_access: 38457 Tlb_hit: 36450 Tlb_miss: 2007 Tlb_hit_rate: 0.947812
Tlb_tot_access: 1178727 Tlb_tot_hit: 1116559, Tlb_tot_miss: 62168, Tlb_tot_hit_rate: 0.947258
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 260 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader1: Tlb_validate: 265 Tlb_invalidate: 193 Tlb_evict: 0 Tlb_page_evict: 193
Shader2: Tlb_validate: 258 Tlb_invalidate: 200 Tlb_evict: 0 Tlb_page_evict: 200
Shader3: Tlb_validate: 258 Tlb_invalidate: 193 Tlb_evict: 0 Tlb_page_evict: 193
Shader4: Tlb_validate: 265 Tlb_invalidate: 192 Tlb_evict: 0 Tlb_page_evict: 192
Shader5: Tlb_validate: 267 Tlb_invalidate: 199 Tlb_evict: 0 Tlb_page_evict: 199
Shader6: Tlb_validate: 258 Tlb_invalidate: 189 Tlb_evict: 0 Tlb_page_evict: 189
Shader7: Tlb_validate: 265 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader8: Tlb_validate: 270 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader9: Tlb_validate: 275 Tlb_invalidate: 199 Tlb_evict: 0 Tlb_page_evict: 199
Shader10: Tlb_validate: 262 Tlb_invalidate: 189 Tlb_evict: 0 Tlb_page_evict: 189
Shader11: Tlb_validate: 262 Tlb_invalidate: 197 Tlb_evict: 0 Tlb_page_evict: 197
Shader12: Tlb_validate: 268 Tlb_invalidate: 195 Tlb_evict: 0 Tlb_page_evict: 195
Shader13: Tlb_validate: 270 Tlb_invalidate: 194 Tlb_evict: 0 Tlb_page_evict: 194
Shader14: Tlb_validate: 274 Tlb_invalidate: 200 Tlb_evict: 0 Tlb_page_evict: 200
Shader15: Tlb_validate: 266 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader16: Tlb_validate: 278 Tlb_invalidate: 209 Tlb_evict: 0 Tlb_page_evict: 209
Shader17: Tlb_validate: 257 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader18: Tlb_validate: 270 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader19: Tlb_validate: 265 Tlb_invalidate: 188 Tlb_evict: 0 Tlb_page_evict: 188
Shader20: Tlb_validate: 263 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader21: Tlb_validate: 260 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader22: Tlb_validate: 262 Tlb_invalidate: 199 Tlb_evict: 0 Tlb_page_evict: 199
Shader23: Tlb_validate: 258 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader24: Tlb_validate: 260 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader25: Tlb_validate: 257 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader26: Tlb_validate: 266 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader27: Tlb_validate: 262 Tlb_invalidate: 193 Tlb_evict: 0 Tlb_page_evict: 193
Tlb_tot_valiate: 7401 Tlb_invalidate: 5400, Tlb_tot_evict: 0, Tlb_tot_evict page: 5400
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525285 Trashed: 1 | Total 33
Shader1: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Total 30
Shader2: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Total 32
Shader3: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525285 Trashed: 1 | Page: 525369 Trashed: 1 | Total 34
Shader4: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525119 Trashed: 1 | Total 33
Shader5: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 3 | Page: 525218 Trashed: 1 | Total 31
Shader6: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Total 32
Shader7: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525297 Trashed: 1 | Total 33
Shader8: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525384 Trashed: 1 | Total 33
Shader9: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525134 Trashed: 1 | Total 32
Shader10: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Total 33
Shader11: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525320 Trashed: 1 | Total 33
Shader12: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525228 Trashed: 1 | Total 33
Shader13: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525063 Trashed: 1 | Page: 525399 Trashed: 1 | Total 33
Shader14: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525066 Trashed: 1 | Page: 525245 Trashed: 1 | Total 34
Shader15: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525331 Trashed: 1 | Page: 525405 Trashed: 1 | Total 34
Shader16: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525408 Trashed: 1 | Total 32
Shader17: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525083 Trashed: 1 | Total 31
Shader18: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525099 Trashed: 1 | Page: 525173 Trashed: 1 | Page: 525414 Trashed: 1 | Total 35
Shader19: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Total 32
Shader20: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525420 Trashed: 1 | Total 32
Shader21: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Total 30
Shader22: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Total 32
Shader23: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Total 31
Shader24: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525095 Trashed: 1 | Total 33
Shader25: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Total 30
Shader26: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525196 Trashed: 1 | Page: 525270 Trashed: 1 | Page: 525364 Trashed: 1 | Page: 525365 Trashed: 1 | Total 36
Shader27: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525273 Trashed: 1 | Total 33
Tlb_tot_thrash: 910
========================================Page fault statistics==============================
Shader0: Page_table_access:2168 Page_hit: 1518 Page_miss: 650 Page_hit_rate: 0.700185
Shader1: Page_table_access:2148 Page_hit: 1572 Page_miss: 576 Page_hit_rate: 0.731844
Shader2: Page_table_access:2099 Page_hit: 1649 Page_miss: 450 Page_hit_rate: 0.785612
Shader3: Page_table_access:2151 Page_hit: 1618 Page_miss: 533 Page_hit_rate: 0.752208
Shader4: Page_table_access:2234 Page_hit: 1688 Page_miss: 546 Page_hit_rate: 0.755595
Shader5: Page_table_access:2262 Page_hit: 1618 Page_miss: 644 Page_hit_rate: 0.715296
Shader6: Page_table_access:2273 Page_hit: 1498 Page_miss: 775 Page_hit_rate: 0.659041
Shader7: Page_table_access:2282 Page_hit: 1627 Page_miss: 655 Page_hit_rate: 0.712971
Shader8: Page_table_access:2324 Page_hit: 1593 Page_miss: 731 Page_hit_rate: 0.685456
Shader9: Page_table_access:2391 Page_hit: 1827 Page_miss: 564 Page_hit_rate: 0.764115
Shader10: Page_table_access:2340 Page_hit: 1786 Page_miss: 554 Page_hit_rate: 0.763248
Shader11: Page_table_access:2396 Page_hit: 1816 Page_miss: 580 Page_hit_rate: 0.757930
Shader12: Page_table_access:2348 Page_hit: 1880 Page_miss: 468 Page_hit_rate: 0.800681
Shader13: Page_table_access:2333 Page_hit: 1627 Page_miss: 706 Page_hit_rate: 0.697385
Shader14: Page_table_access:2348 Page_hit: 1763 Page_miss: 585 Page_hit_rate: 0.750852
Shader15: Page_table_access:2369 Page_hit: 1812 Page_miss: 557 Page_hit_rate: 0.764880
Shader16: Page_table_access:2165 Page_hit: 1527 Page_miss: 638 Page_hit_rate: 0.705312
Shader17: Page_table_access:2283 Page_hit: 1733 Page_miss: 550 Page_hit_rate: 0.759089
Shader18: Page_table_access:2281 Page_hit: 1625 Page_miss: 656 Page_hit_rate: 0.712407
Shader19: Page_table_access:2335 Page_hit: 1592 Page_miss: 743 Page_hit_rate: 0.681799
Shader20: Page_table_access:2081 Page_hit: 1399 Page_miss: 682 Page_hit_rate: 0.672273
Shader21: Page_table_access:2142 Page_hit: 1605 Page_miss: 537 Page_hit_rate: 0.749300
Shader22: Page_table_access:2164 Page_hit: 1661 Page_miss: 503 Page_hit_rate: 0.767560
Shader23: Page_table_access:2149 Page_hit: 1675 Page_miss: 474 Page_hit_rate: 0.779432
Shader24: Page_table_access:2005 Page_hit: 1492 Page_miss: 513 Page_hit_rate: 0.744140
Shader25: Page_table_access:2037 Page_hit: 1558 Page_miss: 479 Page_hit_rate: 0.764850
Shader26: Page_table_access:2053 Page_hit: 1555 Page_miss: 498 Page_hit_rate: 0.757428
Shader27: Page_table_access:2007 Page_hit: 1513 Page_miss: 494 Page_hit_rate: 0.753861
Page_table_tot_access: 62168 Page_tot_hit: 45827, Page_tot_miss 16341, Page_tot_hit_rate: 0.737148 Page_tot_fault: 725 Page_tot_pending: 15616
Total_memory_access_page_fault: 725, Average_latency: 4007489.250000
========================================Page thrashing statistics==============================
Page_validate: 1457 Page_evict_dirty: 72 Page_evict_not_dirty: 805
Page: 524869 Thrashed: 1
Page: 524870 Thrashed: 1
Page: 524871 Thrashed: 1
Page: 524873 Thrashed: 1
Page: 524874 Thrashed: 2
Page: 524875 Thrashed: 1
Page: 524877 Thrashed: 1
Page: 524878 Thrashed: 2
Page: 524879 Thrashed: 1
Page: 524880 Thrashed: 2
Page: 524881 Thrashed: 3
Page: 524884 Thrashed: 2
Page: 524885 Thrashed: 2
Page: 524886 Thrashed: 1
Page: 524887 Thrashed: 2
Page: 524889 Thrashed: 1
Page: 524890 Thrashed: 1
Page: 524891 Thrashed: 2
Page: 524892 Thrashed: 2
Page: 524893 Thrashed: 1
Page: 524895 Thrashed: 1
Page: 524896 Thrashed: 3
Page: 524897 Thrashed: 1
Page: 524898 Thrashed: 1
Page: 524900 Thrashed: 1
Page: 524901 Thrashed: 1
Page: 524902 Thrashed: 1
Page: 524903 Thrashed: 1
Page: 524904 Thrashed: 1
Page: 524905 Thrashed: 1
Page: 524906 Thrashed: 2
Page: 524907 Thrashed: 1
Page: 524908 Thrashed: 1
Page: 524909 Thrashed: 2
Page: 524910 Thrashed: 1
Page: 524911 Thrashed: 1
Page: 524912 Thrashed: 1
Page: 524913 Thrashed: 1
Page: 524914 Thrashed: 1
Page: 524915 Thrashed: 1
Page: 524916 Thrashed: 1
Page: 524918 Thrashed: 1
Page: 524920 Thrashed: 1
Page: 524921 Thrashed: 1
Page: 524922 Thrashed: 1
Page: 524923 Thrashed: 2
Page: 524924 Thrashed: 1
Page: 524925 Thrashed: 1
Page: 524926 Thrashed: 1
Page: 524927 Thrashed: 1
Page: 524928 Thrashed: 1
Page: 524929 Thrashed: 1
Page: 524930 Thrashed: 1
Page: 524931 Thrashed: 1
Page: 524932 Thrashed: 1
Page: 524934 Thrashed: 1
Page: 524935 Thrashed: 1
Page: 524936 Thrashed: 1
Page: 524937 Thrashed: 1
Page: 524938 Thrashed: 1
Page: 524940 Thrashed: 1
Page: 524941 Thrashed: 1
Page: 524942 Thrashed: 1
Page: 524943 Thrashed: 1
Page: 524944 Thrashed: 1
Page: 524945 Thrashed: 1
Page: 524946 Thrashed: 1
Page: 524949 Thrashed: 1
Page: 524951 Thrashed: 1
Page: 524953 Thrashed: 1
Page: 524955 Thrashed: 1
Page: 524956 Thrashed: 1
Page: 524957 Thrashed: 1
Page: 524958 Thrashed: 1
Page: 524959 Thrashed: 1
Page: 524961 Thrashed: 1
Page: 524962 Thrashed: 1
Page: 524963 Thrashed: 1
Page: 524965 Thrashed: 1
Page: 524966 Thrashed: 1
Page: 524967 Thrashed: 1
Page: 524968 Thrashed: 1
Page: 524970 Thrashed: 1
Page: 524972 Thrashed: 1
Page: 524973 Thrashed: 1
Page: 524974 Thrashed: 1
Page: 524976 Thrashed: 1
Page: 524978 Thrashed: 1
Page: 524980 Thrashed: 1
Page: 524981 Thrashed: 4
Page: 524982 Thrashed: 3
Page: 524983 Thrashed: 3
Page: 524984 Thrashed: 2
Page: 524985 Thrashed: 3
Page: 524986 Thrashed: 3
Page: 524987 Thrashed: 3
Page: 524988 Thrashed: 3
Page: 524989 Thrashed: 3
Page: 524990 Thrashed: 4
Page: 524991 Thrashed: 3
Page: 524992 Thrashed: 3
Page: 524993 Thrashed: 3
Page: 524994 Thrashed: 4
Page: 524995 Thrashed: 3
Page: 524996 Thrashed: 3
Page: 524997 Thrashed: 4
Page: 524998 Thrashed: 4
Page: 524999 Thrashed: 4
Page: 525000 Thrashed: 4
Page: 525001 Thrashed: 4
Page: 525002 Thrashed: 4
Page: 525003 Thrashed: 4
Page: 525004 Thrashed: 4
Page: 525005 Thrashed: 4
Page: 525006 Thrashed: 4
Page: 525007 Thrashed: 4
Page: 525008 Thrashed: 4
Page: 525009 Thrashed: 4
Page: 525010 Thrashed: 4
Page: 525045 Thrashed: 3
Page: 525046 Thrashed: 1
Page: 525047 Thrashed: 2
Page: 525048 Thrashed: 2
Page: 525049 Thrashed: 2
Page: 525050 Thrashed: 1
Page: 525051 Thrashed: 3
Page: 525052 Thrashed: 2
Page: 525054 Thrashed: 3
Page: 525055 Thrashed: 1
Page: 525056 Thrashed: 1
Page: 525057 Thrashed: 3
Page: 525058 Thrashed: 1
Page: 525059 Thrashed: 2
Page: 525060 Thrashed: 3
Page: 525061 Thrashed: 3
Page: 525063 Thrashed: 1
Page: 525064 Thrashed: 1
Page: 525065 Thrashed: 1
Page: 525066 Thrashed: 1
Page: 525068 Thrashed: 2
Page: 525069 Thrashed: 1
Page: 525072 Thrashed: 2
Page: 525073 Thrashed: 1
Page: 525074 Thrashed: 1
Page: 525075 Thrashed: 2
Page: 525077 Thrashed: 3
Page: 525078 Thrashed: 3
Page: 525079 Thrashed: 3
Page: 525080 Thrashed: 2
Page: 525081 Thrashed: 3
Page: 525082 Thrashed: 2
Page: 525083 Thrashed: 1
Page: 525084 Thrashed: 1
Page: 525085 Thrashed: 1
Page: 525086 Thrashed: 2
Page: 525087 Thrashed: 2
Page: 525088 Thrashed: 1
Page: 525090 Thrashed: 2
Page: 525091 Thrashed: 2
Page: 525092 Thrashed: 1
Page: 525093 Thrashed: 2
Page: 525094 Thrashed: 2
Page: 525095 Thrashed: 2
Page: 525096 Thrashed: 1
Page: 525097 Thrashed: 2
Page: 525098 Thrashed: 2
Page: 525099 Thrashed: 2
Page: 525100 Thrashed: 2
Page: 525101 Thrashed: 2
Page: 525103 Thrashed: 2
Page: 525104 Thrashed: 1
Page: 525105 Thrashed: 3
Page: 525106 Thrashed: 2
Page: 525107 Thrashed: 2
Page: 525108 Thrashed: 2
Page: 525109 Thrashed: 2
Page: 525110 Thrashed: 1
Page: 525111 Thrashed: 2
Page: 525112 Thrashed: 1
Page: 525113 Thrashed: 1
Page: 525114 Thrashed: 2
Page: 525115 Thrashed: 2
Page: 525116 Thrashed: 3
Page: 525117 Thrashed: 2
Page: 525118 Thrashed: 2
Page: 525119 Thrashed: 3
Page: 525120 Thrashed: 3
Page: 525122 Thrashed: 2
Page: 525123 Thrashed: 2
Page: 525124 Thrashed: 2
Page: 525125 Thrashed: 1
Page: 525126 Thrashed: 3
Page: 525127 Thrashed: 2
Page: 525129 Thrashed: 1
Page: 525130 Thrashed: 1
Page: 525131 Thrashed: 1
Page: 525134 Thrashed: 1
Page: 525135 Thrashed: 1
Page: 525137 Thrashed: 1
Page: 525138 Thrashed: 1
Page: 525139 Thrashed: 1
Page: 525140 Thrashed: 1
Page: 525141 Thrashed: 2
Page: 525142 Thrashed: 1
Page: 525143 Thrashed: 1
Page: 525144 Thrashed: 2
Page: 525145 Thrashed: 2
Page: 525146 Thrashed: 1
Page: 525147 Thrashed: 2
Page: 525148 Thrashed: 2
Page: 525149 Thrashed: 1
Page: 525151 Thrashed: 1
Page: 525153 Thrashed: 1
Page: 525154 Thrashed: 1
Page: 525156 Thrashed: 1
Page: 525157 Thrashed: 2
Page: 525158 Thrashed: 2
Page: 525159 Thrashed: 1
Page: 525160 Thrashed: 1
Page: 525161 Thrashed: 1
Page: 525162 Thrashed: 2
Page: 525163 Thrashed: 3
Page: 525164 Thrashed: 1
Page: 525165 Thrashed: 2
Page: 525166 Thrashed: 2
Page: 525167 Thrashed: 1
Page: 525168 Thrashed: 1
Page: 525169 Thrashed: 1
Page: 525170 Thrashed: 1
Page: 525171 Thrashed: 2
Page: 525172 Thrashed: 1
Page: 525173 Thrashed: 2
Page: 525174 Thrashed: 2
Page: 525175 Thrashed: 2
Page: 525176 Thrashed: 1
Page: 525177 Thrashed: 1
Page: 525178 Thrashed: 2
Page: 525179 Thrashed: 1
Page: 525180 Thrashed: 1
Page: 525181 Thrashed: 1
Page: 525182 Thrashed: 1
Page: 525183 Thrashed: 3
Page: 525184 Thrashed: 3
Page: 525185 Thrashed: 3
Page: 525186 Thrashed: 1
Page: 525187 Thrashed: 1
Page: 525188 Thrashed: 1
Page: 525189 Thrashed: 1
Page: 525190 Thrashed: 1
Page: 525191 Thrashed: 2
Page: 525192 Thrashed: 1
Page: 525194 Thrashed: 1
Page: 525195 Thrashed: 1
Page: 525197 Thrashed: 1
Page: 525198 Thrashed: 2
Page: 525199 Thrashed: 1
Page: 525200 Thrashed: 1
Page: 525201 Thrashed: 2
Page: 525202 Thrashed: 1
Page: 525204 Thrashed: 1
Page: 525205 Thrashed: 1
Page: 525207 Thrashed: 1
Page: 525208 Thrashed: 2
Page: 525210 Thrashed: 1
Page: 525211 Thrashed: 2
Page: 525212 Thrashed: 2
Page: 525214 Thrashed: 1
Page: 525215 Thrashed: 1
Page: 525216 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525218 Thrashed: 1
Page: 525221 Thrashed: 1
Page: 525222 Thrashed: 1
Page: 525223 Thrashed: 1
Page: 525224 Thrashed: 1
Page: 525225 Thrashed: 1
Page: 525226 Thrashed: 1
Page: 525227 Thrashed: 1
Page: 525228 Thrashed: 1
Page: 525230 Thrashed: 1
Page: 525231 Thrashed: 1
Page: 525232 Thrashed: 1
Page: 525234 Thrashed: 1
Page: 525235 Thrashed: 1
Page: 525236 Thrashed: 1
Page: 525237 Thrashed: 1
Page: 525239 Thrashed: 1
Page: 525240 Thrashed: 1
Page: 525241 Thrashed: 2
Page: 525242 Thrashed: 1
Page: 525243 Thrashed: 1
Page: 525244 Thrashed: 1
Page: 525245 Thrashed: 2
Page: 525246 Thrashed: 1
Page: 525247 Thrashed: 1
Page: 525248 Thrashed: 1
Page: 525249 Thrashed: 1
Page: 525250 Thrashed: 2
Page: 525251 Thrashed: 1
Page: 525252 Thrashed: 1
Page: 525253 Thrashed: 2
Page: 525254 Thrashed: 1
Page: 525255 Thrashed: 1
Page: 525258 Thrashed: 1
Page: 525259 Thrashed: 1
Page: 525260 Thrashed: 1
Page: 525261 Thrashed: 1
Page: 525262 Thrashed: 1
Page: 525263 Thrashed: 1
Page: 525264 Thrashed: 1
Page: 525265 Thrashed: 1
Page: 525266 Thrashed: 1
Page: 525267 Thrashed: 1
Page: 525268 Thrashed: 1
Page: 525270 Thrashed: 1
Page: 525273 Thrashed: 1
Page: 525274 Thrashed: 1
Page: 525275 Thrashed: 1
Page: 525276 Thrashed: 1
Page: 525279 Thrashed: 1
Page: 525281 Thrashed: 1
Page: 525285 Thrashed: 1
Page: 525286 Thrashed: 1
Page: 525291 Thrashed: 1
Page: 525292 Thrashed: 1
Page: 525293 Thrashed: 1
Page: 525295 Thrashed: 1
Page: 525296 Thrashed: 1
Page: 525297 Thrashed: 1
Page: 525299 Thrashed: 1
Page: 525302 Thrashed: 1
Page: 525307 Thrashed: 1
Page: 525308 Thrashed: 1
Page: 525309 Thrashed: 1
Page: 525311 Thrashed: 1
Page: 525314 Thrashed: 1
Page: 525317 Thrashed: 1
Page: 525319 Thrashed: 1
Page: 525320 Thrashed: 1
Page: 525321 Thrashed: 1
Page: 525322 Thrashed: 1
Page: 525323 Thrashed: 1
Page: 525325 Thrashed: 1
Page: 525326 Thrashed: 1
Page: 525329 Thrashed: 1
Page: 525331 Thrashed: 2
Page: 525332 Thrashed: 1
Page: 525334 Thrashed: 1
Page: 525338 Thrashed: 1
Page: 525339 Thrashed: 1
Page: 525341 Thrashed: 1
Page: 525342 Thrashed: 1
Page: 525352 Thrashed: 1
Page: 525358 Thrashed: 1
Page: 525359 Thrashed: 1
Page: 525364 Thrashed: 1
Page: 525365 Thrashed: 1
Page: 525367 Thrashed: 1
Page: 525368 Thrashed: 1
Page: 525369 Thrashed: 1
Page: 525374 Thrashed: 1
Page: 525382 Thrashed: 4
Page: 525383 Thrashed: 4
Page: 525384 Thrashed: 3
Page: 525385 Thrashed: 3
Page: 525386 Thrashed: 3
Page: 525387 Thrashed: 3
Page: 525388 Thrashed: 2
Page: 525389 Thrashed: 2
Page: 525390 Thrashed: 2
Page: 525391 Thrashed: 2
Page: 525392 Thrashed: 2
Page: 525393 Thrashed: 2
Page: 525394 Thrashed: 2
Page: 525395 Thrashed: 2
Page: 525396 Thrashed: 3
Page: 525397 Thrashed: 4
Page: 525398 Thrashed: 3
Page: 525399 Thrashed: 3
Page: 525400 Thrashed: 3
Page: 525401 Thrashed: 3
Page: 525402 Thrashed: 2
Page: 525403 Thrashed: 3
Page: 525404 Thrashed: 3
Page: 525405 Thrashed: 3
Page: 525406 Thrashed: 3
Page: 525407 Thrashed: 3
Page: 525408 Thrashed: 4
Page: 525409 Thrashed: 3
Page: 525410 Thrashed: 4
Page: 525411 Thrashed: 5
Page: 525412 Thrashed: 3
Page: 525413 Thrashed: 3
Page: 525414 Thrashed: 3
Page: 525415 Thrashed: 3
Page: 525416 Thrashed: 3
Page: 525417 Thrashed: 3
Page: 525418 Thrashed: 3
Page: 525419 Thrashed: 3
Page: 525420 Thrashed: 4
Page: 525421 Thrashed: 4
Page: 525422 Thrashed: 3
Page: 525423 Thrashed: 3
Page: 525424 Thrashed: 3
Page: 525425 Thrashed: 3
Page: 525426 Thrashed: 3
Page: 525427 Thrashed: 3
Page: 525428 Thrashed: 3
Page_tot_thrash: 693
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.337575
[0-25]: 0.822195, [26-50]: 0.001245, [51-75]: 0.007794, [76-100]: 0.168766
Pcie_write_utilization: 0.209918
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1870805 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(342.920319)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1366646 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1366646----T:  1369251 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1369251----T:  1371856 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1371856----T:  1374461 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1374461----T:  1377066 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1377066----T:  1379671 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1379671----T:  1382276 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1382276----T:  1384881 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1384881----T:  1387486 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1387486----T:  1390091 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1390091----T:  1392696 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1392696----T:  1395301 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1395301----T:  1397906 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1397906----T:  1400511 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1400511----T:  1403116 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1403116----T:  1405721 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1405721----T:  1408326 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1408326----T:  1410931 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1410931----T:  1413536 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1413536----T:  1416141 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1416141----T:  1418746 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1418746----T:  1421351 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1421351----T:  1423956 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1423956----T:  1426561 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1426561----T:  1429166 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1429166----T:  1431771 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1431771----T:  1434376 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1434376----T:  1436981 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1436981----T:  1439586 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1439586----T:  1442191 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1442191----T:  1444796 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1444796----T:  1447401 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1447401----T:  1450006 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1450006----T:  1452611 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1452611----T:  1455216 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1455216----T:  1457821 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1457821----T:  1460426 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1460426----T:  1463031 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1463031----T:  1465636 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1465636----T:  1468241 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1468241----T:  1470846 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1470846----T:  1473451 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1473451----T:  1476056 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1476056----T:  1537363 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1476056----T:  1478661 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1478661----T:  1481266 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1481266----T:  1483871 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1483871----T:  1486476 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1486476----T:  1489081 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1489081----T:  1491686 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1491686----T:  1494291 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1494291----T:  1496896 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1496896----T:  1499501 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1499501----T:  1502106 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1502106----T:  1504711 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1504711----T:  1507316 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1507316----T:  1509921 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1509921----T:  1512526 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1512526----T:  1515131 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1515131----T:  1517736 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1517736----T:  1520341 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1520341----T:  1522946 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1522946----T:  1525551 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1525551----T:  1528156 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1528156----T:  1530761 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1530761----T:  1533366 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1533366----T:  1535971 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1535971----T:  1538576 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1538576----T:  1541181 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1541181----T:  1543786 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1543786----T:  1546391 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1546391----T:  1548996 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1548996----T:  1551601 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1551601----T:  1554206 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1554206----T:  1556811 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1556811----T:  1559416 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1559416----T:  1562021 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1562021----T:  1564626 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1564626----T:  1567231 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1567231----T:  1569836 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1569836----T:  1572441 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1572441----T:  1575046 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1575046----T:  1577651 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1577651----T:  1580256 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1580256----T:  1582861 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1582861----T:  1585466 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1585466----T:  1588071 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1588071----T:  1590676 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1590676----T:  1593281 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1593281----T:  1595886 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1595886----T:  1598491 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1598491----T:  1601096 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1601096----T:  1603701 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1603701----T:  1606306 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1606306----T:  1608911 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1608911----T:  1611516 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1611516----T:  1614121 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1614121----T:  1616726 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1616726----T:  1619331 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1619331----T:  1621936 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1621936----T:  1624541 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1624541----T:  1627146 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1627146----T:  1629751 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1629751----T:  1632356 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1632356----T:  1634961 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1634961----T:  1637566 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1637566----T:  1640171 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1640171----T:  1642776 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1642776----T:  1645381 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1645381----T:  1647986 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1647986----T:  1650591 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1650591----T:  1653196 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1653196----T:  1655801 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1655801----T:  1658406 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1658406----T:  1661011 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1661011----T:  1663616 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1663616----T:  1666221 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1666221----T:  1668826 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1668826----T:  1671431 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1671431----T:  1674036 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1674036----T:  1676641 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1676641----T:  1679246 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1679246----T:  1681851 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1681851----T:  1684456 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1684456----T:  1687061 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1687061----T:  1689666 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1689666----T:  1692271 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1692271----T:  1694876 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1694876----T:  1697481 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1697481----T:  1700086 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1700086----T:  1702691 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1702691----T:  1705296 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1705296----T:  1707901 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1707901----T:  1710506 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1710506----T:  1713111 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1713111----T:  1715716 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1715716----T:  1718321 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1718321----T:  1720926 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1720926----T:  1723531 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1723531----T:  1726136 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1726136----T:  1728741 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1728741----T:  1731346 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1731346----T:  1733951 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1733951----T:  1736556 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1736556----T:  1739161 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1739161----T:  1741766 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1741766----T:  1744371 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1744371----T:  1746976 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1746976----T:  1749581 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1749581----T:  1752186 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1752186----T:  1754791 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1754791----T:  1757396 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1757396----T:  1760001 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1760001----T:  1762606 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1762606----T:  1765211 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1765211----T:  1767816 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1767816----T:  1770421 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1770421----T:  1773026 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1773026----T:  1775631 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1775631----T:  1778236 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1778236----T:  1780841 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1780841----T:  1783446 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1783446----T:  1786051 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1786051----T:  1788656 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1788656----T:  1791261 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1791261----T:  1793866 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1793866----T:  1796471 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1796471----T:  1799076 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1799076----T:  1801681 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1801681----T:  1804286 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1804286----T:  1806891 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1806891----T:  1809496 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1809497----T:  1870804 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1809497----T:  1812102 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2092955----T:  2094414 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.985145)
F:  2094414----T:  2096949 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2096950----T:  2099485 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2321636----T:  2716193 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(266.412567)
F:  2322174----T:  2324779 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2322174----T:  2324779 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2324779----T:  2327384 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2324779----T:  2327384 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2327384----T:  2329989 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2327384----T:  2329989 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2329989----T:  2332594 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2329989----T:  2332594 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2332594----T:  2335199 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2332594----T:  2335199 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2335199----T:  2337804 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2335199----T:  2337804 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2337804----T:  2340409 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2337804----T:  2340409 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2340409----T:  2343014 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2340409----T:  2343014 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2343014----T:  2345619 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2343014----T:  2345619 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2345619----T:  2348224 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2345619----T:  2348224 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2348224----T:  2350829 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2348224----T:  2350829 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2350829----T:  2353434 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2350829----T:  2353434 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2353434----T:  2356039 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2353434----T:  2356039 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2356039----T:  2358644 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2356039----T:  2358644 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2358644----T:  2361249 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2358644----T:  2361249 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2361249----T:  2363854 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2361249----T:  2363854 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2363854----T:  2366459 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2363854----T:  2366459 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2366459----T:  2369064 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2366459----T:  2369064 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2369064----T:  2371669 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2369064----T:  2371669 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2371669----T:  2374274 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2371669----T:  2374274 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2374274----T:  2376879 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2374274----T:  2376879 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2376879----T:  2379484 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2376879----T:  2379484 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2379484----T:  2382089 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2379484----T:  2382089 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2382089----T:  2384694 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2382089----T:  2384694 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2384694----T:  2387299 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2384694----T:  2387299 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2387299----T:  2389904 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2387299----T:  2389904 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2389904----T:  2392509 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2389904----T:  2392509 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2392509----T:  2395114 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2392509----T:  2395114 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2395114----T:  2397719 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2395114----T:  2397719 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2397719----T:  2400324 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397719----T:  2400324 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2400324----T:  2402929 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2400324----T:  2402929 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2402929----T:  2405534 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2402929----T:  2405534 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2405534----T:  2408139 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405534----T:  2408139 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2408139----T:  2410744 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2408139----T:  2410744 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2410744----T:  2413349 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410744----T:  2413349 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2413349----T:  2415954 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2413349----T:  2415954 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2415954----T:  2418559 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2415954----T:  2418559 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2418559----T:  2421164 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2418559----T:  2421164 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2421164----T:  2423769 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2421164----T:  2423769 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2423769----T:  2426374 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423769----T:  2426374 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2426374----T:  2428979 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2426374----T:  2428979 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2428979----T:  2431584 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428979----T:  2431584 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2431584----T:  2434189 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2431584----T:  2434189 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2434189----T:  2436794 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2434189----T:  2436794 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2436794----T:  2439399 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436794----T:  2439399 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2439399----T:  2442004 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2439399----T:  2442004 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2442004----T:  2444609 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2442004----T:  2444609 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2444609----T:  2447214 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2444609----T:  2447214 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2447214----T:  2449819 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2447214----T:  2449819 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2449819----T:  2452424 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449819----T:  2452424 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2452424----T:  2455029 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452424----T:  2455029 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2455029----T:  2457634 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455029----T:  2457634 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2457634----T:  2460239 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457634----T:  2460239 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2460239----T:  2462844 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2460239----T:  2462844 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2462844----T:  2465449 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462844----T:  2465449 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2465449----T:  2468054 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465449----T:  2468054 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2468054----T:  2470659 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2468054----T:  2470659 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2470659----T:  2473264 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470659----T:  2473264 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2473264----T:  2475869 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2473264----T:  2475869 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2475869----T:  2478474 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2475869----T:  2478474 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2478474----T:  2481079 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478474----T:  2481079 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2481079----T:  2483684 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2481079----T:  2483684 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2483684----T:  2486289 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2483684----T:  2486289 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2486289----T:  2488894 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2486289----T:  2488894 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2488894----T:  2491499 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2488894----T:  2491499 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2491499----T:  2494104 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2491499----T:  2494104 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2494104----T:  2496709 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2494104----T:  2496709 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2496709----T:  2499314 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496709----T:  2499314 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2499314----T:  2501919 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2499314----T:  2501919 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2501919----T:  2504524 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2501919----T:  2504524 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2504524----T:  2507129 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2504524----T:  2507129 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2507129----T:  2509734 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2507129----T:  2509734 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2509734----T:  2512339 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509734----T:  2512339 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2512339----T:  2514944 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2512339----T:  2514944 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2514944----T:  2517549 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2514944----T:  2517549 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2517549----T:  2520154 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2517549----T:  2520154 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2520154----T:  2522759 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2520154----T:  2522759 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2522759----T:  2525364 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2522759----T:  2525364 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2525364----T:  2527969 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2525364----T:  2527969 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2527969----T:  2530574 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2527969----T:  2530574 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2530574----T:  2533179 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2530574----T:  2533179 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2533179----T:  2535784 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2533179----T:  2535784 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2535784----T:  2538389 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2535784----T:  2538389 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2538389----T:  2540994 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2538389----T:  2540994 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2540994----T:  2543599 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2540994----T:  2543599 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2543599----T:  2546204 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2543599----T:  2546204 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2546204----T:  2548809 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2546204----T:  2548809 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2548809----T:  2551414 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548809----T:  2551414 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2551414----T:  2554019 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2551414----T:  2554019 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2554019----T:  2556624 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2554019----T:  2556624 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2556624----T:  2559229 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2556624----T:  2559229 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2559229----T:  2561834 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559229----T:  2561834 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2561834----T:  2564439 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2561834----T:  2564439 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2564439----T:  2567044 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564439----T:  2567044 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2567044----T:  2569649 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567044----T:  2569649 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2569649----T:  2572254 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2569649----T:  2572254 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2572254----T:  2574859 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2572254----T:  2574859 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2574859----T:  2577464 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2574859----T:  2577464 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2577464----T:  2580069 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577464----T:  2580069 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2580069----T:  2582674 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580069----T:  2582674 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2582674----T:  2585279 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2582674----T:  2585279 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2585279----T:  2587884 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2585279----T:  2587884 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2587884----T:  2590489 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2587884----T:  2590489 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2590489----T:  2593094 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590489----T:  2593094 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2593094----T:  2595699 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593094----T:  2595699 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2595699----T:  2598304 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2595699----T:  2598304 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2598304----T:  2600909 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2598304----T:  2600909 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2600909----T:  2603514 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2600909----T:  2603514 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2603514----T:  2606119 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603514----T:  2606119 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2606119----T:  2608724 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606119----T:  2608724 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2608724----T:  2611329 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2608724----T:  2611329 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2611329----T:  2613934 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2611329----T:  2613934 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2613934----T:  2616539 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2613934----T:  2616539 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2616539----T:  2619144 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616539----T:  2619144 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2619144----T:  2621749 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619144----T:  2621749 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2621749----T:  2624354 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2621749----T:  2624354 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2624355----T:  2626960 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2624355----T:  2626960 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2627327----T:  2629932 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627327----T:  2629932 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2629932----T:  2632537 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629932----T:  2632537 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2632537----T:  2635142 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632537----T:  2635142 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2635142----T:  2637747 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635142----T:  2637747 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2637747----T:  2640352 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2637747----T:  2640352 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2640352----T:  2642957 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640352----T:  2642957 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2642957----T:  2645562 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2642957----T:  2645562 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2645562----T:  2648167 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645562----T:  2648167 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2648167----T:  2650772 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648167----T:  2650772 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2650772----T:  2653377 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2650772----T:  2653377 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2653377----T:  2655982 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653377----T:  2655982 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2655982----T:  2658587 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2655982----T:  2658587 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2658587----T:  2661192 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658587----T:  2661192 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2661192----T:  2663797 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661192----T:  2663797 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2663797----T:  2666402 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2663797----T:  2666402 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2666402----T:  2669007 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666402----T:  2669007 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2669007----T:  2671612 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669007----T:  2671612 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2671612----T:  2674217 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2671612----T:  2674217 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2674217----T:  2676822 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674217----T:  2676822 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2676822----T:  2679427 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2676822----T:  2679427 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2679427----T:  2682032 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679427----T:  2682032 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2682032----T:  2684637 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682032----T:  2684637 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2684637----T:  2687242 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2684637----T:  2687242 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2687242----T:  2689847 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687242----T:  2689847 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2689847----T:  2692452 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689847----T:  2692452 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2692452----T:  2695057 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692452----T:  2695057 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2695057----T:  2697662 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695057----T:  2697662 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2697662----T:  2700267 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2697662----T:  2700267 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2700267----T:  2702872 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700267----T:  2702872 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2702872----T:  2705477 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2702872----T:  2705477 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2705477----T:  2708082 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705477----T:  2708082 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2708083----T:  2710688 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708083----T:  2710688 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2938343----T:  2941112 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.869683)
F:  2941112----T:  2943647 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2943648----T:  2946183 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3168334----T:  3708879 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(364.986481)
F:  3168878----T:  3171483 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3168878----T:  3171483 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3171483----T:  3174088 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3171483----T:  3174088 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3174088----T:  3176693 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3174088----T:  3176693 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3176693----T:  3179298 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3176693----T:  3179298 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3179298----T:  3181903 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3179298----T:  3181903 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3181903----T:  3184508 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3181903----T:  3184508 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3184508----T:  3187113 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3184508----T:  3187113 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3187113----T:  3189718 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3187113----T:  3189718 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3189718----T:  3192323 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3189718----T:  3192323 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3192323----T:  3194928 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3192323----T:  3194928 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3194928----T:  3197533 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3194928----T:  3197533 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3197533----T:  3200138 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3197533----T:  3200138 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3200138----T:  3202743 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3200138----T:  3202743 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3202743----T:  3205348 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3202743----T:  3205348 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3205348----T:  3207953 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3205348----T:  3207953 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3207953----T:  3210558 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3207953----T:  3210558 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3210558----T:  3213163 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3210558----T:  3213163 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3213163----T:  3215768 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3213163----T:  3215768 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3215768----T:  3218373 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3215768----T:  3218373 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3218373----T:  3220978 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3218373----T:  3220978 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3220978----T:  3223583 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3220978----T:  3223583 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3223583----T:  3226188 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3223583----T:  3226188 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3226188----T:  3228793 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3226188----T:  3228793 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3228793----T:  3231398 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3228793----T:  3231398 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3231398----T:  3234003 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3231398----T:  3234003 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3234003----T:  3236608 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3234003----T:  3236608 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3236608----T:  3239213 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3236608----T:  3239213 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3239213----T:  3241818 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3239213----T:  3241818 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3241818----T:  3244423 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3241818----T:  3244423 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3244423----T:  3247028 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3244423----T:  3247028 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3247028----T:  3249633 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3247028----T:  3249633 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3249633----T:  3252238 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3249633----T:  3252238 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3252238----T:  3254843 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3252238----T:  3254843 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3254843----T:  3257448 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3254843----T:  3257448 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3257448----T:  3260053 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3257448----T:  3260053 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3260053----T:  3262658 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3260053----T:  3262658 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3262658----T:  3265263 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3262658----T:  3265263 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3265263----T:  3267868 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3265263----T:  3267868 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3267868----T:  3270473 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3267868----T:  3270473 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3270473----T:  3273078 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3270473----T:  3273078 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3273078----T:  3275683 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3273078----T:  3275683 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3275683----T:  3278288 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3275683----T:  3278288 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3278288----T:  3280893 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3278288----T:  3280893 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3280893----T:  3283498 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3280893----T:  3283498 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3283498----T:  3286103 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3283498----T:  3286103 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3286103----T:  3288708 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3286103----T:  3288708 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3288708----T:  3291313 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3288708----T:  3291313 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3291313----T:  3293918 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3291313----T:  3293918 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3293918----T:  3296523 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3293918----T:  3296523 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3296523----T:  3299128 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3296523----T:  3299128 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3299128----T:  3301733 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3299128----T:  3301733 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3301733----T:  3304338 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3301733----T:  3304338 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3304338----T:  3306943 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3304338----T:  3306943 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3306943----T:  3309548 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3306943----T:  3309548 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3309548----T:  3312153 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3309548----T:  3312153 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3312153----T:  3314758 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3312153----T:  3314758 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3314758----T:  3317363 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3314758----T:  3317363 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3317363----T:  3319968 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3317363----T:  3319968 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3319968----T:  3322573 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3319968----T:  3322573 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3322573----T:  3325178 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3322573----T:  3325178 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3325178----T:  3327783 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3325178----T:  3327783 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3327783----T:  3330388 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3327783----T:  3330388 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3330388----T:  3332993 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3330388----T:  3332993 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3332993----T:  3335598 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3332993----T:  3335598 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3335598----T:  3338203 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3335598----T:  3338203 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3338203----T:  3340808 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3338203----T:  3340808 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3340808----T:  3343413 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3340808----T:  3343413 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3343413----T:  3346018 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3343413----T:  3346018 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3346018----T:  3348623 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3346018----T:  3348623 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3348623----T:  3351228 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3348623----T:  3351228 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3351228----T:  3353833 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3351228----T:  3353833 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3353833----T:  3356438 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353833----T:  3356438 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3356438----T:  3359043 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3356438----T:  3359043 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3359043----T:  3361648 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3359043----T:  3361648 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3361648----T:  3364253 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3361648----T:  3364253 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3364253----T:  3366858 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3364253----T:  3366858 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3366858----T:  3369463 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3366858----T:  3369463 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3369463----T:  3372068 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3369463----T:  3372068 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3372068----T:  3374673 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3372068----T:  3374673 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3374673----T:  3377278 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3374673----T:  3377278 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3377278----T:  3379883 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3377278----T:  3379883 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3379883----T:  3382488 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3379883----T:  3382488 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3382488----T:  3385093 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3382488----T:  3385093 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3385093----T:  3387698 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3385093----T:  3387698 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3387698----T:  3390303 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3387698----T:  3390303 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3390303----T:  3392908 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3390303----T:  3392908 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3392908----T:  3395513 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3392908----T:  3395513 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3395513----T:  3398118 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3395513----T:  3398118 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3398118----T:  3400723 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3398118----T:  3400723 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3400723----T:  3403328 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3400723----T:  3403328 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3403328----T:  3405933 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3403328----T:  3405933 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3405933----T:  3408538 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3405933----T:  3408538 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3408538----T:  3411143 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3408538----T:  3411143 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3411143----T:  3413748 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3411143----T:  3413748 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3413748----T:  3416353 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3413748----T:  3416353 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3416353----T:  3418958 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3416353----T:  3418958 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3418958----T:  3421563 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3418958----T:  3421563 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3421563----T:  3424168 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3421563----T:  3424168 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3424168----T:  3426773 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3424168----T:  3426773 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3426773----T:  3429378 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3426773----T:  3429378 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3429378----T:  3431983 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3429378----T:  3431983 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3431983----T:  3434588 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3431983----T:  3434588 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3434588----T:  3437193 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3434588----T:  3437193 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3437193----T:  3439798 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3437193----T:  3439798 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3439798----T:  3442403 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3439798----T:  3442403 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3442403----T:  3445008 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3442403----T:  3445008 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3445008----T:  3447613 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3445008----T:  3447613 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3447613----T:  3450218 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3447613----T:  3450218 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3450218----T:  3452823 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3450218----T:  3452823 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3452823----T:  3455428 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3452823----T:  3455428 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3455428----T:  3458033 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3455428----T:  3458033 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3458033----T:  3460638 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3458033----T:  3460638 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3460638----T:  3463243 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3460638----T:  3463243 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3463243----T:  3465848 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3463243----T:  3465848 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3465848----T:  3468453 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3465848----T:  3468453 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3468453----T:  3471058 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3468453----T:  3471058 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3471058----T:  3473663 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3471058----T:  3473663 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3473663----T:  3476268 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3473663----T:  3476268 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3476268----T:  3478873 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3476268----T:  3478873 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3478873----T:  3481478 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478873----T:  3481478 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3481478----T:  3484083 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3481478----T:  3484083 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3484083----T:  3486688 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3484083----T:  3486688 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3486688----T:  3489293 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3486688----T:  3489293 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3489293----T:  3491898 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3489293----T:  3491898 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3491898----T:  3494503 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3491898----T:  3494503 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3494503----T:  3497108 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3494503----T:  3497108 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3497108----T:  3499713 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3497108----T:  3499713 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3499713----T:  3502318 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3499713----T:  3502318 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3502318----T:  3504923 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3502318----T:  3504923 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3504923----T:  3507528 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3504923----T:  3507528 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3507528----T:  3510133 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3507528----T:  3510133 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3510133----T:  3512738 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3510133----T:  3512738 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3512738----T:  3515343 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3512738----T:  3515343 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3515343----T:  3517948 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3515343----T:  3517948 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3517948----T:  3520553 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3517948----T:  3520553 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3520553----T:  3523158 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3520553----T:  3523158 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3523158----T:  3525763 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3523158----T:  3525763 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3525763----T:  3528368 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3525763----T:  3528368 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3528368----T:  3530973 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3528368----T:  3530973 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3530973----T:  3533578 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3530973----T:  3533578 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3533578----T:  3536183 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3533578----T:  3536183 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3536183----T:  3538788 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3536183----T:  3538788 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3538788----T:  3541393 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3538788----T:  3541393 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3541393----T:  3543998 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3541393----T:  3543998 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3543998----T:  3546603 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3543998----T:  3546603 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3546603----T:  3549208 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3546603----T:  3549208 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3549208----T:  3551813 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3549208----T:  3551813 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3551813----T:  3554418 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3551813----T:  3554418 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3554418----T:  3557023 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3554418----T:  3557023 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3557023----T:  3559628 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3557023----T:  3559628 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3559628----T:  3562233 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3559628----T:  3562233 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3562233----T:  3564838 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3562233----T:  3564838 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3564838----T:  3567443 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3564838----T:  3567443 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3567443----T:  3570048 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3567443----T:  3570048 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3570048----T:  3572653 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3570048----T:  3572653 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3572653----T:  3575258 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3572653----T:  3575258 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3575258----T:  3577863 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3575258----T:  3577863 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3577863----T:  3580468 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3577863----T:  3580468 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3580468----T:  3583073 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3580468----T:  3583073 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3583073----T:  3585678 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3583073----T:  3585678 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3585678----T:  3588283 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3585678----T:  3588283 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3588284----T:  3590889 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3588284----T:  3590889 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3591254----T:  3593859 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3591254----T:  3593859 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3593859----T:  3596464 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3593859----T:  3596464 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3596464----T:  3599069 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3596464----T:  3599069 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3599069----T:  3601674 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3599069----T:  3601674 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3601674----T:  3604279 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3601674----T:  3604279 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3604279----T:  3606884 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3604279----T:  3606884 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3606884----T:  3609489 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3606884----T:  3609489 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3609489----T:  3612094 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3609489----T:  3612094 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3612094----T:  3614699 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3612094----T:  3614699 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3614699----T:  3617304 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3614699----T:  3617304 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3617304----T:  3619909 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3617304----T:  3619909 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3619909----T:  3622514 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3619909----T:  3622514 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3622514----T:  3625119 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3622514----T:  3625119 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3625119----T:  3627724 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3625119----T:  3627724 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3627724----T:  3630329 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3627724----T:  3630329 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3630329----T:  3632934 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3630329----T:  3632934 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3632934----T:  3635539 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3632934----T:  3635539 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3635539----T:  3638144 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3635539----T:  3638144 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3638144----T:  3640749 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3638144----T:  3640749 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3640749----T:  3643354 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3640749----T:  3643354 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3643354----T:  3645959 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3643354----T:  3645959 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3645959----T:  3648564 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3645959----T:  3648564 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3648564----T:  3651169 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3648564----T:  3651169 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3651169----T:  3653774 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3651169----T:  3653774 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3653774----T:  3656379 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3653774----T:  3656379 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3656379----T:  3658984 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3656379----T:  3658984 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3658984----T:  3661589 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3658984----T:  3661589 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3661589----T:  3664194 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3661589----T:  3664194 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3664194----T:  3666799 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3664194----T:  3666799 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3666799----T:  3669404 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3666799----T:  3669404 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3669404----T:  3672009 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3669404----T:  3672009 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3672009----T:  3674614 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3672009----T:  3674614 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3674614----T:  3677219 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3674614----T:  3677219 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3677219----T:  3679824 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3677219----T:  3679824 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3679824----T:  3682429 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3679824----T:  3682429 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3682429----T:  3685034 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3682429----T:  3685034 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3685034----T:  3687639 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3685034----T:  3687639 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3687639----T:  3690244 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3687639----T:  3690244 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3690244----T:  3692849 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3690244----T:  3692849 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3692849----T:  3695454 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3692849----T:  3695454 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3695454----T:  3698059 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3695454----T:  3698059 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3698059----T:  3700664 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3698059----T:  3700664 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3700665----T:  3703270 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3700665----T:  3703270 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3931029----T:  3968956 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(25.609049)
F:  3931641----T:  3934246 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3931641----T:  3934246 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3934246----T:  3936851 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3934246----T:  3936851 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3936851----T:  3939456 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3936851----T:  3939456 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3939456----T:  3942061 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3939456----T:  3942061 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3942061----T:  3944666 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3942061----T:  3944666 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3944666----T:  3947271 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3944666----T:  3947271 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3947271----T:  3949876 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3947271----T:  3949876 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3949876----T:  3952481 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3949876----T:  3952481 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3952481----T:  3955086 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3952481----T:  3955086 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3955086----T:  3957691 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3955086----T:  3957691 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3957691----T:  3960296 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3957691----T:  3960296 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3960296----T:  3962901 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3960296----T:  3962901 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3962901----T:  3965506 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3962901----T:  3965506 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3965507----T:  3968112 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3965507----T:  3968112 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3968956----T:  3971491 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3971492----T:  3974027 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4196178----T:  4446923 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(169.307907)
F:  4197502----T:  4200107 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4197502----T:  4200107 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4200107----T:  4202712 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200107----T:  4202712 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4202712----T:  4205317 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4202712----T:  4205317 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4205317----T:  4207922 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4205317----T:  4207922 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4207922----T:  4210527 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4207922----T:  4210527 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4210527----T:  4213132 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4210527----T:  4213132 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4213132----T:  4215737 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4213132----T:  4215737 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4215737----T:  4218342 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4215737----T:  4218342 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4218342----T:  4220947 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4218342----T:  4220947 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4220947----T:  4223552 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4220947----T:  4223552 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4223552----T:  4226157 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4223552----T:  4226157 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4226157----T:  4228762 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226157----T:  4228762 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4228762----T:  4231367 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228762----T:  4231367 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4231367----T:  4233972 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231367----T:  4233972 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4233972----T:  4236577 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4233972----T:  4236577 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4236577----T:  4239182 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4236577----T:  4239182 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4239182----T:  4241787 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4239182----T:  4241787 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4241787----T:  4244392 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4241787----T:  4244392 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4244392----T:  4246997 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4244392----T:  4246997 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4246997----T:  4249602 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4246997----T:  4249602 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4249602----T:  4252207 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4249602----T:  4252207 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4252207----T:  4254812 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4252207----T:  4254812 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4254812----T:  4257417 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4254812----T:  4257417 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4257417----T:  4260022 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257417----T:  4260022 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4260022----T:  4262627 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4260022----T:  4262627 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4262627----T:  4265232 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4262627----T:  4265232 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4265232----T:  4267837 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4265232----T:  4267837 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4267837----T:  4270442 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4267837----T:  4270442 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4270442----T:  4273047 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4270442----T:  4273047 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4273047----T:  4275652 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4273047----T:  4275652 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4275652----T:  4278257 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4275652----T:  4278257 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4278257----T:  4280862 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4278257----T:  4280862 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4280862----T:  4283467 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4280862----T:  4283467 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4283467----T:  4286072 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4283467----T:  4286072 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4286072----T:  4288677 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4286072----T:  4288677 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4288677----T:  4291282 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4288677----T:  4291282 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4291282----T:  4293887 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4291282----T:  4293887 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4293887----T:  4296492 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4293887----T:  4296492 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4296492----T:  4299097 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4296492----T:  4299097 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4299097----T:  4301702 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4299097----T:  4301702 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4301702----T:  4304307 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4301702----T:  4304307 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4304307----T:  4306912 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4304307----T:  4306912 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4306912----T:  4309517 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4306912----T:  4309517 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4309517----T:  4312122 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4309517----T:  4312122 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4312122----T:  4314727 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312122----T:  4314727 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4314728----T:  4317333 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4314728----T:  4317333 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4317697----T:  4320302 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4317697----T:  4320302 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4320302----T:  4322907 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4320302----T:  4322907 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4322907----T:  4325512 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4322907----T:  4325512 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4325512----T:  4328117 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325512----T:  4328117 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4328117----T:  4330722 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4328117----T:  4330722 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4330722----T:  4333327 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330722----T:  4333327 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4333327----T:  4335932 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4333327----T:  4335932 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4335932----T:  4338537 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4335932----T:  4338537 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4338537----T:  4341142 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338537----T:  4341142 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4341142----T:  4343747 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4341142----T:  4343747 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4343747----T:  4346352 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4343747----T:  4346352 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4346352----T:  4348957 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4346352----T:  4348957 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4348957----T:  4351562 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4348957----T:  4351562 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4351562----T:  4354167 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4351562----T:  4354167 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4354167----T:  4356772 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4354167----T:  4356772 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4356772----T:  4359377 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4356772----T:  4359377 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4359377----T:  4361982 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4359377----T:  4361982 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4361982----T:  4364587 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4361982----T:  4364587 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4364587----T:  4367192 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4364587----T:  4367192 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4367192----T:  4369797 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4367192----T:  4369797 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4369797----T:  4372402 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369797----T:  4372402 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4372402----T:  4375007 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4372402----T:  4375007 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4375007----T:  4377612 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4375007----T:  4377612 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4377612----T:  4380217 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4377612----T:  4380217 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4380217----T:  4382822 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4380217----T:  4382822 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4382822----T:  4385427 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382822----T:  4385427 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4385427----T:  4388032 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4385427----T:  4388032 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4388032----T:  4390637 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4388032----T:  4390637 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4390637----T:  4393242 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4390637----T:  4393242 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4393242----T:  4395847 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4393242----T:  4395847 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4395847----T:  4398452 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4395847----T:  4398452 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4398452----T:  4401057 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4398452----T:  4401057 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4401057----T:  4403662 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4401057----T:  4403662 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4403662----T:  4406267 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4403662----T:  4406267 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4406267----T:  4408872 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4406267----T:  4408872 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4408872----T:  4411477 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4408872----T:  4411477 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4411477----T:  4414082 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4411477----T:  4414082 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4414082----T:  4416687 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4414082----T:  4416687 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4416687----T:  4419292 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4416687----T:  4419292 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4419292----T:  4421897 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4419292----T:  4421897 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4421897----T:  4424502 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4421897----T:  4424502 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4424502----T:  4427107 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4424502----T:  4427107 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4427107----T:  4429712 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4427107----T:  4429712 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4429712----T:  4432317 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4429712----T:  4432317 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4432317----T:  4434922 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4432317----T:  4434922 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4434923----T:  4437528 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4434923----T:  4437528 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4669073----T:  4707001 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(25.609724)
F:  4669685----T:  4672290 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4669685----T:  4672290 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4672290----T:  4674895 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4672290----T:  4674895 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4674895----T:  4677500 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4674895----T:  4677500 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4677500----T:  4680105 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4677500----T:  4680105 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4680105----T:  4682710 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4680105----T:  4682710 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4682710----T:  4685315 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4682710----T:  4685315 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4685315----T:  4687920 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4685315----T:  4687920 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4687920----T:  4690525 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4687920----T:  4690525 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4690525----T:  4693130 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4690525----T:  4693130 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4693130----T:  4695735 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4693130----T:  4695735 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4695735----T:  4698340 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4695735----T:  4698340 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4698340----T:  4700945 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4698340----T:  4700945 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4700945----T:  4703550 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4700945----T:  4703550 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4703551----T:  4706156 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4703551----T:  4706156 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4707001----T:  4709536 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4709537----T:  4712072 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4934223----T:  5169523 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(158.879135)
F:  4934824----T:  4937429 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4934824----T:  4937429 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4937429----T:  4940034 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4937429----T:  4940034 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4940034----T:  4942639 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940034----T:  4942639 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4942639----T:  4945244 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4942639----T:  4945244 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4945244----T:  4947849 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4945244----T:  4947849 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4947849----T:  4950454 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4947849----T:  4950454 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4950454----T:  4953059 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4950454----T:  4953059 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4953059----T:  4955664 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4953059----T:  4955664 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4955664----T:  4958269 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4955664----T:  4958269 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4958269----T:  4960874 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4958269----T:  4960874 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4960874----T:  4963479 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4960874----T:  4963479 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4963479----T:  4966084 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4963479----T:  4966084 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4966084----T:  4968689 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4966084----T:  4968689 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4968689----T:  4971294 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4968689----T:  4971294 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4971294----T:  4973899 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4971294----T:  4973899 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4973899----T:  4976504 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4973899----T:  4976504 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4976504----T:  4979109 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4976504----T:  4979109 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4979109----T:  4981714 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4979109----T:  4981714 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4981714----T:  4984319 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981714----T:  4984319 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4984319----T:  4986924 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4984319----T:  4986924 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4986924----T:  4989529 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4986924----T:  4989529 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4989529----T:  4992134 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4989529----T:  4992134 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4992134----T:  4994739 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992134----T:  4994739 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4994739----T:  4997344 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4994739----T:  4997344 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4997344----T:  4999949 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4997344----T:  4999949 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4999949----T:  5002554 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4999949----T:  5002554 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5002554----T:  5005159 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5002554----T:  5005159 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5005159----T:  5007764 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5005159----T:  5007764 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5007764----T:  5010369 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5007764----T:  5010369 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5010369----T:  5012974 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5010369----T:  5012974 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5012974----T:  5015579 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5012974----T:  5015579 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5015579----T:  5018184 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5015579----T:  5018184 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5018184----T:  5020789 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5018184----T:  5020789 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5020789----T:  5023394 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5020789----T:  5023394 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5023394----T:  5025999 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5023394----T:  5025999 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5025999----T:  5028604 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5025999----T:  5028604 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5028604----T:  5031209 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5028604----T:  5031209 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5031209----T:  5033814 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5031209----T:  5033814 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5033814----T:  5036419 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5033814----T:  5036419 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5036419----T:  5039024 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5036419----T:  5039024 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5039024----T:  5041629 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039024----T:  5041629 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5041629----T:  5044234 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5041629----T:  5044234 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5044234----T:  5046839 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044234----T:  5046839 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5046839----T:  5049444 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5046839----T:  5049444 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5049444----T:  5052049 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5049444----T:  5052049 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5052049----T:  5054654 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5052049----T:  5054654 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5054654----T:  5057259 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5054654----T:  5057259 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5057259----T:  5059864 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5057259----T:  5059864 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5059864----T:  5062469 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5059864----T:  5062469 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5062469----T:  5065074 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5062469----T:  5065074 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5065075----T:  5067680 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065075----T:  5067680 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5068045----T:  5070650 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5068045----T:  5070650 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5070650----T:  5073255 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5070650----T:  5073255 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5073255----T:  5075860 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5073255----T:  5075860 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5075860----T:  5078465 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5075860----T:  5078465 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5078465----T:  5081070 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5078465----T:  5081070 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5081070----T:  5083675 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5081070----T:  5083675 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5083675----T:  5086280 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5083675----T:  5086280 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5086280----T:  5088885 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5086280----T:  5088885 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5088885----T:  5091490 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5088885----T:  5091490 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5091490----T:  5094095 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5091490----T:  5094095 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5094095----T:  5096700 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5094095----T:  5096700 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5096700----T:  5099305 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5096700----T:  5099305 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5099305----T:  5101910 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5099305----T:  5101910 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5101910----T:  5104515 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5101910----T:  5104515 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5104515----T:  5107120 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5104515----T:  5107120 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5107120----T:  5109725 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5107120----T:  5109725 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5109725----T:  5112330 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5109725----T:  5112330 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5112330----T:  5114935 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5112330----T:  5114935 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5114935----T:  5117540 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5114935----T:  5117540 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5117540----T:  5120145 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5117540----T:  5120145 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5120145----T:  5122750 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5120145----T:  5122750 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5122750----T:  5125355 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5122750----T:  5125355 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5125355----T:  5127960 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5125355----T:  5127960 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5127960----T:  5130565 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5127960----T:  5130565 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5130565----T:  5133170 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5130565----T:  5133170 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5133170----T:  5135775 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5133170----T:  5135775 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5135775----T:  5138380 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5135775----T:  5138380 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5138380----T:  5140985 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5138380----T:  5140985 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5140985----T:  5143590 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140985----T:  5143590 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5143590----T:  5146195 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5143590----T:  5146195 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5146195----T:  5148800 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5146195----T:  5148800 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5148800----T:  5151405 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5148800----T:  5151405 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5151405----T:  5154010 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5151405----T:  5154010 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5154010----T:  5156615 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5154010----T:  5156615 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5156616----T:  5159221 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5156616----T:  5159221 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5391673----T:  5429586 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(25.599594)
F:  5392286----T:  5394891 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5392286----T:  5394891 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5394891----T:  5397496 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5394891----T:  5397496 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5397496----T:  5400101 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5397496----T:  5400101 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5400101----T:  5402706 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5400101----T:  5402706 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5402706----T:  5405311 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5402706----T:  5405311 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5405311----T:  5407916 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5405311----T:  5407916 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5407916----T:  5410521 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5407916----T:  5410521 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5410521----T:  5413126 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5410521----T:  5413126 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5413126----T:  5415731 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5413126----T:  5415731 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5415731----T:  5418336 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5415731----T:  5418336 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5418336----T:  5420941 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5418336----T:  5420941 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5420941----T:  5423546 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5420941----T:  5423546 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5423546----T:  5426151 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5423546----T:  5426151 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5426152----T:  5428757 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5426152----T:  5428757 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5429586----T:  5432121 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5432122----T:  5434657 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5656808----T:  5867793 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(142.461182)
F:  5657426----T:  5660031 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5657426----T:  5660031 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5660031----T:  5662636 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660031----T:  5662636 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5662636----T:  5665241 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5662636----T:  5665241 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5665241----T:  5667846 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5665241----T:  5667846 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5667846----T:  5670451 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5667846----T:  5670451 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5670451----T:  5673056 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5670451----T:  5673056 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5673056----T:  5675661 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5673056----T:  5675661 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5675661----T:  5678266 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5675661----T:  5678266 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5678266----T:  5680871 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5678266----T:  5680871 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5680871----T:  5683476 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5680871----T:  5683476 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5683476----T:  5686081 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5683476----T:  5686081 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5686081----T:  5688686 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5686081----T:  5688686 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5688686----T:  5691291 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5688686----T:  5691291 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5691291----T:  5693896 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5691291----T:  5693896 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5693896----T:  5696501 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5693896----T:  5696501 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5696501----T:  5699106 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5696501----T:  5699106 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5699106----T:  5701711 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5699106----T:  5701711 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5701711----T:  5704316 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5701711----T:  5704316 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5704316----T:  5706921 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5704316----T:  5706921 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5706921----T:  5709526 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5706921----T:  5709526 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5709526----T:  5712131 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5709526----T:  5712131 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5712131----T:  5714736 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5712131----T:  5714736 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5714736----T:  5717341 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5714736----T:  5717341 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5717341----T:  5719946 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5717341----T:  5719946 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5719946----T:  5722551 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5719946----T:  5722551 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5722551----T:  5725156 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5722551----T:  5725156 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5725156----T:  5727761 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5725156----T:  5727761 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5727761----T:  5730366 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5727761----T:  5730366 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5730366----T:  5732971 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5730366----T:  5732971 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5732971----T:  5735576 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5732971----T:  5735576 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5735576----T:  5738181 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5735576----T:  5738181 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5738181----T:  5740786 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5738181----T:  5740786 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5740786----T:  5743391 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5740786----T:  5743391 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5743391----T:  5745996 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5743391----T:  5745996 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5745996----T:  5748601 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745996----T:  5748601 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5748601----T:  5751206 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5748601----T:  5751206 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5751206----T:  5753811 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5751206----T:  5753811 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5753811----T:  5756416 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5753811----T:  5756416 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5756416----T:  5759021 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5756416----T:  5759021 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5759021----T:  5761626 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5759021----T:  5761626 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5761626----T:  5764231 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5761626----T:  5764231 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5764231----T:  5766836 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5764231----T:  5766836 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5766836----T:  5769441 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5766836----T:  5769441 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5769442----T:  5772047 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5769442----T:  5772047 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5772411----T:  5775016 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5772411----T:  5775016 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5775016----T:  5777621 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5775016----T:  5777621 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5777621----T:  5780226 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5777621----T:  5780226 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5780226----T:  5782831 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5780226----T:  5782831 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5782831----T:  5785436 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5782831----T:  5785436 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5785436----T:  5788041 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5785436----T:  5788041 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5788041----T:  5790646 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5788041----T:  5790646 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5790646----T:  5793251 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5790646----T:  5793251 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5793251----T:  5795856 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5793251----T:  5795856 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5795856----T:  5798461 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5795856----T:  5798461 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5798461----T:  5801066 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5798461----T:  5801066 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5801066----T:  5803671 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5801066----T:  5803671 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5803671----T:  5806276 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5803671----T:  5806276 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5806276----T:  5808881 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5806276----T:  5808881 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5808881----T:  5811486 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5808881----T:  5811486 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5811486----T:  5814091 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5811486----T:  5814091 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5814091----T:  5816696 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5814091----T:  5816696 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5816696----T:  5819301 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5816696----T:  5819301 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5819301----T:  5821906 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5819301----T:  5821906 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5821906----T:  5824511 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5821906----T:  5824511 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5824511----T:  5827116 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5824511----T:  5827116 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5827116----T:  5829721 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5827116----T:  5829721 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5829721----T:  5832326 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5829721----T:  5832326 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5832326----T:  5834931 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832326----T:  5834931 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5834931----T:  5837536 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5834931----T:  5837536 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5837536----T:  5840141 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5837536----T:  5840141 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5840141----T:  5842746 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5840141----T:  5842746 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5842746----T:  5845351 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5842746----T:  5845351 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5845351----T:  5847956 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5845351----T:  5847956 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5847956----T:  5850561 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5847956----T:  5850561 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5850561----T:  5853166 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5850561----T:  5853166 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5853166----T:  5855771 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5853166----T:  5855771 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5855771----T:  5858376 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855771----T:  5858376 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5858376----T:  5860981 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5858376----T:  5860981 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5860982----T:  5863587 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5860982----T:  5863587 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6089943----T:  6127576 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(25.410534)
F:  6090549----T:  6093154 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6090549----T:  6093154 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6093154----T:  6095759 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6093154----T:  6095759 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6095759----T:  6098364 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6095759----T:  6098364 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6098364----T:  6100969 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6098364----T:  6100969 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6100969----T:  6103574 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6100969----T:  6103574 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6103574----T:  6106179 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6103574----T:  6106179 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6106179----T:  6108784 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6106179----T:  6108784 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6108784----T:  6111389 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6108784----T:  6111389 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6111389----T:  6113994 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6111389----T:  6113994 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6113994----T:  6116599 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6113994----T:  6116599 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6116599----T:  6119204 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6116599----T:  6119204 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6119204----T:  6121809 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6119204----T:  6121809 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6121809----T:  6124414 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6121809----T:  6124414 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6124415----T:  6127020 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6124415----T:  6127020 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6127576----T:  6130111 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6130112----T:  6132647 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6354798----T:  6454908 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(67.596222)
F:  6355398----T:  6358003 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6355398----T:  6358003 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6358003----T:  6360608 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6358003----T:  6360608 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6360608----T:  6363213 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6360608----T:  6363213 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6363213----T:  6365818 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6363213----T:  6365818 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6365818----T:  6368423 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6365818----T:  6368423 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6368423----T:  6371028 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6368423----T:  6371028 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6371028----T:  6373633 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6371028----T:  6373633 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6373633----T:  6376238 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6373633----T:  6376238 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6376238----T:  6378843 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6376238----T:  6378843 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6378843----T:  6381448 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6378843----T:  6381448 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6381448----T:  6384053 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6381448----T:  6384053 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6384053----T:  6386658 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6384053----T:  6386658 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6386658----T:  6389263 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6386658----T:  6389263 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6389263----T:  6391868 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6389263----T:  6391868 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6391868----T:  6394473 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6391868----T:  6394473 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6394473----T:  6397078 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6394473----T:  6397078 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6397078----T:  6399683 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6397078----T:  6399683 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6399683----T:  6402288 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6399683----T:  6402288 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6402288----T:  6404893 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6402288----T:  6404893 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6404893----T:  6407498 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6404893----T:  6407498 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6407498----T:  6410103 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6407498----T:  6410103 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6410103----T:  6412708 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6410103----T:  6412708 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6412708----T:  6415313 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6412708----T:  6415313 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6415313----T:  6417918 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6415313----T:  6417918 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6417918----T:  6420523 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6417918----T:  6420523 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6420523----T:  6423128 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6420523----T:  6423128 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6423128----T:  6425733 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6423128----T:  6425733 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6425733----T:  6428338 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6425733----T:  6428338 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6428338----T:  6430943 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6428338----T:  6430943 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6430943----T:  6433548 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6430943----T:  6433548 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6433548----T:  6436153 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6433548----T:  6436153 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6436153----T:  6438758 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6436153----T:  6438758 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6438758----T:  6441363 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6438758----T:  6441363 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6441363----T:  6443968 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6441363----T:  6443968 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6443968----T:  6446573 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6443968----T:  6446573 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6446573----T:  6449178 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6446573----T:  6449178 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6449179----T:  6451784 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6449179----T:  6451784 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6677058----T:  6678156 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.741391)
F:  6678156----T:  6680691 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6680692----T:  6683227 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6905378----T:  6909292 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(2.642809)
F:  6906364----T:  6908969 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6906364----T:  6908969 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7131442----T:  7132409 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.652937)
F:  7132409----T:  7134944 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7134945----T:  7137550 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7134945----T:  7143185 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7145790----T:  7148395 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7145790----T:  7154030 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7156635----T:  7159240 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7156635----T:  7172330 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7174935----T:  7177540 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7174935----T:  7205658 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7208263----T:  7210868 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7208263----T:  7232405 	 St: 0 Sz: 200704 	 Sm: 0 	 T: device_sync(16.301147)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2641225(cycle), 1783.406494(us)
Tot_kernel_exec_time_and_fault_time: 50958850(cycle), 34408.406250(us)
Tot_memcpy_h2d_time: 2274876(cycle), 1536.040527(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 2300226(cycle), 1553.157349(us)
Tot_devicesync_time: 100065(cycle), 67.565834(us)
Tot_writeback_time: 2284585(cycle), 1542.596191(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 2410000(cycle), 1627.278809(us)
GPGPU-Sim: *** exit detected ***
