/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*163 cases */, 53|128,85/*10933*/,  TARGET_VAL(ISD::ADD),// ->10938
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 84, /*->3937*/
/*3853*/      OPC_RecordChild0, // #0 = $acc
/*3854*/      OPC_Scope, 40, /*->3896*/ // 2 children in Scope
/*3856*/        OPC_MoveChild, 1,
/*3858*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3861*/        OPC_RecordChild0, // #1 = $a
/*3862*/        OPC_MoveChild, 0,
/*3864*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3866*/        OPC_MoveParent,
/*3867*/        OPC_RecordChild1, // #2 = $b
/*3868*/        OPC_MoveChild, 1,
/*3870*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3872*/        OPC_MoveParent,
/*3873*/        OPC_MoveParent,
/*3874*/        OPC_CheckType, MVT::i32,
/*3876*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3878*/        OPC_EmitInteger, MVT::i32, 14, 
/*3881*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3884*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3896*/      /*Scope*/ 39, /*->3936*/
/*3897*/        OPC_RecordChild1, // #1 = $imm
/*3898*/        OPC_MoveChild, 1,
/*3900*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3903*/        OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*3905*/        OPC_MoveParent,
/*3906*/        OPC_CheckType, MVT::i32,
/*3908*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3910*/        OPC_EmitConvertToTarget, 1,
/*3912*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3915*/        OPC_EmitInteger, MVT::i32, 14, 
/*3918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3921*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*3936*/      0, /*End of Scope*/
/*3937*/    /*Scope*/ 41, /*->3979*/
/*3938*/      OPC_MoveChild, 0,
/*3940*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3943*/      OPC_RecordChild0, // #0 = $a
/*3944*/      OPC_MoveChild, 0,
/*3946*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3948*/      OPC_MoveParent,
/*3949*/      OPC_RecordChild1, // #1 = $b
/*3950*/      OPC_MoveChild, 1,
/*3952*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3954*/      OPC_MoveParent,
/*3955*/      OPC_MoveParent,
/*3956*/      OPC_RecordChild1, // #2 = $acc
/*3957*/      OPC_CheckType, MVT::i32,
/*3959*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3961*/      OPC_EmitInteger, MVT::i32, 14, 
/*3964*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3967*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3979*/    /*Scope*/ 40|128,3/*424*/, /*->4405*/
/*3981*/      OPC_RecordChild0, // #0 = $Rn
/*3982*/      OPC_RecordChild1, // #1 = $imm
/*3983*/      OPC_MoveChild, 1,
/*3985*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3988*/      OPC_Scope, 30, /*->4020*/ // 11 children in Scope
/*3990*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*3992*/        OPC_MoveParent,
/*3993*/        OPC_CheckType, MVT::i32,
/*3995*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3997*/        OPC_EmitConvertToTarget, 1,
/*3999*/        OPC_EmitInteger, MVT::i32, 14, 
/*4002*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4008*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4020*/      /*Scope*/ 33, /*->4054*/
/*4021*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*4023*/        OPC_MoveParent,
/*4024*/        OPC_CheckType, MVT::i32,
/*4026*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4028*/        OPC_EmitConvertToTarget, 1,
/*4030*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4033*/        OPC_EmitInteger, MVT::i32, 14, 
/*4036*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4039*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*4054*/      /*Scope*/ 30, /*->4085*/
/*4055*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*4057*/        OPC_MoveParent,
/*4058*/        OPC_CheckType, MVT::i32,
/*4060*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4062*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4065*/        OPC_EmitConvertToTarget, 1,
/*4067*/        OPC_EmitInteger, MVT::i32, 14, 
/*4070*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4073*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*4085*/      /*Scope*/ 30, /*->4116*/
/*4086*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*4088*/        OPC_MoveParent,
/*4089*/        OPC_CheckType, MVT::i32,
/*4091*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4093*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4096*/        OPC_EmitConvertToTarget, 1,
/*4098*/        OPC_EmitInteger, MVT::i32, 14, 
/*4101*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4104*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*4116*/      /*Scope*/ 33, /*->4150*/
/*4117*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*4119*/        OPC_MoveParent,
/*4120*/        OPC_CheckType, MVT::i32,
/*4122*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4124*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4127*/        OPC_EmitConvertToTarget, 1,
/*4129*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4132*/        OPC_EmitInteger, MVT::i32, 14, 
/*4135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4138*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*4150*/      /*Scope*/ 33, /*->4184*/
/*4151*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*4153*/        OPC_MoveParent,
/*4154*/        OPC_CheckType, MVT::i32,
/*4156*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4158*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4161*/        OPC_EmitConvertToTarget, 1,
/*4163*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4166*/        OPC_EmitInteger, MVT::i32, 14, 
/*4169*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4172*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*4184*/      /*Scope*/ 30, /*->4215*/
/*4185*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*4187*/        OPC_MoveParent,
/*4188*/        OPC_CheckType, MVT::i32,
/*4190*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4192*/        OPC_EmitConvertToTarget, 1,
/*4194*/        OPC_EmitInteger, MVT::i32, 14, 
/*4197*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4200*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4203*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*4215*/      /*Scope*/ 26, /*->4242*/
/*4216*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*4218*/        OPC_MoveParent,
/*4219*/        OPC_CheckType, MVT::i32,
/*4221*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4223*/        OPC_EmitConvertToTarget, 1,
/*4225*/        OPC_EmitInteger, MVT::i32, 14, 
/*4228*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4231*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4242*/      /*Scope*/ 33, /*->4276*/
/*4243*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*4245*/        OPC_MoveParent,
/*4246*/        OPC_CheckType, MVT::i32,
/*4248*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4250*/        OPC_EmitConvertToTarget, 1,
/*4252*/        OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*4255*/        OPC_EmitInteger, MVT::i32, 14, 
/*4258*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4261*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4264*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4276*/      /*Scope*/ 29, /*->4306*/
/*4277*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*4279*/        OPC_MoveParent,
/*4280*/        OPC_CheckType, MVT::i32,
/*4282*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4284*/        OPC_EmitConvertToTarget, 1,
/*4286*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4289*/        OPC_EmitInteger, MVT::i32, 14, 
/*4292*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4295*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4306*/      /*Scope*/ 97, /*->4404*/
/*4307*/        OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*4309*/        OPC_MoveParent,
/*4310*/        OPC_CheckType, MVT::i32,
/*4312*/        OPC_Scope, 44, /*->4358*/ // 2 children in Scope
/*4314*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*4316*/          OPC_EmitConvertToTarget, 1,
/*4318*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4321*/          OPC_EmitInteger, MVT::i32, 14, 
/*4324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4327*/          OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4337*/          OPC_EmitInteger, MVT::i32, 14, 
/*4340*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4358*/        /*Scope*/ 44, /*->4403*/
/*4359*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4361*/          OPC_EmitConvertToTarget, 1,
/*4363*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4366*/          OPC_EmitInteger, MVT::i32, 14, 
/*4369*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4372*/          OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4382*/          OPC_EmitInteger, MVT::i32, 14, 
/*4385*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4391*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4403*/        0, /*End of Scope*/
/*4404*/      0, /*End of Scope*/
/*4405*/    /*Scope*/ 94, /*->4500*/
/*4406*/      OPC_MoveChild, 0,
/*4408*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->4470
/*4412*/        OPC_RecordChild0, // #0 = $Rn
/*4413*/        OPC_RecordChild1, // #1 = $Rm
/*4414*/        OPC_MoveParent,
/*4415*/        OPC_RecordChild1, // #2 = $Ra
/*4416*/        OPC_CheckType, MVT::i32,
/*4418*/        OPC_Scope, 24, /*->4444*/ // 2 children in Scope
/*4420*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4422*/          OPC_EmitInteger, MVT::i32, 14, 
/*4425*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4428*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4431*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4444*/        /*Scope*/ 24, /*->4469*/
/*4445*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4447*/          OPC_EmitInteger, MVT::i32, 14, 
/*4450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4453*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4456*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4469*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4499
/*4473*/        OPC_RecordChild0, // #0 = $Rn
/*4474*/        OPC_RecordChild1, // #1 = $Rm
/*4475*/        OPC_MoveParent,
/*4476*/        OPC_RecordChild1, // #2 = $Ra
/*4477*/        OPC_CheckType, MVT::i32,
/*4479*/        OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4481*/        OPC_EmitInteger, MVT::i32, 14, 
/*4484*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4487*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4500*/    /*Scope*/ 67, /*->4568*/
/*4501*/      OPC_RecordChild0, // #0 = $Rn
/*4502*/      OPC_MoveChild, 1,
/*4504*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4507*/      OPC_RecordChild0, // #1 = $Rm
/*4508*/      OPC_MoveChild, 1,
/*4510*/      OPC_Scope, 27, /*->4539*/ // 2 children in Scope
/*4512*/        OPC_CheckValueType, MVT::i8,
/*4514*/        OPC_MoveParent,
/*4515*/        OPC_MoveParent,
/*4516*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4518*/        OPC_EmitInteger, MVT::i32, 0, 
/*4521*/        OPC_EmitInteger, MVT::i32, 14, 
/*4524*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4527*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4539*/      /*Scope*/ 27, /*->4567*/
/*4540*/        OPC_CheckValueType, MVT::i16,
/*4542*/        OPC_MoveParent,
/*4543*/        OPC_MoveParent,
/*4544*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4546*/        OPC_EmitInteger, MVT::i32, 0, 
/*4549*/        OPC_EmitInteger, MVT::i32, 14, 
/*4552*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4555*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4567*/      0, /*End of Scope*/
/*4568*/    /*Scope*/ 62, /*->4631*/
/*4569*/      OPC_MoveChild, 0,
/*4571*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->4601
/*4575*/        OPC_RecordChild0, // #0 = $Rn
/*4576*/        OPC_RecordChild1, // #1 = $Rm
/*4577*/        OPC_MoveParent,
/*4578*/        OPC_RecordChild1, // #2 = $Ra
/*4579*/        OPC_CheckType, MVT::i32,
/*4581*/        OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4583*/        OPC_EmitInteger, MVT::i32, 14, 
/*4586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4630
/*4604*/        OPC_RecordChild0, // #0 = $Rm
/*4605*/        OPC_RecordChild1, // #1 = $Rn
/*4606*/        OPC_MoveParent,
/*4607*/        OPC_RecordChild1, // #2 = $Ra
/*4608*/        OPC_CheckType, MVT::i32,
/*4610*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4612*/        OPC_EmitInteger, MVT::i32, 14, 
/*4615*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4618*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4631*/    /*Scope*/ 74|128,1/*202*/, /*->4835*/
/*4633*/      OPC_RecordChild0, // #0 = $Rn
/*4634*/      OPC_MoveChild, 1,
/*4636*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4701
/*4640*/        OPC_RecordChild0, // #1 = $Rm
/*4641*/        OPC_MoveChild, 1,
/*4643*/        OPC_Scope, 27, /*->4672*/ // 2 children in Scope
/*4645*/          OPC_CheckValueType, MVT::i8,
/*4647*/          OPC_MoveParent,
/*4648*/          OPC_MoveParent,
/*4649*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4651*/          OPC_EmitInteger, MVT::i32, 0, 
/*4654*/          OPC_EmitInteger, MVT::i32, 14, 
/*4657*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4660*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4672*/        /*Scope*/ 27, /*->4700*/
/*4673*/          OPC_CheckValueType, MVT::i16,
/*4675*/          OPC_MoveParent,
/*4676*/          OPC_MoveParent,
/*4677*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4679*/          OPC_EmitInteger, MVT::i32, 0, 
/*4682*/          OPC_EmitInteger, MVT::i32, 14, 
/*4685*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4688*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4700*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->4782
/*4704*/        OPC_RecordChild0, // #1 = $Rn
/*4705*/        OPC_RecordChild1, // #2 = $Rm
/*4706*/        OPC_MoveParent,
/*4707*/        OPC_CheckType, MVT::i32,
/*4709*/        OPC_Scope, 24, /*->4735*/ // 3 children in Scope
/*4711*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4713*/          OPC_EmitInteger, MVT::i32, 14, 
/*4716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4719*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4722*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4735*/        /*Scope*/ 24, /*->4760*/
/*4736*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4738*/          OPC_EmitInteger, MVT::i32, 14, 
/*4741*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4747*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4760*/        /*Scope*/ 20, /*->4781*/
/*4761*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4763*/          OPC_EmitInteger, MVT::i32, 14, 
/*4766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4781*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->4834
/*4785*/        OPC_RecordChild0, // #1 = $Rn
/*4786*/        OPC_RecordChild1, // #2 = $Rm
/*4787*/        OPC_MoveParent,
/*4788*/        OPC_CheckType, MVT::i32,
/*4790*/        OPC_Scope, 20, /*->4812*/ // 2 children in Scope
/*4792*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4794*/          OPC_EmitInteger, MVT::i32, 14, 
/*4797*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4800*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4812*/        /*Scope*/ 20, /*->4833*/
/*4813*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4815*/          OPC_EmitInteger, MVT::i32, 14, 
/*4818*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4821*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4833*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4835*/    /*Scope*/ 122, /*->4958*/
/*4836*/      OPC_MoveChild, 0,
/*4838*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4841*/      OPC_RecordChild0, // #0 = $Rm
/*4842*/      OPC_MoveChild, 1,
/*4844*/      OPC_Scope, 55, /*->4901*/ // 2 children in Scope
/*4846*/        OPC_CheckValueType, MVT::i8,
/*4848*/        OPC_MoveParent,
/*4849*/        OPC_MoveParent,
/*4850*/        OPC_RecordChild1, // #1 = $Rn
/*4851*/        OPC_Scope, 23, /*->4876*/ // 2 children in Scope
/*4853*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4855*/          OPC_EmitInteger, MVT::i32, 0, 
/*4858*/          OPC_EmitInteger, MVT::i32, 14, 
/*4861*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4864*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4876*/        /*Scope*/ 23, /*->4900*/
/*4877*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4879*/          OPC_EmitInteger, MVT::i32, 0, 
/*4882*/          OPC_EmitInteger, MVT::i32, 14, 
/*4885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4888*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4900*/        0, /*End of Scope*/
/*4901*/      /*Scope*/ 55, /*->4957*/
/*4902*/        OPC_CheckValueType, MVT::i16,
/*4904*/        OPC_MoveParent,
/*4905*/        OPC_MoveParent,
/*4906*/        OPC_RecordChild1, // #1 = $Rn
/*4907*/        OPC_Scope, 23, /*->4932*/ // 2 children in Scope
/*4909*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4911*/          OPC_EmitInteger, MVT::i32, 0, 
/*4914*/          OPC_EmitInteger, MVT::i32, 14, 
/*4917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4920*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4932*/        /*Scope*/ 23, /*->4956*/
/*4933*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4935*/          OPC_EmitInteger, MVT::i32, 0, 
/*4938*/          OPC_EmitInteger, MVT::i32, 14, 
/*4941*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4956*/        0, /*End of Scope*/
/*4957*/      0, /*End of Scope*/
/*4958*/    /*Scope*/ 57|128,2/*313*/, /*->5273*/
/*4960*/      OPC_RecordChild0, // #0 = $Rn
/*4961*/      OPC_Scope, 93, /*->5056*/ // 2 children in Scope
/*4963*/        OPC_RecordChild1, // #1 = $Rm
/*4964*/        OPC_CheckType, MVT::i32,
/*4966*/        OPC_Scope, 23, /*->4991*/ // 3 children in Scope
/*4968*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4970*/          OPC_EmitInteger, MVT::i32, 14, 
/*4973*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4976*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4979*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*4991*/        /*Scope*/ 23, /*->5015*/
/*4992*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4994*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4997*/          OPC_EmitInteger, MVT::i32, 14, 
/*5000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*5015*/        /*Scope*/ 39, /*->5055*/
/*5016*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*5018*/          OPC_EmitInteger, MVT::i32, 14, 
/*5021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5024*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5027*/          OPC_Scope, 12, /*->5041*/ // 2 children in Scope
/*5029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5041*/          /*Scope*/ 12, /*->5054*/
/*5042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5054*/          0, /*End of Scope*/
/*5055*/        0, /*End of Scope*/
/*5056*/      /*Scope*/ 86|128,1/*214*/, /*->5272*/
/*5058*/        OPC_MoveChild, 1,
/*5060*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5063*/        OPC_MoveChild, 0,
/*5065*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5068*/        OPC_MoveChild, 0,
/*5070*/        OPC_Scope, 99, /*->5171*/ // 2 children in Scope
/*5072*/          OPC_CheckInteger, 13, 
/*5074*/          OPC_MoveParent,
/*5075*/          OPC_RecordChild1, // #1 = $Vn
/*5076*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5108
/*5079*/            OPC_CheckChild1Type, MVT::v8i8,
/*5081*/            OPC_RecordChild2, // #2 = $Vm
/*5082*/            OPC_CheckChild2Type, MVT::v8i8,
/*5084*/            OPC_MoveParent,
/*5085*/            OPC_MoveParent,
/*5086*/            OPC_CheckType, MVT::v8i16,
/*5088*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5090*/            OPC_EmitInteger, MVT::i32, 14, 
/*5093*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5096*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5139
/*5110*/            OPC_CheckChild1Type, MVT::v4i16,
/*5112*/            OPC_RecordChild2, // #2 = $Vm
/*5113*/            OPC_CheckChild2Type, MVT::v4i16,
/*5115*/            OPC_MoveParent,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_CheckType, MVT::v4i32,
/*5119*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5121*/            OPC_EmitInteger, MVT::i32, 14, 
/*5124*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5127*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5170
/*5141*/            OPC_CheckChild1Type, MVT::v2i32,
/*5143*/            OPC_RecordChild2, // #2 = $Vm
/*5144*/            OPC_CheckChild2Type, MVT::v2i32,
/*5146*/            OPC_MoveParent,
/*5147*/            OPC_MoveParent,
/*5148*/            OPC_CheckType, MVT::v2i64,
/*5150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5152*/            OPC_EmitInteger, MVT::i32, 14, 
/*5155*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5158*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5171*/        /*Scope*/ 99, /*->5271*/
/*5172*/          OPC_CheckInteger, 14, 
/*5174*/          OPC_MoveParent,
/*5175*/          OPC_RecordChild1, // #1 = $Vn
/*5176*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5208
/*5179*/            OPC_CheckChild1Type, MVT::v8i8,
/*5181*/            OPC_RecordChild2, // #2 = $Vm
/*5182*/            OPC_CheckChild2Type, MVT::v8i8,
/*5184*/            OPC_MoveParent,
/*5185*/            OPC_MoveParent,
/*5186*/            OPC_CheckType, MVT::v8i16,
/*5188*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5190*/            OPC_EmitInteger, MVT::i32, 14, 
/*5193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5196*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5239
/*5210*/            OPC_CheckChild1Type, MVT::v4i16,
/*5212*/            OPC_RecordChild2, // #2 = $Vm
/*5213*/            OPC_CheckChild2Type, MVT::v4i16,
/*5215*/            OPC_MoveParent,
/*5216*/            OPC_MoveParent,
/*5217*/            OPC_CheckType, MVT::v4i32,
/*5219*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5221*/            OPC_EmitInteger, MVT::i32, 14, 
/*5224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5270
/*5241*/            OPC_CheckChild1Type, MVT::v2i32,
/*5243*/            OPC_RecordChild2, // #2 = $Vm
/*5244*/            OPC_CheckChild2Type, MVT::v2i32,
/*5246*/            OPC_MoveParent,
/*5247*/            OPC_MoveParent,
/*5248*/            OPC_CheckType, MVT::v2i64,
/*5250*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5252*/            OPC_EmitInteger, MVT::i32, 14, 
/*5255*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5258*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5271*/        0, /*End of Scope*/
/*5272*/      0, /*End of Scope*/
/*5273*/    /*Scope*/ 92|128,1/*220*/, /*->5495*/
/*5275*/      OPC_MoveChild, 0,
/*5277*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5280*/      OPC_MoveChild, 0,
/*5282*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5285*/      OPC_MoveChild, 0,
/*5287*/      OPC_Scope, 102, /*->5391*/ // 2 children in Scope
/*5289*/        OPC_CheckInteger, 13, 
/*5291*/        OPC_MoveParent,
/*5292*/        OPC_RecordChild1, // #0 = $Vn
/*5293*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5326
/*5296*/          OPC_CheckChild1Type, MVT::v8i8,
/*5298*/          OPC_RecordChild2, // #1 = $Vm
/*5299*/          OPC_CheckChild2Type, MVT::v8i8,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_MoveParent,
/*5303*/          OPC_RecordChild1, // #2 = $src1
/*5304*/          OPC_CheckType, MVT::v8i16,
/*5306*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5358
/*5328*/          OPC_CheckChild1Type, MVT::v4i16,
/*5330*/          OPC_RecordChild2, // #1 = $Vm
/*5331*/          OPC_CheckChild2Type, MVT::v4i16,
/*5333*/          OPC_MoveParent,
/*5334*/          OPC_MoveParent,
/*5335*/          OPC_RecordChild1, // #2 = $src1
/*5336*/          OPC_CheckType, MVT::v4i32,
/*5338*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5340*/          OPC_EmitInteger, MVT::i32, 14, 
/*5343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5390
/*5360*/          OPC_CheckChild1Type, MVT::v2i32,
/*5362*/          OPC_RecordChild2, // #1 = $Vm
/*5363*/          OPC_CheckChild2Type, MVT::v2i32,
/*5365*/          OPC_MoveParent,
/*5366*/          OPC_MoveParent,
/*5367*/          OPC_RecordChild1, // #2 = $src1
/*5368*/          OPC_CheckType, MVT::v2i64,
/*5370*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5372*/          OPC_EmitInteger, MVT::i32, 14, 
/*5375*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5378*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5391*/      /*Scope*/ 102, /*->5494*/
/*5392*/        OPC_CheckInteger, 14, 
/*5394*/        OPC_MoveParent,
/*5395*/        OPC_RecordChild1, // #0 = $Vn
/*5396*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5429
/*5399*/          OPC_CheckChild1Type, MVT::v8i8,
/*5401*/          OPC_RecordChild2, // #1 = $Vm
/*5402*/          OPC_CheckChild2Type, MVT::v8i8,
/*5404*/          OPC_MoveParent,
/*5405*/          OPC_MoveParent,
/*5406*/          OPC_RecordChild1, // #2 = $src1
/*5407*/          OPC_CheckType, MVT::v8i16,
/*5409*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5411*/          OPC_EmitInteger, MVT::i32, 14, 
/*5414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5461
/*5431*/          OPC_CheckChild1Type, MVT::v4i16,
/*5433*/          OPC_RecordChild2, // #1 = $Vm
/*5434*/          OPC_CheckChild2Type, MVT::v4i16,
/*5436*/          OPC_MoveParent,
/*5437*/          OPC_MoveParent,
/*5438*/          OPC_RecordChild1, // #2 = $src1
/*5439*/          OPC_CheckType, MVT::v4i32,
/*5441*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5443*/          OPC_EmitInteger, MVT::i32, 14, 
/*5446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5493
/*5463*/          OPC_CheckChild1Type, MVT::v2i32,
/*5465*/          OPC_RecordChild2, // #1 = $Vm
/*5466*/          OPC_CheckChild2Type, MVT::v2i32,
/*5468*/          OPC_MoveParent,
/*5469*/          OPC_MoveParent,
/*5470*/          OPC_RecordChild1, // #2 = $src1
/*5471*/          OPC_CheckType, MVT::v2i64,
/*5473*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5475*/          OPC_EmitInteger, MVT::i32, 14, 
/*5478*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5481*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5494*/      0, /*End of Scope*/
/*5495*/    /*Scope*/ 2|128,3/*386*/, /*->5883*/
/*5497*/      OPC_RecordChild0, // #0 = $src1
/*5498*/      OPC_MoveChild, 1,
/*5500*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->5690
/*5505*/        OPC_Scope, 9|128,1/*137*/, /*->5645*/ // 2 children in Scope
/*5508*/          OPC_RecordChild0, // #1 = $Vn
/*5509*/          OPC_MoveChild, 1,
/*5511*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5514*/          OPC_RecordChild0, // #2 = $Vm
/*5515*/          OPC_Scope, 63, /*->5580*/ // 2 children in Scope
/*5517*/            OPC_CheckChild0Type, MVT::v4i16,
/*5519*/            OPC_RecordChild1, // #3 = $lane
/*5520*/            OPC_MoveChild, 1,
/*5522*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5525*/            OPC_MoveParent,
/*5526*/            OPC_MoveParent,
/*5527*/            OPC_MoveParent,
/*5528*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->5554
/*5531*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5533*/              OPC_EmitConvertToTarget, 3,
/*5535*/              OPC_EmitInteger, MVT::i32, 14, 
/*5538*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5541*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->5579
/*5556*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5558*/              OPC_EmitConvertToTarget, 3,
/*5560*/              OPC_EmitInteger, MVT::i32, 14, 
/*5563*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5566*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5580*/          /*Scope*/ 63, /*->5644*/
/*5581*/            OPC_CheckChild0Type, MVT::v2i32,
/*5583*/            OPC_RecordChild1, // #3 = $lane
/*5584*/            OPC_MoveChild, 1,
/*5586*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5589*/            OPC_MoveParent,
/*5590*/            OPC_MoveParent,
/*5591*/            OPC_MoveParent,
/*5592*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->5618
/*5595*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5597*/              OPC_EmitConvertToTarget, 3,
/*5599*/              OPC_EmitInteger, MVT::i32, 14, 
/*5602*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5605*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->5643
/*5620*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5622*/              OPC_EmitConvertToTarget, 3,
/*5624*/              OPC_EmitInteger, MVT::i32, 14, 
/*5627*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5630*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5644*/          0, /*End of Scope*/
/*5645*/        /*Scope*/ 43, /*->5689*/
/*5646*/          OPC_MoveChild, 0,
/*5648*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5651*/          OPC_RecordChild0, // #1 = $Vm
/*5652*/          OPC_CheckChild0Type, MVT::v4i16,
/*5654*/          OPC_RecordChild1, // #2 = $lane
/*5655*/          OPC_MoveChild, 1,
/*5657*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5660*/          OPC_MoveParent,
/*5661*/          OPC_MoveParent,
/*5662*/          OPC_RecordChild1, // #3 = $Vn
/*5663*/          OPC_MoveParent,
/*5664*/          OPC_CheckType, MVT::v4i16,
/*5666*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5668*/          OPC_EmitConvertToTarget, 2,
/*5670*/          OPC_EmitInteger, MVT::i32, 14, 
/*5673*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5676*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5689*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->5786
/*5693*/        OPC_RecordChild0, // #1 = $Vn
/*5694*/        OPC_Scope, 44, /*->5740*/ // 2 children in Scope
/*5696*/          OPC_CheckChild0Type, MVT::v4i16,
/*5698*/          OPC_MoveChild, 1,
/*5700*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5703*/          OPC_RecordChild0, // #2 = $Vm
/*5704*/          OPC_CheckChild0Type, MVT::v4i16,
/*5706*/          OPC_RecordChild1, // #3 = $lane
/*5707*/          OPC_MoveChild, 1,
/*5709*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5712*/          OPC_MoveParent,
/*5713*/          OPC_MoveParent,
/*5714*/          OPC_MoveParent,
/*5715*/          OPC_CheckType, MVT::v4i32,
/*5717*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5719*/          OPC_EmitConvertToTarget, 3,
/*5721*/          OPC_EmitInteger, MVT::i32, 14, 
/*5724*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5727*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5740*/        /*Scope*/ 44, /*->5785*/
/*5741*/          OPC_CheckChild0Type, MVT::v2i32,
/*5743*/          OPC_MoveChild, 1,
/*5745*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5748*/          OPC_RecordChild0, // #2 = $Vm
/*5749*/          OPC_CheckChild0Type, MVT::v2i32,
/*5751*/          OPC_RecordChild1, // #3 = $lane
/*5752*/          OPC_MoveChild, 1,
/*5754*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_MoveParent,
/*5760*/          OPC_CheckType, MVT::v2i64,
/*5762*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5764*/          OPC_EmitConvertToTarget, 3,
/*5766*/          OPC_EmitInteger, MVT::i32, 14, 
/*5769*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5772*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5785*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->5882
/*5789*/        OPC_RecordChild0, // #1 = $Vn
/*5790*/        OPC_Scope, 44, /*->5836*/ // 2 children in Scope
/*5792*/          OPC_CheckChild0Type, MVT::v4i16,
/*5794*/          OPC_MoveChild, 1,
/*5796*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5799*/          OPC_RecordChild0, // #2 = $Vm
/*5800*/          OPC_CheckChild0Type, MVT::v4i16,
/*5802*/          OPC_RecordChild1, // #3 = $lane
/*5803*/          OPC_MoveChild, 1,
/*5805*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5808*/          OPC_MoveParent,
/*5809*/          OPC_MoveParent,
/*5810*/          OPC_MoveParent,
/*5811*/          OPC_CheckType, MVT::v4i32,
/*5813*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5815*/          OPC_EmitConvertToTarget, 3,
/*5817*/          OPC_EmitInteger, MVT::i32, 14, 
/*5820*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5823*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5836*/        /*Scope*/ 44, /*->5881*/
/*5837*/          OPC_CheckChild0Type, MVT::v2i32,
/*5839*/          OPC_MoveChild, 1,
/*5841*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5844*/          OPC_RecordChild0, // #2 = $Vm
/*5845*/          OPC_CheckChild0Type, MVT::v2i32,
/*5847*/          OPC_RecordChild1, // #3 = $lane
/*5848*/          OPC_MoveChild, 1,
/*5850*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5853*/          OPC_MoveParent,
/*5854*/          OPC_MoveParent,
/*5855*/          OPC_MoveParent,
/*5856*/          OPC_CheckType, MVT::v2i64,
/*5858*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5860*/          OPC_EmitConvertToTarget, 3,
/*5862*/          OPC_EmitInteger, MVT::i32, 14, 
/*5865*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5868*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5881*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5883*/    /*Scope*/ 97, /*->5981*/
/*5884*/      OPC_MoveChild, 0,
/*5886*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5889*/      OPC_Scope, 44, /*->5935*/ // 2 children in Scope
/*5891*/        OPC_RecordChild0, // #0 = $Vn
/*5892*/        OPC_MoveChild, 1,
/*5894*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5897*/        OPC_RecordChild0, // #1 = $Vm
/*5898*/        OPC_CheckChild0Type, MVT::v4i16,
/*5900*/        OPC_RecordChild1, // #2 = $lane
/*5901*/        OPC_MoveChild, 1,
/*5903*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5906*/        OPC_MoveParent,
/*5907*/        OPC_MoveParent,
/*5908*/        OPC_MoveParent,
/*5909*/        OPC_RecordChild1, // #3 = $src1
/*5910*/        OPC_CheckType, MVT::v4i16,
/*5912*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5914*/        OPC_EmitConvertToTarget, 2,
/*5916*/        OPC_EmitInteger, MVT::i32, 14, 
/*5919*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5922*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5935*/      /*Scope*/ 44, /*->5980*/
/*5936*/        OPC_MoveChild, 0,
/*5938*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5941*/        OPC_RecordChild0, // #0 = $Vm
/*5942*/        OPC_CheckChild0Type, MVT::v4i16,
/*5944*/        OPC_RecordChild1, // #1 = $lane
/*5945*/        OPC_MoveChild, 1,
/*5947*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5950*/        OPC_MoveParent,
/*5951*/        OPC_MoveParent,
/*5952*/        OPC_RecordChild1, // #2 = $Vn
/*5953*/        OPC_MoveParent,
/*5954*/        OPC_RecordChild1, // #3 = $src1
/*5955*/        OPC_CheckType, MVT::v4i16,
/*5957*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5959*/        OPC_EmitConvertToTarget, 1,
/*5961*/        OPC_EmitInteger, MVT::i32, 14, 
/*5964*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5967*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5980*/      0, /*End of Scope*/
/*5981*/    /*Scope*/ 49, /*->6031*/
/*5982*/      OPC_RecordChild0, // #0 = $src1
/*5983*/      OPC_MoveChild, 1,
/*5985*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5988*/      OPC_MoveChild, 0,
/*5990*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5993*/      OPC_RecordChild0, // #1 = $Vm
/*5994*/      OPC_CheckChild0Type, MVT::v2i32,
/*5996*/      OPC_RecordChild1, // #2 = $lane
/*5997*/      OPC_MoveChild, 1,
/*5999*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6002*/      OPC_MoveParent,
/*6003*/      OPC_MoveParent,
/*6004*/      OPC_RecordChild1, // #3 = $Vn
/*6005*/      OPC_MoveParent,
/*6006*/      OPC_CheckType, MVT::v2i32,
/*6008*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6010*/      OPC_EmitConvertToTarget, 2,
/*6012*/      OPC_EmitInteger, MVT::i32, 14, 
/*6015*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6018*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6031*/    /*Scope*/ 97, /*->6129*/
/*6032*/      OPC_MoveChild, 0,
/*6034*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6037*/      OPC_Scope, 44, /*->6083*/ // 2 children in Scope
/*6039*/        OPC_RecordChild0, // #0 = $Vn
/*6040*/        OPC_MoveChild, 1,
/*6042*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6045*/        OPC_RecordChild0, // #1 = $Vm
/*6046*/        OPC_CheckChild0Type, MVT::v2i32,
/*6048*/        OPC_RecordChild1, // #2 = $lane
/*6049*/        OPC_MoveChild, 1,
/*6051*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6054*/        OPC_MoveParent,
/*6055*/        OPC_MoveParent,
/*6056*/        OPC_MoveParent,
/*6057*/        OPC_RecordChild1, // #3 = $src1
/*6058*/        OPC_CheckType, MVT::v2i32,
/*6060*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6062*/        OPC_EmitConvertToTarget, 2,
/*6064*/        OPC_EmitInteger, MVT::i32, 14, 
/*6067*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6070*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6083*/      /*Scope*/ 44, /*->6128*/
/*6084*/        OPC_MoveChild, 0,
/*6086*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6089*/        OPC_RecordChild0, // #0 = $Vm
/*6090*/        OPC_CheckChild0Type, MVT::v2i32,
/*6092*/        OPC_RecordChild1, // #1 = $lane
/*6093*/        OPC_MoveChild, 1,
/*6095*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6098*/        OPC_MoveParent,
/*6099*/        OPC_MoveParent,
/*6100*/        OPC_RecordChild1, // #2 = $Vn
/*6101*/        OPC_MoveParent,
/*6102*/        OPC_RecordChild1, // #3 = $src1
/*6103*/        OPC_CheckType, MVT::v2i32,
/*6105*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6107*/        OPC_EmitConvertToTarget, 1,
/*6109*/        OPC_EmitInteger, MVT::i32, 14, 
/*6112*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6115*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6128*/      0, /*End of Scope*/
/*6129*/    /*Scope*/ 49, /*->6179*/
/*6130*/      OPC_RecordChild0, // #0 = $src1
/*6131*/      OPC_MoveChild, 1,
/*6133*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6136*/      OPC_MoveChild, 0,
/*6138*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6141*/      OPC_RecordChild0, // #1 = $Vm
/*6142*/      OPC_CheckChild0Type, MVT::v4i16,
/*6144*/      OPC_RecordChild1, // #2 = $lane
/*6145*/      OPC_MoveChild, 1,
/*6147*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6150*/      OPC_MoveParent,
/*6151*/      OPC_MoveParent,
/*6152*/      OPC_RecordChild1, // #3 = $Vn
/*6153*/      OPC_MoveParent,
/*6154*/      OPC_CheckType, MVT::v8i16,
/*6156*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6158*/      OPC_EmitConvertToTarget, 2,
/*6160*/      OPC_EmitInteger, MVT::i32, 14, 
/*6163*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6166*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6179*/    /*Scope*/ 97, /*->6277*/
/*6180*/      OPC_MoveChild, 0,
/*6182*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6185*/      OPC_Scope, 44, /*->6231*/ // 2 children in Scope
/*6187*/        OPC_RecordChild0, // #0 = $Vn
/*6188*/        OPC_MoveChild, 1,
/*6190*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6193*/        OPC_RecordChild0, // #1 = $Vm
/*6194*/        OPC_CheckChild0Type, MVT::v4i16,
/*6196*/        OPC_RecordChild1, // #2 = $lane
/*6197*/        OPC_MoveChild, 1,
/*6199*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6202*/        OPC_MoveParent,
/*6203*/        OPC_MoveParent,
/*6204*/        OPC_MoveParent,
/*6205*/        OPC_RecordChild1, // #3 = $src1
/*6206*/        OPC_CheckType, MVT::v8i16,
/*6208*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6210*/        OPC_EmitConvertToTarget, 2,
/*6212*/        OPC_EmitInteger, MVT::i32, 14, 
/*6215*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6218*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6231*/      /*Scope*/ 44, /*->6276*/
/*6232*/        OPC_MoveChild, 0,
/*6234*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6237*/        OPC_RecordChild0, // #0 = $Vm
/*6238*/        OPC_CheckChild0Type, MVT::v4i16,
/*6240*/        OPC_RecordChild1, // #1 = $lane
/*6241*/        OPC_MoveChild, 1,
/*6243*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6246*/        OPC_MoveParent,
/*6247*/        OPC_MoveParent,
/*6248*/        OPC_RecordChild1, // #2 = $Vn
/*6249*/        OPC_MoveParent,
/*6250*/        OPC_RecordChild1, // #3 = $src1
/*6251*/        OPC_CheckType, MVT::v8i16,
/*6253*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6255*/        OPC_EmitConvertToTarget, 1,
/*6257*/        OPC_EmitInteger, MVT::i32, 14, 
/*6260*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6263*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6276*/      0, /*End of Scope*/
/*6277*/    /*Scope*/ 49, /*->6327*/
/*6278*/      OPC_RecordChild0, // #0 = $src1
/*6279*/      OPC_MoveChild, 1,
/*6281*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6284*/      OPC_MoveChild, 0,
/*6286*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6289*/      OPC_RecordChild0, // #1 = $Vm
/*6290*/      OPC_CheckChild0Type, MVT::v2i32,
/*6292*/      OPC_RecordChild1, // #2 = $lane
/*6293*/      OPC_MoveChild, 1,
/*6295*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6298*/      OPC_MoveParent,
/*6299*/      OPC_MoveParent,
/*6300*/      OPC_RecordChild1, // #3 = $Vn
/*6301*/      OPC_MoveParent,
/*6302*/      OPC_CheckType, MVT::v4i32,
/*6304*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6306*/      OPC_EmitConvertToTarget, 2,
/*6308*/      OPC_EmitInteger, MVT::i32, 14, 
/*6311*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6314*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6327*/    /*Scope*/ 39|128,2/*295*/, /*->6624*/
/*6329*/      OPC_MoveChild, 0,
/*6331*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->6427
/*6335*/        OPC_Scope, 44, /*->6381*/ // 2 children in Scope
/*6337*/          OPC_RecordChild0, // #0 = $Vn
/*6338*/          OPC_MoveChild, 1,
/*6340*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6343*/          OPC_RecordChild0, // #1 = $Vm
/*6344*/          OPC_CheckChild0Type, MVT::v2i32,
/*6346*/          OPC_RecordChild1, // #2 = $lane
/*6347*/          OPC_MoveChild, 1,
/*6349*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6352*/          OPC_MoveParent,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_MoveParent,
/*6355*/          OPC_RecordChild1, // #3 = $src1
/*6356*/          OPC_CheckType, MVT::v4i32,
/*6358*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6360*/          OPC_EmitConvertToTarget, 2,
/*6362*/          OPC_EmitInteger, MVT::i32, 14, 
/*6365*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6368*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6381*/        /*Scope*/ 44, /*->6426*/
/*6382*/          OPC_MoveChild, 0,
/*6384*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6387*/          OPC_RecordChild0, // #0 = $Vm
/*6388*/          OPC_CheckChild0Type, MVT::v2i32,
/*6390*/          OPC_RecordChild1, // #1 = $lane
/*6391*/          OPC_MoveChild, 1,
/*6393*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6396*/          OPC_MoveParent,
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_RecordChild1, // #2 = $Vn
/*6399*/          OPC_MoveParent,
/*6400*/          OPC_RecordChild1, // #3 = $src1
/*6401*/          OPC_CheckType, MVT::v4i32,
/*6403*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6405*/          OPC_EmitConvertToTarget, 1,
/*6407*/          OPC_EmitInteger, MVT::i32, 14, 
/*6410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6426*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->6525
/*6430*/        OPC_RecordChild0, // #0 = $Vn
/*6431*/        OPC_Scope, 45, /*->6478*/ // 2 children in Scope
/*6433*/          OPC_CheckChild0Type, MVT::v4i16,
/*6435*/          OPC_MoveChild, 1,
/*6437*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6440*/          OPC_RecordChild0, // #1 = $Vm
/*6441*/          OPC_CheckChild0Type, MVT::v4i16,
/*6443*/          OPC_RecordChild1, // #2 = $lane
/*6444*/          OPC_MoveChild, 1,
/*6446*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6449*/          OPC_MoveParent,
/*6450*/          OPC_MoveParent,
/*6451*/          OPC_MoveParent,
/*6452*/          OPC_RecordChild1, // #3 = $src1
/*6453*/          OPC_CheckType, MVT::v4i32,
/*6455*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/          OPC_EmitConvertToTarget, 2,
/*6459*/          OPC_EmitInteger, MVT::i32, 14, 
/*6462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6478*/        /*Scope*/ 45, /*->6524*/
/*6479*/          OPC_CheckChild0Type, MVT::v2i32,
/*6481*/          OPC_MoveChild, 1,
/*6483*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6486*/          OPC_RecordChild0, // #1 = $Vm
/*6487*/          OPC_CheckChild0Type, MVT::v2i32,
/*6489*/          OPC_RecordChild1, // #2 = $lane
/*6490*/          OPC_MoveChild, 1,
/*6492*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6495*/          OPC_MoveParent,
/*6496*/          OPC_MoveParent,
/*6497*/          OPC_MoveParent,
/*6498*/          OPC_RecordChild1, // #3 = $src1
/*6499*/          OPC_CheckType, MVT::v2i64,
/*6501*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6503*/          OPC_EmitConvertToTarget, 2,
/*6505*/          OPC_EmitInteger, MVT::i32, 14, 
/*6508*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6511*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6524*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->6623
/*6528*/        OPC_RecordChild0, // #0 = $Vn
/*6529*/        OPC_Scope, 45, /*->6576*/ // 2 children in Scope
/*6531*/          OPC_CheckChild0Type, MVT::v4i16,
/*6533*/          OPC_MoveChild, 1,
/*6535*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6538*/          OPC_RecordChild0, // #1 = $Vm
/*6539*/          OPC_CheckChild0Type, MVT::v4i16,
/*6541*/          OPC_RecordChild1, // #2 = $lane
/*6542*/          OPC_MoveChild, 1,
/*6544*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6547*/          OPC_MoveParent,
/*6548*/          OPC_MoveParent,
/*6549*/          OPC_MoveParent,
/*6550*/          OPC_RecordChild1, // #3 = $src1
/*6551*/          OPC_CheckType, MVT::v4i32,
/*6553*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6555*/          OPC_EmitConvertToTarget, 2,
/*6557*/          OPC_EmitInteger, MVT::i32, 14, 
/*6560*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6563*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6576*/        /*Scope*/ 45, /*->6622*/
/*6577*/          OPC_CheckChild0Type, MVT::v2i32,
/*6579*/          OPC_MoveChild, 1,
/*6581*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6584*/          OPC_RecordChild0, // #1 = $Vm
/*6585*/          OPC_CheckChild0Type, MVT::v2i32,
/*6587*/          OPC_RecordChild1, // #2 = $lane
/*6588*/          OPC_MoveChild, 1,
/*6590*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6593*/          OPC_MoveParent,
/*6594*/          OPC_MoveParent,
/*6595*/          OPC_MoveParent,
/*6596*/          OPC_RecordChild1, // #3 = $src1
/*6597*/          OPC_CheckType, MVT::v2i64,
/*6599*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6601*/          OPC_EmitConvertToTarget, 2,
/*6603*/          OPC_EmitInteger, MVT::i32, 14, 
/*6606*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6609*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6622*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*6624*/    /*Scope*/ 53|128,1/*181*/, /*->6807*/
/*6626*/      OPC_RecordChild0, // #0 = $src1
/*6627*/      OPC_MoveChild, 1,
/*6629*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6632*/      OPC_Scope, 113, /*->6747*/ // 2 children in Scope
/*6634*/        OPC_RecordChild0, // #1 = $src2
/*6635*/        OPC_MoveChild, 1,
/*6637*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6640*/        OPC_RecordChild0, // #2 = $src3
/*6641*/        OPC_Scope, 51, /*->6694*/ // 2 children in Scope
/*6643*/          OPC_CheckChild0Type, MVT::v8i16,
/*6645*/          OPC_RecordChild1, // #3 = $lane
/*6646*/          OPC_MoveChild, 1,
/*6648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6651*/          OPC_MoveParent,
/*6652*/          OPC_MoveParent,
/*6653*/          OPC_MoveParent,
/*6654*/          OPC_CheckType, MVT::v8i16,
/*6656*/          OPC_EmitConvertToTarget, 3,
/*6658*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6661*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*6670*/          OPC_EmitConvertToTarget, 3,
/*6672*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6675*/          OPC_EmitInteger, MVT::i32, 14, 
/*6678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6694*/        /*Scope*/ 51, /*->6746*/
/*6695*/          OPC_CheckChild0Type, MVT::v4i32,
/*6697*/          OPC_RecordChild1, // #3 = $lane
/*6698*/          OPC_MoveChild, 1,
/*6700*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6703*/          OPC_MoveParent,
/*6704*/          OPC_MoveParent,
/*6705*/          OPC_MoveParent,
/*6706*/          OPC_CheckType, MVT::v4i32,
/*6708*/          OPC_EmitConvertToTarget, 3,
/*6710*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6713*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*6722*/          OPC_EmitConvertToTarget, 3,
/*6724*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6727*/          OPC_EmitInteger, MVT::i32, 14, 
/*6730*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6733*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6746*/        0, /*End of Scope*/
/*6747*/      /*Scope*/ 58, /*->6806*/
/*6748*/        OPC_MoveChild, 0,
/*6750*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6753*/        OPC_RecordChild0, // #1 = $src3
/*6754*/        OPC_CheckChild0Type, MVT::v8i16,
/*6756*/        OPC_RecordChild1, // #2 = $lane
/*6757*/        OPC_MoveChild, 1,
/*6759*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6762*/        OPC_MoveParent,
/*6763*/        OPC_MoveParent,
/*6764*/        OPC_RecordChild1, // #3 = $src2
/*6765*/        OPC_MoveParent,
/*6766*/        OPC_CheckType, MVT::v8i16,
/*6768*/        OPC_EmitConvertToTarget, 2,
/*6770*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6773*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6782*/        OPC_EmitConvertToTarget, 2,
/*6784*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6787*/        OPC_EmitInteger, MVT::i32, 14, 
/*6790*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6793*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6806*/      0, /*End of Scope*/
/*6807*/    /*Scope*/ 127, /*->6935*/
/*6808*/      OPC_MoveChild, 0,
/*6810*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6813*/      OPC_Scope, 59, /*->6874*/ // 2 children in Scope
/*6815*/        OPC_RecordChild0, // #0 = $src2
/*6816*/        OPC_MoveChild, 1,
/*6818*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6821*/        OPC_RecordChild0, // #1 = $src3
/*6822*/        OPC_CheckChild0Type, MVT::v8i16,
/*6824*/        OPC_RecordChild1, // #2 = $lane
/*6825*/        OPC_MoveChild, 1,
/*6827*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6830*/        OPC_MoveParent,
/*6831*/        OPC_MoveParent,
/*6832*/        OPC_MoveParent,
/*6833*/        OPC_RecordChild1, // #3 = $src1
/*6834*/        OPC_CheckType, MVT::v8i16,
/*6836*/        OPC_EmitConvertToTarget, 2,
/*6838*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6841*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6850*/        OPC_EmitConvertToTarget, 2,
/*6852*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6855*/        OPC_EmitInteger, MVT::i32, 14, 
/*6858*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6861*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6874*/      /*Scope*/ 59, /*->6934*/
/*6875*/        OPC_MoveChild, 0,
/*6877*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6880*/        OPC_RecordChild0, // #0 = $src3
/*6881*/        OPC_CheckChild0Type, MVT::v8i16,
/*6883*/        OPC_RecordChild1, // #1 = $lane
/*6884*/        OPC_MoveChild, 1,
/*6886*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6889*/        OPC_MoveParent,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_RecordChild1, // #2 = $src2
/*6892*/        OPC_MoveParent,
/*6893*/        OPC_RecordChild1, // #3 = $src1
/*6894*/        OPC_CheckType, MVT::v8i16,
/*6896*/        OPC_EmitConvertToTarget, 1,
/*6898*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6901*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*6910*/        OPC_EmitConvertToTarget, 1,
/*6912*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6915*/        OPC_EmitInteger, MVT::i32, 14, 
/*6918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6921*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6934*/      0, /*End of Scope*/
/*6935*/    /*Scope*/ 64, /*->7000*/
/*6936*/      OPC_RecordChild0, // #0 = $src1
/*6937*/      OPC_MoveChild, 1,
/*6939*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6942*/      OPC_MoveChild, 0,
/*6944*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6947*/      OPC_RecordChild0, // #1 = $src3
/*6948*/      OPC_CheckChild0Type, MVT::v4i32,
/*6950*/      OPC_RecordChild1, // #2 = $lane
/*6951*/      OPC_MoveChild, 1,
/*6953*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6956*/      OPC_MoveParent,
/*6957*/      OPC_MoveParent,
/*6958*/      OPC_RecordChild1, // #3 = $src2
/*6959*/      OPC_MoveParent,
/*6960*/      OPC_CheckType, MVT::v4i32,
/*6962*/      OPC_EmitConvertToTarget, 2,
/*6964*/      OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6967*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*6976*/      OPC_EmitConvertToTarget, 2,
/*6978*/      OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6981*/      OPC_EmitInteger, MVT::i32, 14, 
/*6984*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6987*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7000*/    /*Scope*/ 127, /*->7128*/
/*7001*/      OPC_MoveChild, 0,
/*7003*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7006*/      OPC_Scope, 59, /*->7067*/ // 2 children in Scope
/*7008*/        OPC_RecordChild0, // #0 = $src2
/*7009*/        OPC_MoveChild, 1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7014*/        OPC_RecordChild0, // #1 = $src3
/*7015*/        OPC_CheckChild0Type, MVT::v4i32,
/*7017*/        OPC_RecordChild1, // #2 = $lane
/*7018*/        OPC_MoveChild, 1,
/*7020*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7023*/        OPC_MoveParent,
/*7024*/        OPC_MoveParent,
/*7025*/        OPC_MoveParent,
/*7026*/        OPC_RecordChild1, // #3 = $src1
/*7027*/        OPC_CheckType, MVT::v4i32,
/*7029*/        OPC_EmitConvertToTarget, 2,
/*7031*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7034*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*7043*/        OPC_EmitConvertToTarget, 2,
/*7045*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7048*/        OPC_EmitInteger, MVT::i32, 14, 
/*7051*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7054*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7067*/      /*Scope*/ 59, /*->7127*/
/*7068*/        OPC_MoveChild, 0,
/*7070*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7073*/        OPC_RecordChild0, // #0 = $src3
/*7074*/        OPC_CheckChild0Type, MVT::v4i32,
/*7076*/        OPC_RecordChild1, // #1 = $lane
/*7077*/        OPC_MoveChild, 1,
/*7079*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7082*/        OPC_MoveParent,
/*7083*/        OPC_MoveParent,
/*7084*/        OPC_RecordChild1, // #2 = $src2
/*7085*/        OPC_MoveParent,
/*7086*/        OPC_RecordChild1, // #3 = $src1
/*7087*/        OPC_CheckType, MVT::v4i32,
/*7089*/        OPC_EmitConvertToTarget, 1,
/*7091*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7094*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*7103*/        OPC_EmitConvertToTarget, 1,
/*7105*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7108*/        OPC_EmitInteger, MVT::i32, 14, 
/*7111*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7114*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7127*/      0, /*End of Scope*/
/*7128*/    /*Scope*/ 118|128,2/*374*/, /*->7504*/
/*7130*/      OPC_RecordChild0, // #0 = $src1
/*7131*/      OPC_MoveChild, 1,
/*7133*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*7136*/      OPC_MoveChild, 0,
/*7138*/      OPC_Scope, 52|128,1/*180*/, /*->7321*/ // 2 children in Scope
/*7141*/        OPC_CheckInteger, 13, 
/*7143*/        OPC_MoveParent,
/*7144*/        OPC_RecordChild1, // #1 = $Vn
/*7145*/        OPC_Scope, 28, /*->7175*/ // 6 children in Scope
/*7147*/          OPC_CheckChild1Type, MVT::v8i8,
/*7149*/          OPC_RecordChild2, // #2 = $Vm
/*7150*/          OPC_CheckChild2Type, MVT::v8i8,
/*7152*/          OPC_MoveParent,
/*7153*/          OPC_CheckType, MVT::v8i8,
/*7155*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7157*/          OPC_EmitInteger, MVT::i32, 14, 
/*7160*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7163*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7175*/        /*Scope*/ 28, /*->7204*/
/*7176*/          OPC_CheckChild1Type, MVT::v4i16,
/*7178*/          OPC_RecordChild2, // #2 = $Vm
/*7179*/          OPC_CheckChild2Type, MVT::v4i16,
/*7181*/          OPC_MoveParent,
/*7182*/          OPC_CheckType, MVT::v4i16,
/*7184*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7186*/          OPC_EmitInteger, MVT::i32, 14, 
/*7189*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7192*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7204*/        /*Scope*/ 28, /*->7233*/
/*7205*/          OPC_CheckChild1Type, MVT::v2i32,
/*7207*/          OPC_RecordChild2, // #2 = $Vm
/*7208*/          OPC_CheckChild2Type, MVT::v2i32,
/*7210*/          OPC_MoveParent,
/*7211*/          OPC_CheckType, MVT::v2i32,
/*7213*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7215*/          OPC_EmitInteger, MVT::i32, 14, 
/*7218*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7221*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7233*/        /*Scope*/ 28, /*->7262*/
/*7234*/          OPC_CheckChild1Type, MVT::v16i8,
/*7236*/          OPC_RecordChild2, // #2 = $Vm
/*7237*/          OPC_CheckChild2Type, MVT::v16i8,
/*7239*/          OPC_MoveParent,
/*7240*/          OPC_CheckType, MVT::v16i8,
/*7242*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7244*/          OPC_EmitInteger, MVT::i32, 14, 
/*7247*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7250*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7262*/        /*Scope*/ 28, /*->7291*/
/*7263*/          OPC_CheckChild1Type, MVT::v8i16,
/*7265*/          OPC_RecordChild2, // #2 = $Vm
/*7266*/          OPC_CheckChild2Type, MVT::v8i16,
/*7268*/          OPC_MoveParent,
/*7269*/          OPC_CheckType, MVT::v8i16,
/*7271*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7273*/          OPC_EmitInteger, MVT::i32, 14, 
/*7276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7279*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7291*/        /*Scope*/ 28, /*->7320*/
/*7292*/          OPC_CheckChild1Type, MVT::v4i32,
/*7294*/          OPC_RecordChild2, // #2 = $Vm
/*7295*/          OPC_CheckChild2Type, MVT::v4i32,
/*7297*/          OPC_MoveParent,
/*7298*/          OPC_CheckType, MVT::v4i32,
/*7300*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7302*/          OPC_EmitInteger, MVT::i32, 14, 
/*7305*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7308*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7320*/        0, /*End of Scope*/
/*7321*/      /*Scope*/ 52|128,1/*180*/, /*->7503*/
/*7323*/        OPC_CheckInteger, 14, 
/*7325*/        OPC_MoveParent,
/*7326*/        OPC_RecordChild1, // #1 = $Vn
/*7327*/        OPC_Scope, 28, /*->7357*/ // 6 children in Scope
/*7329*/          OPC_CheckChild1Type, MVT::v8i8,
/*7331*/          OPC_RecordChild2, // #2 = $Vm
/*7332*/          OPC_CheckChild2Type, MVT::v8i8,
/*7334*/          OPC_MoveParent,
/*7335*/          OPC_CheckType, MVT::v8i8,
/*7337*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7339*/          OPC_EmitInteger, MVT::i32, 14, 
/*7342*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7357*/        /*Scope*/ 28, /*->7386*/
/*7358*/          OPC_CheckChild1Type, MVT::v4i16,
/*7360*/          OPC_RecordChild2, // #2 = $Vm
/*7361*/          OPC_CheckChild2Type, MVT::v4i16,
/*7363*/          OPC_MoveParent,
/*7364*/          OPC_CheckType, MVT::v4i16,
/*7366*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7368*/          OPC_EmitInteger, MVT::i32, 14, 
/*7371*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7374*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7386*/        /*Scope*/ 28, /*->7415*/
/*7387*/          OPC_CheckChild1Type, MVT::v2i32,
/*7389*/          OPC_RecordChild2, // #2 = $Vm
/*7390*/          OPC_CheckChild2Type, MVT::v2i32,
/*7392*/          OPC_MoveParent,
/*7393*/          OPC_CheckType, MVT::v2i32,
/*7395*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7397*/          OPC_EmitInteger, MVT::i32, 14, 
/*7400*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7403*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7415*/        /*Scope*/ 28, /*->7444*/
/*7416*/          OPC_CheckChild1Type, MVT::v16i8,
/*7418*/          OPC_RecordChild2, // #2 = $Vm
/*7419*/          OPC_CheckChild2Type, MVT::v16i8,
/*7421*/          OPC_MoveParent,
/*7422*/          OPC_CheckType, MVT::v16i8,
/*7424*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7426*/          OPC_EmitInteger, MVT::i32, 14, 
/*7429*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7432*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7444*/        /*Scope*/ 28, /*->7473*/
/*7445*/          OPC_CheckChild1Type, MVT::v8i16,
/*7447*/          OPC_RecordChild2, // #2 = $Vm
/*7448*/          OPC_CheckChild2Type, MVT::v8i16,
/*7450*/          OPC_MoveParent,
/*7451*/          OPC_CheckType, MVT::v8i16,
/*7453*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7455*/          OPC_EmitInteger, MVT::i32, 14, 
/*7458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7473*/        /*Scope*/ 28, /*->7502*/
/*7474*/          OPC_CheckChild1Type, MVT::v4i32,
/*7476*/          OPC_RecordChild2, // #2 = $Vm
/*7477*/          OPC_CheckChild2Type, MVT::v4i32,
/*7479*/          OPC_MoveParent,
/*7480*/          OPC_CheckType, MVT::v4i32,
/*7482*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7484*/          OPC_EmitInteger, MVT::i32, 14, 
/*7487*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7490*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7502*/        0, /*End of Scope*/
/*7503*/      0, /*End of Scope*/
/*7504*/    /*Scope*/ 92|128,4/*604*/, /*->8110*/
/*7506*/      OPC_MoveChild, 0,
/*7508*/      OPC_SwitchOpcode /*3 cases */, 124|128,2/*380*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->7893
/*7513*/        OPC_MoveChild, 0,
/*7515*/        OPC_Scope, 58|128,1/*186*/, /*->7704*/ // 2 children in Scope
/*7518*/          OPC_CheckInteger, 13, 
/*7520*/          OPC_MoveParent,
/*7521*/          OPC_RecordChild1, // #0 = $Vn
/*7522*/          OPC_Scope, 29, /*->7553*/ // 6 children in Scope
/*7524*/            OPC_CheckChild1Type, MVT::v8i8,
/*7526*/            OPC_RecordChild2, // #1 = $Vm
/*7527*/            OPC_CheckChild2Type, MVT::v8i8,
/*7529*/            OPC_MoveParent,
/*7530*/            OPC_RecordChild1, // #2 = $src1
/*7531*/            OPC_CheckType, MVT::v8i8,
/*7533*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7535*/            OPC_EmitInteger, MVT::i32, 14, 
/*7538*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7541*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7553*/          /*Scope*/ 29, /*->7583*/
/*7554*/            OPC_CheckChild1Type, MVT::v4i16,
/*7556*/            OPC_RecordChild2, // #1 = $Vm
/*7557*/            OPC_CheckChild2Type, MVT::v4i16,
/*7559*/            OPC_MoveParent,
/*7560*/            OPC_RecordChild1, // #2 = $src1
/*7561*/            OPC_CheckType, MVT::v4i16,
/*7563*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7565*/            OPC_EmitInteger, MVT::i32, 14, 
/*7568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7583*/          /*Scope*/ 29, /*->7613*/
/*7584*/            OPC_CheckChild1Type, MVT::v2i32,
/*7586*/            OPC_RecordChild2, // #1 = $Vm
/*7587*/            OPC_CheckChild2Type, MVT::v2i32,
/*7589*/            OPC_MoveParent,
/*7590*/            OPC_RecordChild1, // #2 = $src1
/*7591*/            OPC_CheckType, MVT::v2i32,
/*7593*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7595*/            OPC_EmitInteger, MVT::i32, 14, 
/*7598*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7601*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7613*/          /*Scope*/ 29, /*->7643*/
/*7614*/            OPC_CheckChild1Type, MVT::v16i8,
/*7616*/            OPC_RecordChild2, // #1 = $Vm
/*7617*/            OPC_CheckChild2Type, MVT::v16i8,
/*7619*/            OPC_MoveParent,
/*7620*/            OPC_RecordChild1, // #2 = $src1
/*7621*/            OPC_CheckType, MVT::v16i8,
/*7623*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7625*/            OPC_EmitInteger, MVT::i32, 14, 
/*7628*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7631*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7643*/          /*Scope*/ 29, /*->7673*/
/*7644*/            OPC_CheckChild1Type, MVT::v8i16,
/*7646*/            OPC_RecordChild2, // #1 = $Vm
/*7647*/            OPC_CheckChild2Type, MVT::v8i16,
/*7649*/            OPC_MoveParent,
/*7650*/            OPC_RecordChild1, // #2 = $src1
/*7651*/            OPC_CheckType, MVT::v8i16,
/*7653*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7655*/            OPC_EmitInteger, MVT::i32, 14, 
/*7658*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7661*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7673*/          /*Scope*/ 29, /*->7703*/
/*7674*/            OPC_CheckChild1Type, MVT::v4i32,
/*7676*/            OPC_RecordChild2, // #1 = $Vm
/*7677*/            OPC_CheckChild2Type, MVT::v4i32,
/*7679*/            OPC_MoveParent,
/*7680*/            OPC_RecordChild1, // #2 = $src1
/*7681*/            OPC_CheckType, MVT::v4i32,
/*7683*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7685*/            OPC_EmitInteger, MVT::i32, 14, 
/*7688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7703*/          0, /*End of Scope*/
/*7704*/        /*Scope*/ 58|128,1/*186*/, /*->7892*/
/*7706*/          OPC_CheckInteger, 14, 
/*7708*/          OPC_MoveParent,
/*7709*/          OPC_RecordChild1, // #0 = $Vn
/*7710*/          OPC_Scope, 29, /*->7741*/ // 6 children in Scope
/*7712*/            OPC_CheckChild1Type, MVT::v8i8,
/*7714*/            OPC_RecordChild2, // #1 = $Vm
/*7715*/            OPC_CheckChild2Type, MVT::v8i8,
/*7717*/            OPC_MoveParent,
/*7718*/            OPC_RecordChild1, // #2 = $src1
/*7719*/            OPC_CheckType, MVT::v8i8,
/*7721*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7723*/            OPC_EmitInteger, MVT::i32, 14, 
/*7726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7729*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7741*/          /*Scope*/ 29, /*->7771*/
/*7742*/            OPC_CheckChild1Type, MVT::v4i16,
/*7744*/            OPC_RecordChild2, // #1 = $Vm
/*7745*/            OPC_CheckChild2Type, MVT::v4i16,
/*7747*/            OPC_MoveParent,
/*7748*/            OPC_RecordChild1, // #2 = $src1
/*7749*/            OPC_CheckType, MVT::v4i16,
/*7751*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7753*/            OPC_EmitInteger, MVT::i32, 14, 
/*7756*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7759*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7771*/          /*Scope*/ 29, /*->7801*/
/*7772*/            OPC_CheckChild1Type, MVT::v2i32,
/*7774*/            OPC_RecordChild2, // #1 = $Vm
/*7775*/            OPC_CheckChild2Type, MVT::v2i32,
/*7777*/            OPC_MoveParent,
/*7778*/            OPC_RecordChild1, // #2 = $src1
/*7779*/            OPC_CheckType, MVT::v2i32,
/*7781*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7783*/            OPC_EmitInteger, MVT::i32, 14, 
/*7786*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7789*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7801*/          /*Scope*/ 29, /*->7831*/
/*7802*/            OPC_CheckChild1Type, MVT::v16i8,
/*7804*/            OPC_RecordChild2, // #1 = $Vm
/*7805*/            OPC_CheckChild2Type, MVT::v16i8,
/*7807*/            OPC_MoveParent,
/*7808*/            OPC_RecordChild1, // #2 = $src1
/*7809*/            OPC_CheckType, MVT::v16i8,
/*7811*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7813*/            OPC_EmitInteger, MVT::i32, 14, 
/*7816*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7819*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7831*/          /*Scope*/ 29, /*->7861*/
/*7832*/            OPC_CheckChild1Type, MVT::v8i16,
/*7834*/            OPC_RecordChild2, // #1 = $Vm
/*7835*/            OPC_CheckChild2Type, MVT::v8i16,
/*7837*/            OPC_MoveParent,
/*7838*/            OPC_RecordChild1, // #2 = $src1
/*7839*/            OPC_CheckType, MVT::v8i16,
/*7841*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7843*/            OPC_EmitInteger, MVT::i32, 14, 
/*7846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7849*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7861*/          /*Scope*/ 29, /*->7891*/
/*7862*/            OPC_CheckChild1Type, MVT::v4i32,
/*7864*/            OPC_RecordChild2, // #1 = $Vm
/*7865*/            OPC_CheckChild2Type, MVT::v4i32,
/*7867*/            OPC_MoveParent,
/*7868*/            OPC_RecordChild1, // #2 = $src1
/*7869*/            OPC_CheckType, MVT::v4i32,
/*7871*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7873*/            OPC_EmitInteger, MVT::i32, 14, 
/*7876*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7879*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7891*/          0, /*End of Scope*/
/*7892*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->8001
/*7896*/        OPC_RecordChild0, // #0 = $Vn
/*7897*/        OPC_Scope, 33, /*->7932*/ // 3 children in Scope
/*7899*/          OPC_CheckChild0Type, MVT::v8i8,
/*7901*/          OPC_MoveParent,
/*7902*/          OPC_MoveChild, 1,
/*7904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7907*/          OPC_RecordChild0, // #1 = $Vm
/*7908*/          OPC_CheckChild0Type, MVT::v8i8,
/*7910*/          OPC_MoveParent,
/*7911*/          OPC_CheckType, MVT::v8i16,
/*7913*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/          OPC_EmitInteger, MVT::i32, 14, 
/*7918*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7921*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7932*/        /*Scope*/ 33, /*->7966*/
/*7933*/          OPC_CheckChild0Type, MVT::v4i16,
/*7935*/          OPC_MoveParent,
/*7936*/          OPC_MoveChild, 1,
/*7938*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7941*/          OPC_RecordChild0, // #1 = $Vm
/*7942*/          OPC_CheckChild0Type, MVT::v4i16,
/*7944*/          OPC_MoveParent,
/*7945*/          OPC_CheckType, MVT::v4i32,
/*7947*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7949*/          OPC_EmitInteger, MVT::i32, 14, 
/*7952*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7955*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7966*/        /*Scope*/ 33, /*->8000*/
/*7967*/          OPC_CheckChild0Type, MVT::v2i32,
/*7969*/          OPC_MoveParent,
/*7970*/          OPC_MoveChild, 1,
/*7972*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7975*/          OPC_RecordChild0, // #1 = $Vm
/*7976*/          OPC_CheckChild0Type, MVT::v2i32,
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::v2i64,
/*7981*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7983*/          OPC_EmitInteger, MVT::i32, 14, 
/*7986*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7989*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8000*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8109
/*8004*/        OPC_RecordChild0, // #0 = $Vn
/*8005*/        OPC_Scope, 33, /*->8040*/ // 3 children in Scope
/*8007*/          OPC_CheckChild0Type, MVT::v8i8,
/*8009*/          OPC_MoveParent,
/*8010*/          OPC_MoveChild, 1,
/*8012*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8015*/          OPC_RecordChild0, // #1 = $Vm
/*8016*/          OPC_CheckChild0Type, MVT::v8i8,
/*8018*/          OPC_MoveParent,
/*8019*/          OPC_CheckType, MVT::v8i16,
/*8021*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8023*/          OPC_EmitInteger, MVT::i32, 14, 
/*8026*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8029*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8040*/        /*Scope*/ 33, /*->8074*/
/*8041*/          OPC_CheckChild0Type, MVT::v4i16,
/*8043*/          OPC_MoveParent,
/*8044*/          OPC_MoveChild, 1,
/*8046*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8049*/          OPC_RecordChild0, // #1 = $Vm
/*8050*/          OPC_CheckChild0Type, MVT::v4i16,
/*8052*/          OPC_MoveParent,
/*8053*/          OPC_CheckType, MVT::v4i32,
/*8055*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8057*/          OPC_EmitInteger, MVT::i32, 14, 
/*8060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8063*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8074*/        /*Scope*/ 33, /*->8108*/
/*8075*/          OPC_CheckChild0Type, MVT::v2i32,
/*8077*/          OPC_MoveParent,
/*8078*/          OPC_MoveChild, 1,
/*8080*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8083*/          OPC_RecordChild0, // #1 = $Vm
/*8084*/          OPC_CheckChild0Type, MVT::v2i32,
/*8086*/          OPC_MoveParent,
/*8087*/          OPC_CheckType, MVT::v2i64,
/*8089*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8091*/          OPC_EmitInteger, MVT::i32, 14, 
/*8094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8108*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*8110*/    /*Scope*/ 65|128,6/*833*/, /*->8945*/
/*8112*/      OPC_RecordChild0, // #0 = $src1
/*8113*/      OPC_MoveChild, 1,
/*8115*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8323
/*8120*/        OPC_RecordChild0, // #1 = $Vm
/*8121*/        OPC_RecordChild1, // #2 = $SIMM
/*8122*/        OPC_MoveChild, 1,
/*8124*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8127*/        OPC_MoveParent,
/*8128*/        OPC_MoveParent,
/*8129*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8154
/*8132*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8134*/          OPC_EmitConvertToTarget, 2,
/*8136*/          OPC_EmitInteger, MVT::i32, 14, 
/*8139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8178
/*8156*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8158*/          OPC_EmitConvertToTarget, 2,
/*8160*/          OPC_EmitInteger, MVT::i32, 14, 
/*8163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8202
/*8180*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8182*/          OPC_EmitConvertToTarget, 2,
/*8184*/          OPC_EmitInteger, MVT::i32, 14, 
/*8187*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8190*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8226
/*8204*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8206*/          OPC_EmitConvertToTarget, 2,
/*8208*/          OPC_EmitInteger, MVT::i32, 14, 
/*8211*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8214*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8250
/*8228*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8230*/          OPC_EmitConvertToTarget, 2,
/*8232*/          OPC_EmitInteger, MVT::i32, 14, 
/*8235*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8238*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8274
/*8252*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8254*/          OPC_EmitConvertToTarget, 2,
/*8256*/          OPC_EmitInteger, MVT::i32, 14, 
/*8259*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8262*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8298
/*8276*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8278*/          OPC_EmitConvertToTarget, 2,
/*8280*/          OPC_EmitInteger, MVT::i32, 14, 
/*8283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8322
/*8300*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8302*/          OPC_EmitConvertToTarget, 2,
/*8304*/          OPC_EmitInteger, MVT::i32, 14, 
/*8307*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8310*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8530
/*8327*/        OPC_RecordChild0, // #1 = $Vm
/*8328*/        OPC_RecordChild1, // #2 = $SIMM
/*8329*/        OPC_MoveChild, 1,
/*8331*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8334*/        OPC_MoveParent,
/*8335*/        OPC_MoveParent,
/*8336*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8361
/*8339*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8341*/          OPC_EmitConvertToTarget, 2,
/*8343*/          OPC_EmitInteger, MVT::i32, 14, 
/*8346*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8349*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8385
/*8363*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8365*/          OPC_EmitConvertToTarget, 2,
/*8367*/          OPC_EmitInteger, MVT::i32, 14, 
/*8370*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8373*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8409
/*8387*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8389*/          OPC_EmitConvertToTarget, 2,
/*8391*/          OPC_EmitInteger, MVT::i32, 14, 
/*8394*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8397*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8433
/*8411*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8413*/          OPC_EmitConvertToTarget, 2,
/*8415*/          OPC_EmitInteger, MVT::i32, 14, 
/*8418*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8421*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8457
/*8435*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8437*/          OPC_EmitConvertToTarget, 2,
/*8439*/          OPC_EmitInteger, MVT::i32, 14, 
/*8442*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8445*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8481
/*8459*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8461*/          OPC_EmitConvertToTarget, 2,
/*8463*/          OPC_EmitInteger, MVT::i32, 14, 
/*8466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8469*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8505
/*8483*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8485*/          OPC_EmitConvertToTarget, 2,
/*8487*/          OPC_EmitInteger, MVT::i32, 14, 
/*8490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8493*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8529
/*8507*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8509*/          OPC_EmitConvertToTarget, 2,
/*8511*/          OPC_EmitInteger, MVT::i32, 14, 
/*8514*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8517*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8737
/*8534*/        OPC_RecordChild0, // #1 = $Vm
/*8535*/        OPC_RecordChild1, // #2 = $SIMM
/*8536*/        OPC_MoveChild, 1,
/*8538*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8541*/        OPC_MoveParent,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8568
/*8546*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8548*/          OPC_EmitConvertToTarget, 2,
/*8550*/          OPC_EmitInteger, MVT::i32, 14, 
/*8553*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8556*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8592
/*8570*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8572*/          OPC_EmitConvertToTarget, 2,
/*8574*/          OPC_EmitInteger, MVT::i32, 14, 
/*8577*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8580*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8616
/*8594*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8596*/          OPC_EmitConvertToTarget, 2,
/*8598*/          OPC_EmitInteger, MVT::i32, 14, 
/*8601*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8604*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8640
/*8618*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8620*/          OPC_EmitConvertToTarget, 2,
/*8622*/          OPC_EmitInteger, MVT::i32, 14, 
/*8625*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8628*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8664
/*8642*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8644*/          OPC_EmitConvertToTarget, 2,
/*8646*/          OPC_EmitInteger, MVT::i32, 14, 
/*8649*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8652*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8688
/*8666*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8668*/          OPC_EmitConvertToTarget, 2,
/*8670*/          OPC_EmitInteger, MVT::i32, 14, 
/*8673*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8676*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8712
/*8690*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8692*/          OPC_EmitConvertToTarget, 2,
/*8694*/          OPC_EmitInteger, MVT::i32, 14, 
/*8697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8736
/*8714*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8716*/          OPC_EmitConvertToTarget, 2,
/*8718*/          OPC_EmitInteger, MVT::i32, 14, 
/*8721*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8724*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8944
/*8741*/        OPC_RecordChild0, // #1 = $Vm
/*8742*/        OPC_RecordChild1, // #2 = $SIMM
/*8743*/        OPC_MoveChild, 1,
/*8745*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8748*/        OPC_MoveParent,
/*8749*/        OPC_MoveParent,
/*8750*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8775
/*8753*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8755*/          OPC_EmitConvertToTarget, 2,
/*8757*/          OPC_EmitInteger, MVT::i32, 14, 
/*8760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8799
/*8777*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8779*/          OPC_EmitConvertToTarget, 2,
/*8781*/          OPC_EmitInteger, MVT::i32, 14, 
/*8784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8823
/*8801*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8803*/          OPC_EmitConvertToTarget, 2,
/*8805*/          OPC_EmitInteger, MVT::i32, 14, 
/*8808*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8847
/*8825*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8827*/          OPC_EmitConvertToTarget, 2,
/*8829*/          OPC_EmitInteger, MVT::i32, 14, 
/*8832*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8835*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8871
/*8849*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8851*/          OPC_EmitConvertToTarget, 2,
/*8853*/          OPC_EmitInteger, MVT::i32, 14, 
/*8856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8859*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8895
/*8873*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8875*/          OPC_EmitConvertToTarget, 2,
/*8877*/          OPC_EmitInteger, MVT::i32, 14, 
/*8880*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8883*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8919
/*8897*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8899*/          OPC_EmitConvertToTarget, 2,
/*8901*/          OPC_EmitInteger, MVT::i32, 14, 
/*8904*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8907*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8943
/*8921*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8923*/          OPC_EmitConvertToTarget, 2,
/*8925*/          OPC_EmitInteger, MVT::i32, 14, 
/*8928*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8931*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8945*/    /*Scope*/ 68|128,6/*836*/, /*->9783*/
/*8947*/      OPC_MoveChild, 0,
/*8949*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9158
/*8954*/        OPC_RecordChild0, // #0 = $Vm
/*8955*/        OPC_RecordChild1, // #1 = $SIMM
/*8956*/        OPC_MoveChild, 1,
/*8958*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8961*/        OPC_MoveParent,
/*8962*/        OPC_MoveParent,
/*8963*/        OPC_RecordChild1, // #2 = $src1
/*8964*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8989
/*8967*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8969*/          OPC_EmitConvertToTarget, 1,
/*8971*/          OPC_EmitInteger, MVT::i32, 14, 
/*8974*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9013
/*8991*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8993*/          OPC_EmitConvertToTarget, 1,
/*8995*/          OPC_EmitInteger, MVT::i32, 14, 
/*8998*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9037
/*9015*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9017*/          OPC_EmitConvertToTarget, 1,
/*9019*/          OPC_EmitInteger, MVT::i32, 14, 
/*9022*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9025*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9061
/*9039*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9041*/          OPC_EmitConvertToTarget, 1,
/*9043*/          OPC_EmitInteger, MVT::i32, 14, 
/*9046*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9049*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9085
/*9063*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9109
/*9087*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9089*/          OPC_EmitConvertToTarget, 1,
/*9091*/          OPC_EmitInteger, MVT::i32, 14, 
/*9094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9133
/*9111*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9113*/          OPC_EmitConvertToTarget, 1,
/*9115*/          OPC_EmitInteger, MVT::i32, 14, 
/*9118*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9157
/*9135*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9137*/          OPC_EmitConvertToTarget, 1,
/*9139*/          OPC_EmitInteger, MVT::i32, 14, 
/*9142*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9145*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9366
/*9162*/        OPC_RecordChild0, // #0 = $Vm
/*9163*/        OPC_RecordChild1, // #1 = $SIMM
/*9164*/        OPC_MoveChild, 1,
/*9166*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9169*/        OPC_MoveParent,
/*9170*/        OPC_MoveParent,
/*9171*/        OPC_RecordChild1, // #2 = $src1
/*9172*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9197
/*9175*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9177*/          OPC_EmitConvertToTarget, 1,
/*9179*/          OPC_EmitInteger, MVT::i32, 14, 
/*9182*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9185*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9221
/*9199*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9201*/          OPC_EmitConvertToTarget, 1,
/*9203*/          OPC_EmitInteger, MVT::i32, 14, 
/*9206*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9245
/*9223*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9225*/          OPC_EmitConvertToTarget, 1,
/*9227*/          OPC_EmitInteger, MVT::i32, 14, 
/*9230*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9233*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9269
/*9247*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9249*/          OPC_EmitConvertToTarget, 1,
/*9251*/          OPC_EmitInteger, MVT::i32, 14, 
/*9254*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9257*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9293
/*9271*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9273*/          OPC_EmitConvertToTarget, 1,
/*9275*/          OPC_EmitInteger, MVT::i32, 14, 
/*9278*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9281*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9317
/*9295*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9297*/          OPC_EmitConvertToTarget, 1,
/*9299*/          OPC_EmitInteger, MVT::i32, 14, 
/*9302*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9305*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9341
/*9319*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9321*/          OPC_EmitConvertToTarget, 1,
/*9323*/          OPC_EmitInteger, MVT::i32, 14, 
/*9326*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9329*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9365
/*9343*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9345*/          OPC_EmitConvertToTarget, 1,
/*9347*/          OPC_EmitInteger, MVT::i32, 14, 
/*9350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9574
/*9370*/        OPC_RecordChild0, // #0 = $Vm
/*9371*/        OPC_RecordChild1, // #1 = $SIMM
/*9372*/        OPC_MoveChild, 1,
/*9374*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9377*/        OPC_MoveParent,
/*9378*/        OPC_MoveParent,
/*9379*/        OPC_RecordChild1, // #2 = $src1
/*9380*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9405
/*9383*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9385*/          OPC_EmitConvertToTarget, 1,
/*9387*/          OPC_EmitInteger, MVT::i32, 14, 
/*9390*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9393*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9429
/*9407*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9409*/          OPC_EmitConvertToTarget, 1,
/*9411*/          OPC_EmitInteger, MVT::i32, 14, 
/*9414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9453
/*9431*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9433*/          OPC_EmitConvertToTarget, 1,
/*9435*/          OPC_EmitInteger, MVT::i32, 14, 
/*9438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9441*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9477
/*9455*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9457*/          OPC_EmitConvertToTarget, 1,
/*9459*/          OPC_EmitInteger, MVT::i32, 14, 
/*9462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9501
/*9479*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9481*/          OPC_EmitConvertToTarget, 1,
/*9483*/          OPC_EmitInteger, MVT::i32, 14, 
/*9486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9489*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9525
/*9503*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9505*/          OPC_EmitConvertToTarget, 1,
/*9507*/          OPC_EmitInteger, MVT::i32, 14, 
/*9510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9513*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9549
/*9527*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9529*/          OPC_EmitConvertToTarget, 1,
/*9531*/          OPC_EmitInteger, MVT::i32, 14, 
/*9534*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9537*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9573
/*9551*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9553*/          OPC_EmitConvertToTarget, 1,
/*9555*/          OPC_EmitInteger, MVT::i32, 14, 
/*9558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9782
/*9578*/        OPC_RecordChild0, // #0 = $Vm
/*9579*/        OPC_RecordChild1, // #1 = $SIMM
/*9580*/        OPC_MoveChild, 1,
/*9582*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9585*/        OPC_MoveParent,
/*9586*/        OPC_MoveParent,
/*9587*/        OPC_RecordChild1, // #2 = $src1
/*9588*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9613
/*9591*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9593*/          OPC_EmitConvertToTarget, 1,
/*9595*/          OPC_EmitInteger, MVT::i32, 14, 
/*9598*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9601*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9637
/*9615*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9617*/          OPC_EmitConvertToTarget, 1,
/*9619*/          OPC_EmitInteger, MVT::i32, 14, 
/*9622*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9625*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9661
/*9639*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9641*/          OPC_EmitConvertToTarget, 1,
/*9643*/          OPC_EmitInteger, MVT::i32, 14, 
/*9646*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9649*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9685
/*9663*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/          OPC_EmitConvertToTarget, 1,
/*9667*/          OPC_EmitInteger, MVT::i32, 14, 
/*9670*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9709
/*9687*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9689*/          OPC_EmitConvertToTarget, 1,
/*9691*/          OPC_EmitInteger, MVT::i32, 14, 
/*9694*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9697*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9733
/*9711*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9713*/          OPC_EmitConvertToTarget, 1,
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9757
/*9735*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9737*/          OPC_EmitConvertToTarget, 1,
/*9739*/          OPC_EmitInteger, MVT::i32, 14, 
/*9742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9745*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9781
/*9759*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9761*/          OPC_EmitConvertToTarget, 1,
/*9763*/          OPC_EmitInteger, MVT::i32, 14, 
/*9766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*9783*/    /*Scope*/ 98|128,3/*482*/, /*->10267*/
/*9785*/      OPC_RecordChild0, // #0 = $Vn
/*9786*/      OPC_MoveChild, 1,
/*9788*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9870
/*9792*/        OPC_RecordChild0, // #1 = $Vm
/*9793*/        OPC_Scope, 24, /*->9819*/ // 3 children in Scope
/*9795*/          OPC_CheckChild0Type, MVT::v8i8,
/*9797*/          OPC_MoveParent,
/*9798*/          OPC_CheckType, MVT::v8i16,
/*9800*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9802*/          OPC_EmitInteger, MVT::i32, 14, 
/*9805*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9808*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9819*/        /*Scope*/ 24, /*->9844*/
/*9820*/          OPC_CheckChild0Type, MVT::v4i16,
/*9822*/          OPC_MoveParent,
/*9823*/          OPC_CheckType, MVT::v4i32,
/*9825*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9827*/          OPC_EmitInteger, MVT::i32, 14, 
/*9830*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9833*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9844*/        /*Scope*/ 24, /*->9869*/
/*9845*/          OPC_CheckChild0Type, MVT::v2i32,
/*9847*/          OPC_MoveParent,
/*9848*/          OPC_CheckType, MVT::v2i64,
/*9850*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9852*/          OPC_EmitInteger, MVT::i32, 14, 
/*9855*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9858*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9869*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9951
/*9873*/        OPC_RecordChild0, // #1 = $Vm
/*9874*/        OPC_Scope, 24, /*->9900*/ // 3 children in Scope
/*9876*/          OPC_CheckChild0Type, MVT::v8i8,
/*9878*/          OPC_MoveParent,
/*9879*/          OPC_CheckType, MVT::v8i16,
/*9881*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9883*/          OPC_EmitInteger, MVT::i32, 14, 
/*9886*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9889*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9900*/        /*Scope*/ 24, /*->9925*/
/*9901*/          OPC_CheckChild0Type, MVT::v4i16,
/*9903*/          OPC_MoveParent,
/*9904*/          OPC_CheckType, MVT::v4i32,
/*9906*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9908*/          OPC_EmitInteger, MVT::i32, 14, 
/*9911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9925*/        /*Scope*/ 24, /*->9950*/
/*9926*/          OPC_CheckChild0Type, MVT::v2i32,
/*9928*/          OPC_MoveParent,
/*9929*/          OPC_CheckType, MVT::v2i64,
/*9931*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9933*/          OPC_EmitInteger, MVT::i32, 14, 
/*9936*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9950*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->10092
/*9955*/        OPC_RecordChild0, // #1 = $Vn
/*9956*/        OPC_RecordChild1, // #2 = $Vm
/*9957*/        OPC_MoveParent,
/*9958*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9981
/*9961*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9963*/          OPC_EmitInteger, MVT::i32, 14, 
/*9966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9969*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10003
/*9983*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9985*/          OPC_EmitInteger, MVT::i32, 14, 
/*9988*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9991*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10025
/*10005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10007*/         OPC_EmitInteger, MVT::i32, 14, 
/*10010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10047
/*10027*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10029*/         OPC_EmitInteger, MVT::i32, 14, 
/*10032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10069
/*10049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10051*/         OPC_EmitInteger, MVT::i32, 14, 
/*10054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10091
/*10071*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10073*/         OPC_EmitInteger, MVT::i32, 14, 
/*10076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10079*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10179
/*10095*/       OPC_RecordChild0, // #1 = $Vn
/*10096*/       OPC_Scope, 26, /*->10124*/ // 3 children in Scope
/*10098*/         OPC_CheckChild0Type, MVT::v8i8,
/*10100*/         OPC_RecordChild1, // #2 = $Vm
/*10101*/         OPC_MoveParent,
/*10102*/         OPC_CheckType, MVT::v8i16,
/*10104*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10106*/         OPC_EmitInteger, MVT::i32, 14, 
/*10109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10124*/       /*Scope*/ 26, /*->10151*/
/*10125*/         OPC_CheckChild0Type, MVT::v4i16,
/*10127*/         OPC_RecordChild1, // #2 = $Vm
/*10128*/         OPC_MoveParent,
/*10129*/         OPC_CheckType, MVT::v4i32,
/*10131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10133*/         OPC_EmitInteger, MVT::i32, 14, 
/*10136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10151*/       /*Scope*/ 26, /*->10178*/
/*10152*/         OPC_CheckChild0Type, MVT::v2i32,
/*10154*/         OPC_RecordChild1, // #2 = $Vm
/*10155*/         OPC_MoveParent,
/*10156*/         OPC_CheckType, MVT::v2i64,
/*10158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10160*/         OPC_EmitInteger, MVT::i32, 14, 
/*10163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10178*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10266
/*10182*/       OPC_RecordChild0, // #1 = $Vn
/*10183*/       OPC_Scope, 26, /*->10211*/ // 3 children in Scope
/*10185*/         OPC_CheckChild0Type, MVT::v8i8,
/*10187*/         OPC_RecordChild1, // #2 = $Vm
/*10188*/         OPC_MoveParent,
/*10189*/         OPC_CheckType, MVT::v8i16,
/*10191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10193*/         OPC_EmitInteger, MVT::i32, 14, 
/*10196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10211*/       /*Scope*/ 26, /*->10238*/
/*10212*/         OPC_CheckChild0Type, MVT::v4i16,
/*10214*/         OPC_RecordChild1, // #2 = $Vm
/*10215*/         OPC_MoveParent,
/*10216*/         OPC_CheckType, MVT::v4i32,
/*10218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10220*/         OPC_EmitInteger, MVT::i32, 14, 
/*10223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10226*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10238*/       /*Scope*/ 26, /*->10265*/
/*10239*/         OPC_CheckChild0Type, MVT::v2i32,
/*10241*/         OPC_RecordChild1, // #2 = $Vm
/*10242*/         OPC_MoveParent,
/*10243*/         OPC_CheckType, MVT::v2i64,
/*10245*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10247*/         OPC_EmitInteger, MVT::i32, 14, 
/*10250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10265*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10267*/   /*Scope*/ 110|128,3/*494*/, /*->10763*/
/*10269*/     OPC_MoveChild, 0,
/*10271*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10356
/*10275*/       OPC_RecordChild0, // #0 = $Vm
/*10276*/       OPC_Scope, 25, /*->10303*/ // 3 children in Scope
/*10278*/         OPC_CheckChild0Type, MVT::v8i8,
/*10280*/         OPC_MoveParent,
/*10281*/         OPC_RecordChild1, // #1 = $Vn
/*10282*/         OPC_CheckType, MVT::v8i16,
/*10284*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10286*/         OPC_EmitInteger, MVT::i32, 14, 
/*10289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10303*/       /*Scope*/ 25, /*->10329*/
/*10304*/         OPC_CheckChild0Type, MVT::v4i16,
/*10306*/         OPC_MoveParent,
/*10307*/         OPC_RecordChild1, // #1 = $Vn
/*10308*/         OPC_CheckType, MVT::v4i32,
/*10310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10312*/         OPC_EmitInteger, MVT::i32, 14, 
/*10315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10329*/       /*Scope*/ 25, /*->10355*/
/*10330*/         OPC_CheckChild0Type, MVT::v2i32,
/*10332*/         OPC_MoveParent,
/*10333*/         OPC_RecordChild1, // #1 = $Vn
/*10334*/         OPC_CheckType, MVT::v2i64,
/*10336*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10338*/         OPC_EmitInteger, MVT::i32, 14, 
/*10341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10355*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10440
/*10359*/       OPC_RecordChild0, // #0 = $Vm
/*10360*/       OPC_Scope, 25, /*->10387*/ // 3 children in Scope
/*10362*/         OPC_CheckChild0Type, MVT::v8i8,
/*10364*/         OPC_MoveParent,
/*10365*/         OPC_RecordChild1, // #1 = $Vn
/*10366*/         OPC_CheckType, MVT::v8i16,
/*10368*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10370*/         OPC_EmitInteger, MVT::i32, 14, 
/*10373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10387*/       /*Scope*/ 25, /*->10413*/
/*10388*/         OPC_CheckChild0Type, MVT::v4i16,
/*10390*/         OPC_MoveParent,
/*10391*/         OPC_RecordChild1, // #1 = $Vn
/*10392*/         OPC_CheckType, MVT::v4i32,
/*10394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10396*/         OPC_EmitInteger, MVT::i32, 14, 
/*10399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10413*/       /*Scope*/ 25, /*->10439*/
/*10414*/         OPC_CheckChild0Type, MVT::v2i32,
/*10416*/         OPC_MoveParent,
/*10417*/         OPC_RecordChild1, // #1 = $Vn
/*10418*/         OPC_CheckType, MVT::v2i64,
/*10420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10422*/         OPC_EmitInteger, MVT::i32, 14, 
/*10425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10439*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10582
/*10444*/       OPC_RecordChild0, // #0 = $Vn
/*10445*/       OPC_RecordChild1, // #1 = $Vm
/*10446*/       OPC_MoveParent,
/*10447*/       OPC_RecordChild1, // #2 = $src1
/*10448*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10471
/*10451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10453*/         OPC_EmitInteger, MVT::i32, 14, 
/*10456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10493
/*10473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10475*/         OPC_EmitInteger, MVT::i32, 14, 
/*10478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10515
/*10495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10497*/         OPC_EmitInteger, MVT::i32, 14, 
/*10500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10537
/*10517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10519*/         OPC_EmitInteger, MVT::i32, 14, 
/*10522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10559
/*10539*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10541*/         OPC_EmitInteger, MVT::i32, 14, 
/*10544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10581
/*10561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10563*/         OPC_EmitInteger, MVT::i32, 14, 
/*10566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10672
/*10585*/       OPC_RecordChild0, // #0 = $Vn
/*10586*/       OPC_Scope, 27, /*->10615*/ // 3 children in Scope
/*10588*/         OPC_CheckChild0Type, MVT::v8i8,
/*10590*/         OPC_RecordChild1, // #1 = $Vm
/*10591*/         OPC_MoveParent,
/*10592*/         OPC_RecordChild1, // #2 = $src1
/*10593*/         OPC_CheckType, MVT::v8i16,
/*10595*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10597*/         OPC_EmitInteger, MVT::i32, 14, 
/*10600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10615*/       /*Scope*/ 27, /*->10643*/
/*10616*/         OPC_CheckChild0Type, MVT::v4i16,
/*10618*/         OPC_RecordChild1, // #1 = $Vm
/*10619*/         OPC_MoveParent,
/*10620*/         OPC_RecordChild1, // #2 = $src1
/*10621*/         OPC_CheckType, MVT::v4i32,
/*10623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10625*/         OPC_EmitInteger, MVT::i32, 14, 
/*10628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10643*/       /*Scope*/ 27, /*->10671*/
/*10644*/         OPC_CheckChild0Type, MVT::v2i32,
/*10646*/         OPC_RecordChild1, // #1 = $Vm
/*10647*/         OPC_MoveParent,
/*10648*/         OPC_RecordChild1, // #2 = $src1
/*10649*/         OPC_CheckType, MVT::v2i64,
/*10651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10653*/         OPC_EmitInteger, MVT::i32, 14, 
/*10656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10671*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10762
/*10675*/       OPC_RecordChild0, // #0 = $Vn
/*10676*/       OPC_Scope, 27, /*->10705*/ // 3 children in Scope
/*10678*/         OPC_CheckChild0Type, MVT::v8i8,
/*10680*/         OPC_RecordChild1, // #1 = $Vm
/*10681*/         OPC_MoveParent,
/*10682*/         OPC_RecordChild1, // #2 = $src1
/*10683*/         OPC_CheckType, MVT::v8i16,
/*10685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10687*/         OPC_EmitInteger, MVT::i32, 14, 
/*10690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10705*/       /*Scope*/ 27, /*->10733*/
/*10706*/         OPC_CheckChild0Type, MVT::v4i16,
/*10708*/         OPC_RecordChild1, // #1 = $Vm
/*10709*/         OPC_MoveParent,
/*10710*/         OPC_RecordChild1, // #2 = $src1
/*10711*/         OPC_CheckType, MVT::v4i32,
/*10713*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10715*/         OPC_EmitInteger, MVT::i32, 14, 
/*10718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10733*/       /*Scope*/ 27, /*->10761*/
/*10734*/         OPC_CheckChild0Type, MVT::v2i32,
/*10736*/         OPC_RecordChild1, // #1 = $Vm
/*10737*/         OPC_MoveParent,
/*10738*/         OPC_RecordChild1, // #2 = $src1
/*10739*/         OPC_CheckType, MVT::v2i64,
/*10741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10743*/         OPC_EmitInteger, MVT::i32, 14, 
/*10746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10761*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10763*/   /*Scope*/ 44|128,1/*172*/, /*->10937*/
/*10765*/     OPC_RecordChild0, // #0 = $Vn
/*10766*/     OPC_RecordChild1, // #1 = $Vm
/*10767*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10789
/*10770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10772*/       OPC_EmitInteger, MVT::i32, 14, 
/*10775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10810
/*10791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10793*/       OPC_EmitInteger, MVT::i32, 14, 
/*10796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10831
/*10812*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10814*/       OPC_EmitInteger, MVT::i32, 14, 
/*10817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10852
/*10833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10835*/       OPC_EmitInteger, MVT::i32, 14, 
/*10838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10873
/*10854*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10856*/       OPC_EmitInteger, MVT::i32, 14, 
/*10859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10894
/*10875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10877*/       OPC_EmitInteger, MVT::i32, 14, 
/*10880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10915
/*10896*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10898*/       OPC_EmitInteger, MVT::i32, 14, 
/*10901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10936
/*10917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10919*/       OPC_EmitInteger, MVT::i32, 14, 
/*10922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10937*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,47/*6047*/,  TARGET_VAL(ISD::OR),// ->16989
/*10942*/   OPC_Scope, 48|128,6/*816*/, /*->11761*/ // 17 children in Scope
/*10945*/     OPC_MoveChild, 0,
/*10947*/     OPC_Scope, 91, /*->11040*/ // 9 children in Scope
/*10949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10952*/       OPC_MoveChild, 0,
/*10954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10957*/       OPC_RecordChild0, // #0 = $Rm
/*10958*/       OPC_MoveChild, 1,
/*10960*/       OPC_CheckInteger, 24, 
/*10962*/       OPC_CheckType, MVT::i32,
/*10964*/       OPC_MoveParent,
/*10965*/       OPC_MoveParent,
/*10966*/       OPC_MoveChild, 1,
/*10968*/       OPC_CheckInteger, 16, 
/*10970*/       OPC_CheckType, MVT::i32,
/*10972*/       OPC_MoveParent,
/*10973*/       OPC_MoveParent,
/*10974*/       OPC_MoveChild, 1,
/*10976*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10979*/       OPC_MoveChild, 0,
/*10981*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10984*/       OPC_MoveChild, 0,
/*10986*/       OPC_CheckSame, 0,
/*10988*/       OPC_MoveParent,
/*10989*/       OPC_MoveChild, 1,
/*10991*/       OPC_CheckInteger, 8, 
/*10993*/       OPC_CheckType, MVT::i32,
/*10995*/       OPC_MoveParent,
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_MoveParent,
/*10998*/       OPC_CheckType, MVT::i32,
/*11000*/       OPC_Scope, 18, /*->11020*/ // 2 children in Scope
/*11002*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11004*/         OPC_EmitInteger, MVT::i32, 14, 
/*11007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11020*/       /*Scope*/ 18, /*->11039*/
/*11021*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11023*/         OPC_EmitInteger, MVT::i32, 14, 
/*11026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11039*/       0, /*End of Scope*/
/*11040*/     /*Scope*/ 91, /*->11132*/
/*11041*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11044*/       OPC_MoveChild, 0,
/*11046*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11049*/       OPC_RecordChild0, // #0 = $Rm
/*11050*/       OPC_MoveChild, 1,
/*11052*/       OPC_CheckInteger, 8, 
/*11054*/       OPC_CheckType, MVT::i32,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_MoveChild, 1,
/*11061*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11064*/       OPC_MoveChild, 0,
/*11066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11069*/       OPC_MoveChild, 0,
/*11071*/       OPC_CheckSame, 0,
/*11073*/       OPC_MoveParent,
/*11074*/       OPC_MoveChild, 1,
/*11076*/       OPC_CheckInteger, 24, 
/*11078*/       OPC_CheckType, MVT::i32,
/*11080*/       OPC_MoveParent,
/*11081*/       OPC_MoveParent,
/*11082*/       OPC_MoveChild, 1,
/*11084*/       OPC_CheckInteger, 16, 
/*11086*/       OPC_CheckType, MVT::i32,
/*11088*/       OPC_MoveParent,
/*11089*/       OPC_MoveParent,
/*11090*/       OPC_CheckType, MVT::i32,
/*11092*/       OPC_Scope, 18, /*->11112*/ // 2 children in Scope
/*11094*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11096*/         OPC_EmitInteger, MVT::i32, 14, 
/*11099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11112*/       /*Scope*/ 18, /*->11131*/
/*11113*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11115*/         OPC_EmitInteger, MVT::i32, 14, 
/*11118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11131*/       0, /*End of Scope*/
/*11132*/     /*Scope*/ 57, /*->11190*/
/*11133*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11137*/       OPC_RecordChild0, // #0 = $Rn
/*11138*/       OPC_MoveParent,
/*11139*/       OPC_MoveChild, 1,
/*11141*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11147*/       OPC_MoveChild, 0,
/*11149*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11152*/       OPC_RecordChild0, // #1 = $Rm
/*11153*/       OPC_RecordChild1, // #2 = $sh
/*11154*/       OPC_MoveChild, 1,
/*11156*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11159*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11161*/       OPC_CheckType, MVT::i32,
/*11163*/       OPC_MoveParent,
/*11164*/       OPC_MoveParent,
/*11165*/       OPC_MoveParent,
/*11166*/       OPC_CheckType, MVT::i32,
/*11168*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11170*/       OPC_EmitConvertToTarget, 2,
/*11172*/       OPC_EmitInteger, MVT::i32, 14, 
/*11175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11190*/     /*Scope*/ 100, /*->11291*/
/*11191*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11197*/       OPC_RecordChild0, // #0 = $Rn
/*11198*/       OPC_MoveParent,
/*11199*/       OPC_MoveChild, 1,
/*11201*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/       OPC_MoveChild, 0,
/*11207*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11249
/*11211*/         OPC_RecordChild0, // #1 = $Rm
/*11212*/         OPC_RecordChild1, // #2 = $sh
/*11213*/         OPC_MoveChild, 1,
/*11215*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11218*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11220*/         OPC_CheckType, MVT::i32,
/*11222*/         OPC_MoveParent,
/*11223*/         OPC_MoveParent,
/*11224*/         OPC_MoveParent,
/*11225*/         OPC_CheckType, MVT::i32,
/*11227*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11229*/         OPC_EmitConvertToTarget, 2,
/*11231*/         OPC_EmitInteger, MVT::i32, 14, 
/*11234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11290
/*11252*/         OPC_RecordChild0, // #1 = $src2
/*11253*/         OPC_RecordChild1, // #2 = $sh
/*11254*/         OPC_MoveChild, 1,
/*11256*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11259*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11261*/         OPC_CheckType, MVT::i32,
/*11263*/         OPC_MoveParent,
/*11264*/         OPC_MoveParent,
/*11265*/         OPC_MoveParent,
/*11266*/         OPC_CheckType, MVT::i32,
/*11268*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11270*/         OPC_EmitConvertToTarget, 2,
/*11272*/         OPC_EmitInteger, MVT::i32, 14, 
/*11275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11291*/     /*Scope*/ 57, /*->11349*/
/*11292*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11296*/       OPC_RecordChild0, // #0 = $Rn
/*11297*/       OPC_MoveParent,
/*11298*/       OPC_MoveChild, 1,
/*11300*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11306*/       OPC_MoveChild, 0,
/*11308*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11311*/       OPC_RecordChild0, // #1 = $Rm
/*11312*/       OPC_RecordChild1, // #2 = $sh
/*11313*/       OPC_MoveChild, 1,
/*11315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11318*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11320*/       OPC_CheckType, MVT::i32,
/*11322*/       OPC_MoveParent,
/*11323*/       OPC_MoveParent,
/*11324*/       OPC_MoveParent,
/*11325*/       OPC_CheckType, MVT::i32,
/*11327*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11329*/       OPC_EmitConvertToTarget, 2,
/*11331*/       OPC_EmitInteger, MVT::i32, 14, 
/*11334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11349*/     /*Scope*/ 27|128,1/*155*/, /*->11506*/
/*11351*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11357*/       OPC_Scope, 94, /*->11453*/ // 2 children in Scope
/*11359*/         OPC_RecordChild0, // #0 = $Rn
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_MoveChild, 1,
/*11363*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11367*/         OPC_MoveChild, 0,
/*11369*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11411
/*11373*/           OPC_RecordChild0, // #1 = $Rm
/*11374*/           OPC_RecordChild1, // #2 = $sh
/*11375*/           OPC_MoveChild, 1,
/*11377*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11380*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11382*/           OPC_CheckType, MVT::i32,
/*11384*/           OPC_MoveParent,
/*11385*/           OPC_MoveParent,
/*11386*/           OPC_MoveParent,
/*11387*/           OPC_CheckType, MVT::i32,
/*11389*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11391*/           OPC_EmitConvertToTarget, 2,
/*11393*/           OPC_EmitInteger, MVT::i32, 14, 
/*11396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11399*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11452
/*11414*/           OPC_RecordChild0, // #1 = $src2
/*11415*/           OPC_RecordChild1, // #2 = $sh
/*11416*/           OPC_MoveChild, 1,
/*11418*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11421*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11423*/           OPC_CheckType, MVT::i32,
/*11425*/           OPC_MoveParent,
/*11426*/           OPC_MoveParent,
/*11427*/           OPC_MoveParent,
/*11428*/           OPC_CheckType, MVT::i32,
/*11430*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11432*/           OPC_EmitConvertToTarget, 2,
/*11434*/           OPC_EmitInteger, MVT::i32, 14, 
/*11437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11453*/       /*Scope*/ 51, /*->11505*/
/*11454*/         OPC_MoveChild, 0,
/*11456*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11459*/         OPC_RecordChild0, // #0 = $Rm
/*11460*/         OPC_RecordChild1, // #1 = $sh
/*11461*/         OPC_MoveChild, 1,
/*11463*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11466*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11468*/         OPC_CheckType, MVT::i32,
/*11470*/         OPC_MoveParent,
/*11471*/         OPC_MoveParent,
/*11472*/         OPC_MoveParent,
/*11473*/         OPC_MoveChild, 1,
/*11475*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11479*/         OPC_RecordChild0, // #2 = $Rn
/*11480*/         OPC_MoveParent,
/*11481*/         OPC_CheckType, MVT::i32,
/*11483*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11485*/         OPC_EmitConvertToTarget, 1,
/*11487*/         OPC_EmitInteger, MVT::i32, 14, 
/*11490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11505*/       0, /*End of Scope*/
/*11506*/     /*Scope*/ 57, /*->11564*/
/*11507*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11511*/       OPC_MoveChild, 0,
/*11513*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11516*/       OPC_RecordChild0, // #0 = $Rm
/*11517*/       OPC_RecordChild1, // #1 = $sh
/*11518*/       OPC_MoveChild, 1,
/*11520*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11523*/       OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11525*/       OPC_CheckType, MVT::i32,
/*11527*/       OPC_MoveParent,
/*11528*/       OPC_MoveParent,
/*11529*/       OPC_MoveParent,
/*11530*/       OPC_MoveChild, 1,
/*11532*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11538*/       OPC_RecordChild0, // #2 = $Rn
/*11539*/       OPC_MoveParent,
/*11540*/       OPC_CheckType, MVT::i32,
/*11542*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11544*/       OPC_EmitConvertToTarget, 1,
/*11546*/       OPC_EmitInteger, MVT::i32, 14, 
/*11549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11564*/     /*Scope*/ 57, /*->11622*/
/*11565*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11571*/       OPC_MoveChild, 0,
/*11573*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11576*/       OPC_RecordChild0, // #0 = $Rm
/*11577*/       OPC_RecordChild1, // #1 = $sh
/*11578*/       OPC_MoveChild, 1,
/*11580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11583*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11585*/       OPC_CheckType, MVT::i32,
/*11587*/       OPC_MoveParent,
/*11588*/       OPC_MoveParent,
/*11589*/       OPC_MoveParent,
/*11590*/       OPC_MoveChild, 1,
/*11592*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11596*/       OPC_RecordChild0, // #2 = $Rn
/*11597*/       OPC_MoveParent,
/*11598*/       OPC_CheckType, MVT::i32,
/*11600*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11602*/       OPC_EmitConvertToTarget, 1,
/*11604*/       OPC_EmitInteger, MVT::i32, 14, 
/*11607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11622*/     /*Scope*/ 8|128,1/*136*/, /*->11760*/
/*11624*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11628*/       OPC_MoveChild, 0,
/*11630*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11682
/*11634*/         OPC_RecordChild0, // #0 = $Rm
/*11635*/         OPC_RecordChild1, // #1 = $sh
/*11636*/         OPC_MoveChild, 1,
/*11638*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11641*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11643*/         OPC_CheckType, MVT::i32,
/*11645*/         OPC_MoveParent,
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_MoveChild, 1,
/*11650*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11656*/         OPC_RecordChild0, // #2 = $Rn
/*11657*/         OPC_MoveParent,
/*11658*/         OPC_CheckType, MVT::i32,
/*11660*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11662*/         OPC_EmitConvertToTarget, 1,
/*11664*/         OPC_EmitInteger, MVT::i32, 14, 
/*11667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11759
/*11685*/         OPC_RecordChild0, // #0 = $src2
/*11686*/         OPC_RecordChild1, // #1 = $sh
/*11687*/         OPC_MoveChild, 1,
/*11689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11692*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11694*/         OPC_CheckType, MVT::i32,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_MoveParent,
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_MoveChild, 1,
/*11701*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11707*/         OPC_RecordChild0, // #2 = $src1
/*11708*/         OPC_MoveParent,
/*11709*/         OPC_CheckType, MVT::i32,
/*11711*/         OPC_Scope, 22, /*->11735*/ // 2 children in Scope
/*11713*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11715*/           OPC_EmitConvertToTarget, 1,
/*11717*/           OPC_EmitInteger, MVT::i32, 14, 
/*11720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11735*/         /*Scope*/ 22, /*->11758*/
/*11736*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11738*/           OPC_EmitConvertToTarget, 1,
/*11740*/           OPC_EmitInteger, MVT::i32, 14, 
/*11743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11746*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11758*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11760*/     0, /*End of Scope*/
/*11761*/   /*Scope*/ 51, /*->11813*/
/*11762*/     OPC_RecordChild0, // #0 = $Rn
/*11763*/     OPC_MoveChild, 1,
/*11765*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11768*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11769*/     OPC_MoveChild, 1,
/*11771*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11782*/     OPC_MoveParent,
/*11783*/     OPC_MoveParent,
/*11784*/     OPC_CheckType, MVT::i32,
/*11786*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11788*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11791*/     OPC_EmitInteger, MVT::i32, 14, 
/*11794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11813*/   /*Scope*/ 74|128,4/*586*/, /*->12401*/
/*11815*/     OPC_MoveChild, 0,
/*11817*/     OPC_Scope, 49, /*->11868*/ // 10 children in Scope
/*11819*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11822*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11823*/       OPC_MoveChild, 1,
/*11825*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11836*/       OPC_MoveParent,
/*11837*/       OPC_MoveParent,
/*11838*/       OPC_RecordChild1, // #1 = $Rn
/*11839*/       OPC_CheckType, MVT::i32,
/*11841*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11843*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11846*/       OPC_EmitInteger, MVT::i32, 14, 
/*11849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11868*/     /*Scope*/ 68, /*->11937*/
/*11869*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11873*/       OPC_RecordChild0, // #0 = $Rn
/*11874*/       OPC_MoveParent,
/*11875*/       OPC_MoveChild, 1,
/*11877*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11883*/       OPC_RecordChild0, // #1 = $Rm
/*11884*/       OPC_MoveParent,
/*11885*/       OPC_CheckType, MVT::i32,
/*11887*/       OPC_Scope, 23, /*->11912*/ // 2 children in Scope
/*11889*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11891*/         OPC_EmitInteger, MVT::i32, 0, 
/*11894*/         OPC_EmitInteger, MVT::i32, 14, 
/*11897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11912*/       /*Scope*/ 23, /*->11936*/
/*11913*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11915*/         OPC_EmitInteger, MVT::i32, 0, 
/*11918*/         OPC_EmitInteger, MVT::i32, 14, 
/*11921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11936*/       0, /*End of Scope*/
/*11937*/     /*Scope*/ 68, /*->12006*/
/*11938*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11944*/       OPC_RecordChild0, // #0 = $Rm
/*11945*/       OPC_MoveParent,
/*11946*/       OPC_MoveChild, 1,
/*11948*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11952*/       OPC_RecordChild0, // #1 = $Rn
/*11953*/       OPC_MoveParent,
/*11954*/       OPC_CheckType, MVT::i32,
/*11956*/       OPC_Scope, 23, /*->11981*/ // 2 children in Scope
/*11958*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11960*/         OPC_EmitInteger, MVT::i32, 0, 
/*11963*/         OPC_EmitInteger, MVT::i32, 14, 
/*11966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11981*/       /*Scope*/ 23, /*->12005*/
/*11982*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11984*/         OPC_EmitInteger, MVT::i32, 0, 
/*11987*/         OPC_EmitInteger, MVT::i32, 14, 
/*11990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12005*/       0, /*End of Scope*/
/*12006*/     /*Scope*/ 48, /*->12055*/
/*12007*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12011*/       OPC_RecordChild0, // #0 = $Rn
/*12012*/       OPC_MoveParent,
/*12013*/       OPC_MoveChild, 1,
/*12015*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12018*/       OPC_RecordChild0, // #1 = $Rm
/*12019*/       OPC_RecordChild1, // #2 = $sh
/*12020*/       OPC_MoveChild, 1,
/*12022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12025*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12027*/       OPC_CheckType, MVT::i32,
/*12029*/       OPC_MoveParent,
/*12030*/       OPC_MoveParent,
/*12031*/       OPC_CheckType, MVT::i32,
/*12033*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12035*/       OPC_EmitConvertToTarget, 2,
/*12037*/       OPC_EmitInteger, MVT::i32, 14, 
/*12040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12055*/     /*Scope*/ 50, /*->12106*/
/*12056*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12062*/       OPC_RecordChild0, // #0 = $src1
/*12063*/       OPC_MoveParent,
/*12064*/       OPC_MoveChild, 1,
/*12066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12069*/       OPC_RecordChild0, // #1 = $src2
/*12070*/       OPC_RecordChild1, // #2 = $sh
/*12071*/       OPC_MoveChild, 1,
/*12073*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12076*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12078*/       OPC_CheckType, MVT::i32,
/*12080*/       OPC_MoveParent,
/*12081*/       OPC_MoveParent,
/*12082*/       OPC_CheckType, MVT::i32,
/*12084*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12086*/       OPC_EmitConvertToTarget, 2,
/*12088*/       OPC_EmitInteger, MVT::i32, 14, 
/*12091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12106*/     /*Scope*/ 48, /*->12155*/
/*12107*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12111*/       OPC_RecordChild0, // #0 = $src1
/*12112*/       OPC_MoveParent,
/*12113*/       OPC_MoveChild, 1,
/*12115*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12118*/       OPC_RecordChild0, // #1 = $src2
/*12119*/       OPC_RecordChild1, // #2 = $sh
/*12120*/       OPC_MoveChild, 1,
/*12122*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12125*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12127*/       OPC_CheckType, MVT::i32,
/*12129*/       OPC_MoveParent,
/*12130*/       OPC_MoveParent,
/*12131*/       OPC_CheckType, MVT::i32,
/*12133*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12135*/       OPC_EmitConvertToTarget, 2,
/*12137*/       OPC_EmitInteger, MVT::i32, 14, 
/*12140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12155*/     /*Scope*/ 50, /*->12206*/
/*12156*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12162*/       OPC_RecordChild0, // #0 = $src1
/*12163*/       OPC_MoveParent,
/*12164*/       OPC_MoveChild, 1,
/*12166*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12169*/       OPC_RecordChild0, // #1 = $src2
/*12170*/       OPC_RecordChild1, // #2 = $sh
/*12171*/       OPC_MoveChild, 1,
/*12173*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12176*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12178*/       OPC_CheckType, MVT::i32,
/*12180*/       OPC_MoveParent,
/*12181*/       OPC_MoveParent,
/*12182*/       OPC_CheckType, MVT::i32,
/*12184*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12186*/       OPC_EmitConvertToTarget, 2,
/*12188*/       OPC_EmitInteger, MVT::i32, 14, 
/*12191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12206*/     /*Scope*/ 74, /*->12281*/
/*12207*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12210*/       OPC_RecordChild0, // #0 = $Rm
/*12211*/       OPC_RecordChild1, // #1 = $sh
/*12212*/       OPC_MoveChild, 1,
/*12214*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12217*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12219*/       OPC_CheckType, MVT::i32,
/*12221*/       OPC_MoveParent,
/*12222*/       OPC_MoveParent,
/*12223*/       OPC_MoveChild, 1,
/*12225*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12229*/       OPC_RecordChild0, // #2 = $Rn
/*12230*/       OPC_MoveParent,
/*12231*/       OPC_CheckType, MVT::i32,
/*12233*/       OPC_Scope, 22, /*->12257*/ // 2 children in Scope
/*12235*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12237*/         OPC_EmitConvertToTarget, 1,
/*12239*/         OPC_EmitInteger, MVT::i32, 14, 
/*12242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12257*/       /*Scope*/ 22, /*->12280*/
/*12258*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12260*/         OPC_EmitConvertToTarget, 1,
/*12262*/         OPC_EmitInteger, MVT::i32, 14, 
/*12265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12280*/       0, /*End of Scope*/
/*12281*/     /*Scope*/ 76, /*->12358*/
/*12282*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12285*/       OPC_RecordChild0, // #0 = $src2
/*12286*/       OPC_RecordChild1, // #1 = $sh
/*12287*/       OPC_MoveChild, 1,
/*12289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12292*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12294*/       OPC_CheckType, MVT::i32,
/*12296*/       OPC_MoveParent,
/*12297*/       OPC_MoveParent,
/*12298*/       OPC_MoveChild, 1,
/*12300*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12306*/       OPC_RecordChild0, // #2 = $src1
/*12307*/       OPC_MoveParent,
/*12308*/       OPC_CheckType, MVT::i32,
/*12310*/       OPC_Scope, 22, /*->12334*/ // 2 children in Scope
/*12312*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12314*/         OPC_EmitConvertToTarget, 1,
/*12316*/         OPC_EmitInteger, MVT::i32, 14, 
/*12319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12334*/       /*Scope*/ 22, /*->12357*/
/*12335*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12337*/         OPC_EmitConvertToTarget, 1,
/*12339*/         OPC_EmitInteger, MVT::i32, 14, 
/*12342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12357*/       0, /*End of Scope*/
/*12358*/     /*Scope*/ 41, /*->12400*/
/*12359*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12363*/       OPC_RecordChild0, // #0 = $src
/*12364*/       OPC_MoveParent,
/*12365*/       OPC_RecordChild1, // #1 = $imm
/*12366*/       OPC_MoveChild, 1,
/*12368*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12371*/       OPC_CheckPredicate, 18, // Predicate_lo16AllZero
/*12373*/       OPC_MoveParent,
/*12374*/       OPC_CheckType, MVT::i32,
/*12376*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12378*/       OPC_EmitConvertToTarget, 1,
/*12380*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12383*/       OPC_EmitInteger, MVT::i32, 14, 
/*12386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12400*/     0, /*End of Scope*/
/*12401*/   /*Scope*/ 32, /*->12434*/
/*12402*/     OPC_RecordChild0, // #0 = $Rn
/*12403*/     OPC_RecordChild1, // #1 = $shift
/*12404*/     OPC_CheckType, MVT::i32,
/*12406*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12408*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12411*/     OPC_EmitInteger, MVT::i32, 14, 
/*12414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12434*/   /*Scope*/ 43, /*->12478*/
/*12435*/     OPC_MoveChild, 0,
/*12437*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12441*/     OPC_RecordChild0, // #0 = $src
/*12442*/     OPC_MoveParent,
/*12443*/     OPC_RecordChild1, // #1 = $imm
/*12444*/     OPC_MoveChild, 1,
/*12446*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12449*/     OPC_CheckPredicate, 18, // Predicate_lo16AllZero
/*12451*/     OPC_MoveParent,
/*12452*/     OPC_CheckType, MVT::i32,
/*12454*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12456*/     OPC_EmitConvertToTarget, 1,
/*12458*/     OPC_EmitNodeXForm, 7, 2, // hi16
/*12461*/     OPC_EmitInteger, MVT::i32, 14, 
/*12464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12467*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12478*/   /*Scope*/ 21|128,1/*149*/, /*->12629*/
/*12480*/     OPC_RecordChild0, // #0 = $Rn
/*12481*/     OPC_Scope, 56, /*->12539*/ // 3 children in Scope
/*12483*/       OPC_MoveChild, 1,
/*12485*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12488*/       OPC_RecordChild0, // #1 = $imm
/*12489*/       OPC_MoveChild, 0,
/*12491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12494*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12496*/       OPC_MoveParent,
/*12497*/       OPC_MoveChild, 1,
/*12499*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12510*/       OPC_MoveParent,
/*12511*/       OPC_MoveParent,
/*12512*/       OPC_CheckType, MVT::i32,
/*12514*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12516*/       OPC_EmitConvertToTarget, 1,
/*12518*/       OPC_EmitInteger, MVT::i32, 14, 
/*12521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12539*/     /*Scope*/ 31, /*->12571*/
/*12540*/       OPC_RecordChild1, // #1 = $Rn
/*12541*/       OPC_CheckType, MVT::i32,
/*12543*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12545*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12548*/       OPC_EmitInteger, MVT::i32, 14, 
/*12551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12571*/     /*Scope*/ 56, /*->12628*/
/*12572*/       OPC_MoveChild, 1,
/*12574*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12577*/       OPC_MoveChild, 0,
/*12579*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12590*/       OPC_MoveParent,
/*12591*/       OPC_RecordChild1, // #1 = $imm
/*12592*/       OPC_MoveChild, 1,
/*12594*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12597*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12599*/       OPC_MoveParent,
/*12600*/       OPC_MoveParent,
/*12601*/       OPC_CheckType, MVT::i32,
/*12603*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12605*/       OPC_EmitConvertToTarget, 1,
/*12607*/       OPC_EmitInteger, MVT::i32, 14, 
/*12610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12628*/     0, /*End of Scope*/
/*12629*/   /*Scope*/ 113, /*->12743*/
/*12630*/     OPC_MoveChild, 0,
/*12632*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12635*/     OPC_Scope, 52, /*->12689*/ // 2 children in Scope
/*12637*/       OPC_RecordChild0, // #0 = $imm
/*12638*/       OPC_MoveChild, 0,
/*12640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12643*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12645*/       OPC_MoveParent,
/*12646*/       OPC_MoveChild, 1,
/*12648*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12659*/       OPC_MoveParent,
/*12660*/       OPC_MoveParent,
/*12661*/       OPC_RecordChild1, // #1 = $Rn
/*12662*/       OPC_CheckType, MVT::i32,
/*12664*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12666*/       OPC_EmitConvertToTarget, 0,
/*12668*/       OPC_EmitInteger, MVT::i32, 14, 
/*12671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12689*/     /*Scope*/ 52, /*->12742*/
/*12690*/       OPC_MoveChild, 0,
/*12692*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12703*/       OPC_MoveParent,
/*12704*/       OPC_RecordChild1, // #0 = $imm
/*12705*/       OPC_MoveChild, 1,
/*12707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12710*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12712*/       OPC_MoveParent,
/*12713*/       OPC_MoveParent,
/*12714*/       OPC_RecordChild1, // #1 = $Rn
/*12715*/       OPC_CheckType, MVT::i32,
/*12717*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12719*/       OPC_EmitConvertToTarget, 0,
/*12721*/       OPC_EmitInteger, MVT::i32, 14, 
/*12724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12742*/     0, /*End of Scope*/
/*12743*/   /*Scope*/ 40|128,1/*168*/, /*->12913*/
/*12745*/     OPC_RecordChild0, // #0 = $Rn
/*12746*/     OPC_Scope, 117, /*->12865*/ // 2 children in Scope
/*12748*/       OPC_RecordChild1, // #1 = $shift
/*12749*/       OPC_CheckType, MVT::i32,
/*12751*/       OPC_Scope, 27, /*->12780*/ // 4 children in Scope
/*12753*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12755*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12758*/         OPC_EmitInteger, MVT::i32, 14, 
/*12761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12780*/       /*Scope*/ 27, /*->12808*/
/*12781*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12783*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12786*/         OPC_EmitInteger, MVT::i32, 14, 
/*12789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12808*/       /*Scope*/ 27, /*->12836*/
/*12809*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12811*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12814*/         OPC_EmitInteger, MVT::i32, 14, 
/*12817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12836*/       /*Scope*/ 27, /*->12864*/
/*12837*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12839*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12842*/         OPC_EmitInteger, MVT::i32, 14, 
/*12845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12864*/       0, /*End of Scope*/
/*12865*/     /*Scope*/ 46, /*->12912*/
/*12866*/       OPC_MoveChild, 1,
/*12868*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12871*/       OPC_RecordChild0, // #1 = $Rm
/*12872*/       OPC_MoveChild, 1,
/*12874*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12885*/       OPC_MoveParent,
/*12886*/       OPC_MoveParent,
/*12887*/       OPC_CheckType, MVT::i32,
/*12889*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12891*/       OPC_EmitInteger, MVT::i32, 14, 
/*12894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12912*/     0, /*End of Scope*/
/*12913*/   /*Scope*/ 47, /*->12961*/
/*12914*/     OPC_MoveChild, 0,
/*12916*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12919*/     OPC_RecordChild0, // #0 = $Rm
/*12920*/     OPC_MoveChild, 1,
/*12922*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12933*/     OPC_MoveParent,
/*12934*/     OPC_MoveParent,
/*12935*/     OPC_RecordChild1, // #1 = $Rn
/*12936*/     OPC_CheckType, MVT::i32,
/*12938*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12940*/     OPC_EmitInteger, MVT::i32, 14, 
/*12943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12949*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
              // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
              // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12961*/   /*Scope*/ 61, /*->13023*/
/*12962*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12968*/     OPC_RecordChild0, // #0 = $src
/*12969*/     OPC_CheckType, MVT::i32,
/*12971*/     OPC_Scope, 24, /*->12997*/ // 2 children in Scope
/*12973*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12975*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12980*/       OPC_EmitInteger, MVT::i32, 14, 
/*12983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12997*/     /*Scope*/ 24, /*->13022*/
/*12998*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13000*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13005*/       OPC_EmitInteger, MVT::i32, 14, 
/*13008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*13022*/     0, /*End of Scope*/
/*13023*/   /*Scope*/ 57|128,1/*185*/, /*->13210*/
/*13025*/     OPC_RecordChild0, // #0 = $Rn
/*13026*/     OPC_RecordChild1, // #1 = $imm
/*13027*/     OPC_Scope, 103, /*->13132*/ // 2 children in Scope
/*13029*/       OPC_MoveChild, 1,
/*13031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13034*/       OPC_Scope, 30, /*->13066*/ // 3 children in Scope
/*13036*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*13038*/         OPC_MoveParent,
/*13039*/         OPC_CheckType, MVT::i32,
/*13041*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13043*/         OPC_EmitConvertToTarget, 1,
/*13045*/         OPC_EmitInteger, MVT::i32, 14, 
/*13048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*13066*/       /*Scope*/ 30, /*->13097*/
/*13067*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*13069*/         OPC_MoveParent,
/*13070*/         OPC_CheckType, MVT::i32,
/*13072*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13074*/         OPC_EmitConvertToTarget, 1,
/*13076*/         OPC_EmitInteger, MVT::i32, 14, 
/*13079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*13097*/       /*Scope*/ 33, /*->13131*/
/*13098*/         OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*13100*/         OPC_MoveParent,
/*13101*/         OPC_CheckType, MVT::i32,
/*13103*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13105*/         OPC_EmitConvertToTarget, 1,
/*13107*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*13110*/         OPC_EmitInteger, MVT::i32, 14, 
/*13113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13131*/       0, /*End of Scope*/
/*13132*/     /*Scope*/ 76, /*->13209*/
/*13133*/       OPC_CheckType, MVT::i32,
/*13135*/       OPC_Scope, 23, /*->13160*/ // 3 children in Scope
/*13137*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13139*/         OPC_EmitInteger, MVT::i32, 14, 
/*13142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13160*/       /*Scope*/ 23, /*->13184*/
/*13161*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13163*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13166*/         OPC_EmitInteger, MVT::i32, 14, 
/*13169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13184*/       /*Scope*/ 23, /*->13208*/
/*13185*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13187*/         OPC_EmitInteger, MVT::i32, 14, 
/*13190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13208*/       0, /*End of Scope*/
/*13209*/     0, /*End of Scope*/
/*13210*/   /*Scope*/ 15|128,26/*3343*/, /*->16555*/
/*13212*/     OPC_MoveChild, 0,
/*13214*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13217*/     OPC_Scope, 94|128,5/*734*/, /*->13954*/ // 8 children in Scope
/*13220*/       OPC_RecordChild0, // #0 = $Vn
/*13221*/       OPC_Scope, 22|128,4/*534*/, /*->13758*/ // 2 children in Scope
/*13224*/         OPC_RecordChild1, // #1 = $Vd
/*13225*/         OPC_MoveParent,
/*13226*/         OPC_MoveChild, 1,
/*13228*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13231*/         OPC_Scope, 60|128,1/*188*/, /*->13422*/ // 4 children in Scope
/*13234*/           OPC_RecordChild0, // #2 = $Vm
/*13235*/           OPC_MoveChild, 1,
/*13237*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13240*/           OPC_MoveChild, 0,
/*13242*/           OPC_Scope, 127, /*->13371*/ // 2 children in Scope
/*13244*/             OPC_CheckSame, 1,
/*13246*/             OPC_MoveParent,
/*13247*/             OPC_MoveChild, 1,
/*13249*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13252*/             OPC_MoveChild, 0,
/*13254*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13257*/             OPC_MoveChild, 0,
/*13259*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13262*/             OPC_MoveParent,
/*13263*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13265*/             OPC_SwitchType /*2 cases */, 50,  MVT::v8i8,// ->13318
/*13268*/               OPC_MoveParent,
/*13269*/               OPC_MoveParent,
/*13270*/               OPC_MoveParent,
/*13271*/               OPC_MoveParent,
/*13272*/               OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->13295
/*13275*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13277*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13280*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13283*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                        /*SwitchType*/ 20,  MVT::v1i64,// ->13317
/*13297*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13299*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13302*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13305*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                        0, // EndSwitchType
                      /*SwitchType*/ 50,  MVT::v16i8,// ->13370
/*13320*/               OPC_MoveParent,
/*13321*/               OPC_MoveParent,
/*13322*/               OPC_MoveParent,
/*13323*/               OPC_MoveParent,
/*13324*/               OPC_SwitchType /*2 cases */, 20,  MVT::v4i32,// ->13347
/*13327*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13329*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13332*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13335*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                        /*SwitchType*/ 20,  MVT::v2i64,// ->13369
/*13349*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13351*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13354*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13357*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                        0, // EndSwitchType
                      0, // EndSwitchType
/*13371*/           /*Scope*/ 49, /*->13421*/
/*13372*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13375*/             OPC_MoveChild, 0,
/*13377*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13380*/             OPC_MoveChild, 0,
/*13382*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13385*/             OPC_MoveParent,
/*13386*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13388*/             OPC_CheckType, MVT::v8i8,
/*13390*/             OPC_MoveParent,
/*13391*/             OPC_MoveParent,
/*13392*/             OPC_MoveChild, 1,
/*13394*/             OPC_CheckSame, 1,
/*13396*/             OPC_MoveParent,
/*13397*/             OPC_MoveParent,
/*13398*/             OPC_MoveParent,
/*13399*/             OPC_CheckType, MVT::v2i32,
/*13401*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13403*/             OPC_EmitInteger, MVT::i32, 14, 
/*13406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13409*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13421*/           0, /*End of Scope*/
/*13422*/         /*Scope*/ 111, /*->13534*/
/*13423*/           OPC_MoveChild, 0,
/*13425*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13428*/           OPC_MoveChild, 0,
/*13430*/           OPC_Scope, 50, /*->13482*/ // 2 children in Scope
/*13432*/             OPC_CheckSame, 1,
/*13434*/             OPC_MoveParent,
/*13435*/             OPC_MoveChild, 1,
/*13437*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13440*/             OPC_MoveChild, 0,
/*13442*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13445*/             OPC_MoveChild, 0,
/*13447*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13450*/             OPC_MoveParent,
/*13451*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13453*/             OPC_CheckType, MVT::v8i8,
/*13455*/             OPC_MoveParent,
/*13456*/             OPC_MoveParent,
/*13457*/             OPC_MoveParent,
/*13458*/             OPC_RecordChild1, // #2 = $Vm
/*13459*/             OPC_MoveParent,
/*13460*/             OPC_CheckType, MVT::v2i32,
/*13462*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13464*/             OPC_EmitInteger, MVT::i32, 14, 
/*13467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13470*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13482*/           /*Scope*/ 50, /*->13533*/
/*13483*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13486*/             OPC_MoveChild, 0,
/*13488*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13491*/             OPC_MoveChild, 0,
/*13493*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13496*/             OPC_MoveParent,
/*13497*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13499*/             OPC_CheckType, MVT::v8i8,
/*13501*/             OPC_MoveParent,
/*13502*/             OPC_MoveParent,
/*13503*/             OPC_MoveChild, 1,
/*13505*/             OPC_CheckSame, 1,
/*13507*/             OPC_MoveParent,
/*13508*/             OPC_MoveParent,
/*13509*/             OPC_RecordChild1, // #2 = $Vm
/*13510*/             OPC_MoveParent,
/*13511*/             OPC_CheckType, MVT::v2i32,
/*13513*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13515*/             OPC_EmitInteger, MVT::i32, 14, 
/*13518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13521*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13533*/           0, /*End of Scope*/
/*13534*/         /*Scope*/ 110, /*->13645*/
/*13535*/           OPC_RecordChild0, // #2 = $Vm
/*13536*/           OPC_MoveChild, 1,
/*13538*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13541*/           OPC_MoveChild, 0,
/*13543*/           OPC_Scope, 49, /*->13594*/ // 2 children in Scope
/*13545*/             OPC_CheckSame, 0,
/*13547*/             OPC_MoveParent,
/*13548*/             OPC_MoveChild, 1,
/*13550*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13553*/             OPC_MoveChild, 0,
/*13555*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13558*/             OPC_MoveChild, 0,
/*13560*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13563*/             OPC_MoveParent,
/*13564*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13566*/             OPC_CheckType, MVT::v8i8,
/*13568*/             OPC_MoveParent,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_MoveParent,
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_CheckType, MVT::v2i32,
/*13574*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13576*/             OPC_EmitInteger, MVT::i32, 14, 
/*13579*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13582*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13594*/           /*Scope*/ 49, /*->13644*/
/*13595*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13598*/             OPC_MoveChild, 0,
/*13600*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13603*/             OPC_MoveChild, 0,
/*13605*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13608*/             OPC_MoveParent,
/*13609*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13611*/             OPC_CheckType, MVT::v8i8,
/*13613*/             OPC_MoveParent,
/*13614*/             OPC_MoveParent,
/*13615*/             OPC_MoveChild, 1,
/*13617*/             OPC_CheckSame, 0,
/*13619*/             OPC_MoveParent,
/*13620*/             OPC_MoveParent,
/*13621*/             OPC_MoveParent,
/*13622*/             OPC_CheckType, MVT::v2i32,
/*13624*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13626*/             OPC_EmitInteger, MVT::i32, 14, 
/*13629*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13632*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13644*/           0, /*End of Scope*/
/*13645*/         /*Scope*/ 111, /*->13757*/
/*13646*/           OPC_MoveChild, 0,
/*13648*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13651*/           OPC_MoveChild, 0,
/*13653*/           OPC_Scope, 50, /*->13705*/ // 2 children in Scope
/*13655*/             OPC_CheckSame, 0,
/*13657*/             OPC_MoveParent,
/*13658*/             OPC_MoveChild, 1,
/*13660*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13663*/             OPC_MoveChild, 0,
/*13665*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13668*/             OPC_MoveChild, 0,
/*13670*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13673*/             OPC_MoveParent,
/*13674*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13676*/             OPC_CheckType, MVT::v8i8,
/*13678*/             OPC_MoveParent,
/*13679*/             OPC_MoveParent,
/*13680*/             OPC_MoveParent,
/*13681*/             OPC_RecordChild1, // #2 = $Vm
/*13682*/             OPC_MoveParent,
/*13683*/             OPC_CheckType, MVT::v2i32,
/*13685*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13687*/             OPC_EmitInteger, MVT::i32, 14, 
/*13690*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13693*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13705*/           /*Scope*/ 50, /*->13756*/
/*13706*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13709*/             OPC_MoveChild, 0,
/*13711*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13714*/             OPC_MoveChild, 0,
/*13716*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13719*/             OPC_MoveParent,
/*13720*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13722*/             OPC_CheckType, MVT::v8i8,
/*13724*/             OPC_MoveParent,
/*13725*/             OPC_MoveParent,
/*13726*/             OPC_MoveChild, 1,
/*13728*/             OPC_CheckSame, 0,
/*13730*/             OPC_MoveParent,
/*13731*/             OPC_MoveParent,
/*13732*/             OPC_RecordChild1, // #2 = $Vm
/*13733*/             OPC_MoveParent,
/*13734*/             OPC_CheckType, MVT::v2i32,
/*13736*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13738*/             OPC_EmitInteger, MVT::i32, 14, 
/*13741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13744*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13756*/           0, /*End of Scope*/
/*13757*/         0, /*End of Scope*/
/*13758*/       /*Scope*/ 65|128,1/*193*/, /*->13953*/
/*13760*/         OPC_MoveChild, 1,
/*13762*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13765*/         OPC_Scope, 92, /*->13859*/ // 2 children in Scope
/*13767*/           OPC_RecordChild0, // #1 = $Vd
/*13768*/           OPC_MoveChild, 1,
/*13770*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13773*/           OPC_MoveChild, 0,
/*13775*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13778*/           OPC_MoveChild, 0,
/*13780*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13783*/           OPC_MoveParent,
/*13784*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13786*/           OPC_CheckType, MVT::v8i8,
/*13788*/           OPC_MoveParent,
/*13789*/           OPC_MoveParent,
/*13790*/           OPC_MoveParent,
/*13791*/           OPC_MoveParent,
/*13792*/           OPC_MoveChild, 1,
/*13794*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13797*/           OPC_Scope, 29, /*->13828*/ // 2 children in Scope
/*13799*/             OPC_RecordChild0, // #2 = $Vn
/*13800*/             OPC_MoveChild, 1,
/*13802*/             OPC_CheckSame, 1,
/*13804*/             OPC_MoveParent,
/*13805*/             OPC_MoveParent,
/*13806*/             OPC_CheckType, MVT::v2i32,
/*13808*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13810*/             OPC_EmitInteger, MVT::i32, 14, 
/*13813*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13816*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13828*/           /*Scope*/ 29, /*->13858*/
/*13829*/             OPC_MoveChild, 0,
/*13831*/             OPC_CheckSame, 1,
/*13833*/             OPC_MoveParent,
/*13834*/             OPC_RecordChild1, // #2 = $Vn
/*13835*/             OPC_MoveParent,
/*13836*/             OPC_CheckType, MVT::v2i32,
/*13838*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13840*/             OPC_EmitInteger, MVT::i32, 14, 
/*13843*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13846*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13858*/           0, /*End of Scope*/
/*13859*/         /*Scope*/ 92, /*->13952*/
/*13860*/           OPC_MoveChild, 0,
/*13862*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13865*/           OPC_MoveChild, 0,
/*13867*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13870*/           OPC_MoveChild, 0,
/*13872*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13875*/           OPC_MoveParent,
/*13876*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13878*/           OPC_CheckType, MVT::v8i8,
/*13880*/           OPC_MoveParent,
/*13881*/           OPC_MoveParent,
/*13882*/           OPC_RecordChild1, // #1 = $Vd
/*13883*/           OPC_MoveParent,
/*13884*/           OPC_MoveParent,
/*13885*/           OPC_MoveChild, 1,
/*13887*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13890*/           OPC_Scope, 29, /*->13921*/ // 2 children in Scope
/*13892*/             OPC_RecordChild0, // #2 = $Vn
/*13893*/             OPC_MoveChild, 1,
/*13895*/             OPC_CheckSame, 1,
/*13897*/             OPC_MoveParent,
/*13898*/             OPC_MoveParent,
/*13899*/             OPC_CheckType, MVT::v2i32,
/*13901*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13903*/             OPC_EmitInteger, MVT::i32, 14, 
/*13906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13909*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13921*/           /*Scope*/ 29, /*->13951*/
/*13922*/             OPC_MoveChild, 0,
/*13924*/             OPC_CheckSame, 1,
/*13926*/             OPC_MoveParent,
/*13927*/             OPC_RecordChild1, // #2 = $Vn
/*13928*/             OPC_MoveParent,
/*13929*/             OPC_CheckType, MVT::v2i32,
/*13931*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13933*/             OPC_EmitInteger, MVT::i32, 14, 
/*13936*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13939*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13951*/           0, /*End of Scope*/
/*13952*/         0, /*End of Scope*/
/*13953*/       0, /*End of Scope*/
/*13954*/     /*Scope*/ 67|128,1/*195*/, /*->14151*/
/*13956*/       OPC_MoveChild, 0,
/*13958*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13961*/       OPC_Scope, 93, /*->14056*/ // 2 children in Scope
/*13963*/         OPC_RecordChild0, // #0 = $Vd
/*13964*/         OPC_MoveChild, 1,
/*13966*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13969*/         OPC_MoveChild, 0,
/*13971*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13974*/         OPC_MoveChild, 0,
/*13976*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13979*/         OPC_MoveParent,
/*13980*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13982*/         OPC_CheckType, MVT::v8i8,
/*13984*/         OPC_MoveParent,
/*13985*/         OPC_MoveParent,
/*13986*/         OPC_MoveParent,
/*13987*/         OPC_RecordChild1, // #1 = $Vm
/*13988*/         OPC_MoveParent,
/*13989*/         OPC_MoveChild, 1,
/*13991*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13994*/         OPC_Scope, 29, /*->14025*/ // 2 children in Scope
/*13996*/           OPC_RecordChild0, // #2 = $Vn
/*13997*/           OPC_MoveChild, 1,
/*13999*/           OPC_CheckSame, 0,
/*14001*/           OPC_MoveParent,
/*14002*/           OPC_MoveParent,
/*14003*/           OPC_CheckType, MVT::v2i32,
/*14005*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14007*/           OPC_EmitInteger, MVT::i32, 14, 
/*14010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14013*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14025*/         /*Scope*/ 29, /*->14055*/
/*14026*/           OPC_MoveChild, 0,
/*14028*/           OPC_CheckSame, 0,
/*14030*/           OPC_MoveParent,
/*14031*/           OPC_RecordChild1, // #2 = $Vn
/*14032*/           OPC_MoveParent,
/*14033*/           OPC_CheckType, MVT::v2i32,
/*14035*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14037*/           OPC_EmitInteger, MVT::i32, 14, 
/*14040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14055*/         0, /*End of Scope*/
/*14056*/       /*Scope*/ 93, /*->14150*/
/*14057*/         OPC_MoveChild, 0,
/*14059*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14062*/         OPC_MoveChild, 0,
/*14064*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14067*/         OPC_MoveChild, 0,
/*14069*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14072*/         OPC_MoveParent,
/*14073*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14075*/         OPC_CheckType, MVT::v8i8,
/*14077*/         OPC_MoveParent,
/*14078*/         OPC_MoveParent,
/*14079*/         OPC_RecordChild1, // #0 = $Vd
/*14080*/         OPC_MoveParent,
/*14081*/         OPC_RecordChild1, // #1 = $Vm
/*14082*/         OPC_MoveParent,
/*14083*/         OPC_MoveChild, 1,
/*14085*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14088*/         OPC_Scope, 29, /*->14119*/ // 2 children in Scope
/*14090*/           OPC_RecordChild0, // #2 = $Vn
/*14091*/           OPC_MoveChild, 1,
/*14093*/           OPC_CheckSame, 0,
/*14095*/           OPC_MoveParent,
/*14096*/           OPC_MoveParent,
/*14097*/           OPC_CheckType, MVT::v2i32,
/*14099*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14101*/           OPC_EmitInteger, MVT::i32, 14, 
/*14104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14107*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14119*/         /*Scope*/ 29, /*->14149*/
/*14120*/           OPC_MoveChild, 0,
/*14122*/           OPC_CheckSame, 0,
/*14124*/           OPC_MoveParent,
/*14125*/           OPC_RecordChild1, // #2 = $Vn
/*14126*/           OPC_MoveParent,
/*14127*/           OPC_CheckType, MVT::v2i32,
/*14129*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14131*/           OPC_EmitInteger, MVT::i32, 14, 
/*14134*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14137*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14149*/         0, /*End of Scope*/
/*14150*/       0, /*End of Scope*/
/*14151*/     /*Scope*/ 90|128,4/*602*/, /*->14755*/
/*14153*/       OPC_RecordChild0, // #0 = $Vn
/*14154*/       OPC_Scope, 18|128,3/*402*/, /*->14559*/ // 2 children in Scope
/*14157*/         OPC_RecordChild1, // #1 = $Vd
/*14158*/         OPC_MoveParent,
/*14159*/         OPC_MoveChild, 1,
/*14161*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14164*/         OPC_Scope, 57, /*->14223*/ // 4 children in Scope
/*14166*/           OPC_RecordChild0, // #2 = $Vm
/*14167*/           OPC_MoveChild, 1,
/*14169*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14172*/           OPC_MoveChild, 0,
/*14174*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14177*/           OPC_MoveChild, 0,
/*14179*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14182*/           OPC_MoveChild, 0,
/*14184*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14187*/           OPC_MoveParent,
/*14188*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14190*/           OPC_CheckType, MVT::v8i8,
/*14192*/           OPC_MoveParent,
/*14193*/           OPC_MoveParent,
/*14194*/           OPC_MoveChild, 1,
/*14196*/           OPC_CheckSame, 1,
/*14198*/           OPC_MoveParent,
/*14199*/           OPC_MoveParent,
/*14200*/           OPC_MoveParent,
/*14201*/           OPC_CheckType, MVT::v1i64,
/*14203*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14205*/           OPC_EmitInteger, MVT::i32, 14, 
/*14208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14211*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14223*/         /*Scope*/ 111, /*->14335*/
/*14224*/           OPC_MoveChild, 0,
/*14226*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14229*/           OPC_MoveChild, 0,
/*14231*/           OPC_Scope, 50, /*->14283*/ // 2 children in Scope
/*14233*/             OPC_CheckSame, 1,
/*14235*/             OPC_MoveParent,
/*14236*/             OPC_MoveChild, 1,
/*14238*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14241*/             OPC_MoveChild, 0,
/*14243*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14246*/             OPC_MoveChild, 0,
/*14248*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14251*/             OPC_MoveParent,
/*14252*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14254*/             OPC_CheckType, MVT::v8i8,
/*14256*/             OPC_MoveParent,
/*14257*/             OPC_MoveParent,
/*14258*/             OPC_MoveParent,
/*14259*/             OPC_RecordChild1, // #2 = $Vm
/*14260*/             OPC_MoveParent,
/*14261*/             OPC_CheckType, MVT::v1i64,
/*14263*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14265*/             OPC_EmitInteger, MVT::i32, 14, 
/*14268*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14271*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14283*/           /*Scope*/ 50, /*->14334*/
/*14284*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14287*/             OPC_MoveChild, 0,
/*14289*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14292*/             OPC_MoveChild, 0,
/*14294*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14297*/             OPC_MoveParent,
/*14298*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14300*/             OPC_CheckType, MVT::v8i8,
/*14302*/             OPC_MoveParent,
/*14303*/             OPC_MoveParent,
/*14304*/             OPC_MoveChild, 1,
/*14306*/             OPC_CheckSame, 1,
/*14308*/             OPC_MoveParent,
/*14309*/             OPC_MoveParent,
/*14310*/             OPC_RecordChild1, // #2 = $Vm
/*14311*/             OPC_MoveParent,
/*14312*/             OPC_CheckType, MVT::v1i64,
/*14314*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14316*/             OPC_EmitInteger, MVT::i32, 14, 
/*14319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14322*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14334*/           0, /*End of Scope*/
/*14335*/         /*Scope*/ 110, /*->14446*/
/*14336*/           OPC_RecordChild0, // #2 = $Vm
/*14337*/           OPC_MoveChild, 1,
/*14339*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14342*/           OPC_MoveChild, 0,
/*14344*/           OPC_Scope, 49, /*->14395*/ // 2 children in Scope
/*14346*/             OPC_CheckSame, 0,
/*14348*/             OPC_MoveParent,
/*14349*/             OPC_MoveChild, 1,
/*14351*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14354*/             OPC_MoveChild, 0,
/*14356*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14359*/             OPC_MoveChild, 0,
/*14361*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14364*/             OPC_MoveParent,
/*14365*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14367*/             OPC_CheckType, MVT::v8i8,
/*14369*/             OPC_MoveParent,
/*14370*/             OPC_MoveParent,
/*14371*/             OPC_MoveParent,
/*14372*/             OPC_MoveParent,
/*14373*/             OPC_CheckType, MVT::v1i64,
/*14375*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14377*/             OPC_EmitInteger, MVT::i32, 14, 
/*14380*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14383*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14395*/           /*Scope*/ 49, /*->14445*/
/*14396*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14399*/             OPC_MoveChild, 0,
/*14401*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14404*/             OPC_MoveChild, 0,
/*14406*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14409*/             OPC_MoveParent,
/*14410*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14412*/             OPC_CheckType, MVT::v8i8,
/*14414*/             OPC_MoveParent,
/*14415*/             OPC_MoveParent,
/*14416*/             OPC_MoveChild, 1,
/*14418*/             OPC_CheckSame, 0,
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveParent,
/*14423*/             OPC_CheckType, MVT::v1i64,
/*14425*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14427*/             OPC_EmitInteger, MVT::i32, 14, 
/*14430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14433*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14445*/           0, /*End of Scope*/
/*14446*/         /*Scope*/ 111, /*->14558*/
/*14447*/           OPC_MoveChild, 0,
/*14449*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14452*/           OPC_MoveChild, 0,
/*14454*/           OPC_Scope, 50, /*->14506*/ // 2 children in Scope
/*14456*/             OPC_CheckSame, 0,
/*14458*/             OPC_MoveParent,
/*14459*/             OPC_MoveChild, 1,
/*14461*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14464*/             OPC_MoveChild, 0,
/*14466*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14469*/             OPC_MoveChild, 0,
/*14471*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14474*/             OPC_MoveParent,
/*14475*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14477*/             OPC_CheckType, MVT::v8i8,
/*14479*/             OPC_MoveParent,
/*14480*/             OPC_MoveParent,
/*14481*/             OPC_MoveParent,
/*14482*/             OPC_RecordChild1, // #2 = $Vm
/*14483*/             OPC_MoveParent,
/*14484*/             OPC_CheckType, MVT::v1i64,
/*14486*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14488*/             OPC_EmitInteger, MVT::i32, 14, 
/*14491*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14494*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14506*/           /*Scope*/ 50, /*->14557*/
/*14507*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14510*/             OPC_MoveChild, 0,
/*14512*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14515*/             OPC_MoveChild, 0,
/*14517*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14520*/             OPC_MoveParent,
/*14521*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14523*/             OPC_CheckType, MVT::v8i8,
/*14525*/             OPC_MoveParent,
/*14526*/             OPC_MoveParent,
/*14527*/             OPC_MoveChild, 1,
/*14529*/             OPC_CheckSame, 0,
/*14531*/             OPC_MoveParent,
/*14532*/             OPC_MoveParent,
/*14533*/             OPC_RecordChild1, // #2 = $Vm
/*14534*/             OPC_MoveParent,
/*14535*/             OPC_CheckType, MVT::v1i64,
/*14537*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14539*/             OPC_EmitInteger, MVT::i32, 14, 
/*14542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14545*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14557*/           0, /*End of Scope*/
/*14558*/         0, /*End of Scope*/
/*14559*/       /*Scope*/ 65|128,1/*193*/, /*->14754*/
/*14561*/         OPC_MoveChild, 1,
/*14563*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14566*/         OPC_Scope, 92, /*->14660*/ // 2 children in Scope
/*14568*/           OPC_RecordChild0, // #1 = $Vd
/*14569*/           OPC_MoveChild, 1,
/*14571*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14574*/           OPC_MoveChild, 0,
/*14576*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14579*/           OPC_MoveChild, 0,
/*14581*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14584*/           OPC_MoveParent,
/*14585*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14587*/           OPC_CheckType, MVT::v8i8,
/*14589*/           OPC_MoveParent,
/*14590*/           OPC_MoveParent,
/*14591*/           OPC_MoveParent,
/*14592*/           OPC_MoveParent,
/*14593*/           OPC_MoveChild, 1,
/*14595*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14598*/           OPC_Scope, 29, /*->14629*/ // 2 children in Scope
/*14600*/             OPC_RecordChild0, // #2 = $Vn
/*14601*/             OPC_MoveChild, 1,
/*14603*/             OPC_CheckSame, 1,
/*14605*/             OPC_MoveParent,
/*14606*/             OPC_MoveParent,
/*14607*/             OPC_CheckType, MVT::v1i64,
/*14609*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14611*/             OPC_EmitInteger, MVT::i32, 14, 
/*14614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14617*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14629*/           /*Scope*/ 29, /*->14659*/
/*14630*/             OPC_MoveChild, 0,
/*14632*/             OPC_CheckSame, 1,
/*14634*/             OPC_MoveParent,
/*14635*/             OPC_RecordChild1, // #2 = $Vn
/*14636*/             OPC_MoveParent,
/*14637*/             OPC_CheckType, MVT::v1i64,
/*14639*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14641*/             OPC_EmitInteger, MVT::i32, 14, 
/*14644*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14647*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14659*/           0, /*End of Scope*/
/*14660*/         /*Scope*/ 92, /*->14753*/
/*14661*/           OPC_MoveChild, 0,
/*14663*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14666*/           OPC_MoveChild, 0,
/*14668*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14671*/           OPC_MoveChild, 0,
/*14673*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14676*/           OPC_MoveParent,
/*14677*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14679*/           OPC_CheckType, MVT::v8i8,
/*14681*/           OPC_MoveParent,
/*14682*/           OPC_MoveParent,
/*14683*/           OPC_RecordChild1, // #1 = $Vd
/*14684*/           OPC_MoveParent,
/*14685*/           OPC_MoveParent,
/*14686*/           OPC_MoveChild, 1,
/*14688*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14691*/           OPC_Scope, 29, /*->14722*/ // 2 children in Scope
/*14693*/             OPC_RecordChild0, // #2 = $Vn
/*14694*/             OPC_MoveChild, 1,
/*14696*/             OPC_CheckSame, 1,
/*14698*/             OPC_MoveParent,
/*14699*/             OPC_MoveParent,
/*14700*/             OPC_CheckType, MVT::v1i64,
/*14702*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14704*/             OPC_EmitInteger, MVT::i32, 14, 
/*14707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14710*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14722*/           /*Scope*/ 29, /*->14752*/
/*14723*/             OPC_MoveChild, 0,
/*14725*/             OPC_CheckSame, 1,
/*14727*/             OPC_MoveParent,
/*14728*/             OPC_RecordChild1, // #2 = $Vn
/*14729*/             OPC_MoveParent,
/*14730*/             OPC_CheckType, MVT::v1i64,
/*14732*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14734*/             OPC_EmitInteger, MVT::i32, 14, 
/*14737*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14740*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14752*/           0, /*End of Scope*/
/*14753*/         0, /*End of Scope*/
/*14754*/       0, /*End of Scope*/
/*14755*/     /*Scope*/ 67|128,1/*195*/, /*->14952*/
/*14757*/       OPC_MoveChild, 0,
/*14759*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14762*/       OPC_Scope, 93, /*->14857*/ // 2 children in Scope
/*14764*/         OPC_RecordChild0, // #0 = $Vd
/*14765*/         OPC_MoveChild, 1,
/*14767*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14770*/         OPC_MoveChild, 0,
/*14772*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14775*/         OPC_MoveChild, 0,
/*14777*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14780*/         OPC_MoveParent,
/*14781*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14783*/         OPC_CheckType, MVT::v8i8,
/*14785*/         OPC_MoveParent,
/*14786*/         OPC_MoveParent,
/*14787*/         OPC_MoveParent,
/*14788*/         OPC_RecordChild1, // #1 = $Vm
/*14789*/         OPC_MoveParent,
/*14790*/         OPC_MoveChild, 1,
/*14792*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14795*/         OPC_Scope, 29, /*->14826*/ // 2 children in Scope
/*14797*/           OPC_RecordChild0, // #2 = $Vn
/*14798*/           OPC_MoveChild, 1,
/*14800*/           OPC_CheckSame, 0,
/*14802*/           OPC_MoveParent,
/*14803*/           OPC_MoveParent,
/*14804*/           OPC_CheckType, MVT::v1i64,
/*14806*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14808*/           OPC_EmitInteger, MVT::i32, 14, 
/*14811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14826*/         /*Scope*/ 29, /*->14856*/
/*14827*/           OPC_MoveChild, 0,
/*14829*/           OPC_CheckSame, 0,
/*14831*/           OPC_MoveParent,
/*14832*/           OPC_RecordChild1, // #2 = $Vn
/*14833*/           OPC_MoveParent,
/*14834*/           OPC_CheckType, MVT::v1i64,
/*14836*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14838*/           OPC_EmitInteger, MVT::i32, 14, 
/*14841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14844*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14856*/         0, /*End of Scope*/
/*14857*/       /*Scope*/ 93, /*->14951*/
/*14858*/         OPC_MoveChild, 0,
/*14860*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14863*/         OPC_MoveChild, 0,
/*14865*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14868*/         OPC_MoveChild, 0,
/*14870*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14873*/         OPC_MoveParent,
/*14874*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14876*/         OPC_CheckType, MVT::v8i8,
/*14878*/         OPC_MoveParent,
/*14879*/         OPC_MoveParent,
/*14880*/         OPC_RecordChild1, // #0 = $Vd
/*14881*/         OPC_MoveParent,
/*14882*/         OPC_RecordChild1, // #1 = $Vm
/*14883*/         OPC_MoveParent,
/*14884*/         OPC_MoveChild, 1,
/*14886*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14889*/         OPC_Scope, 29, /*->14920*/ // 2 children in Scope
/*14891*/           OPC_RecordChild0, // #2 = $Vn
/*14892*/           OPC_MoveChild, 1,
/*14894*/           OPC_CheckSame, 0,
/*14896*/           OPC_MoveParent,
/*14897*/           OPC_MoveParent,
/*14898*/           OPC_CheckType, MVT::v1i64,
/*14900*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14902*/           OPC_EmitInteger, MVT::i32, 14, 
/*14905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14920*/         /*Scope*/ 29, /*->14950*/
/*14921*/           OPC_MoveChild, 0,
/*14923*/           OPC_CheckSame, 0,
/*14925*/           OPC_MoveParent,
/*14926*/           OPC_RecordChild1, // #2 = $Vn
/*14927*/           OPC_MoveParent,
/*14928*/           OPC_CheckType, MVT::v1i64,
/*14930*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14932*/           OPC_EmitInteger, MVT::i32, 14, 
/*14935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14950*/         0, /*End of Scope*/
/*14951*/       0, /*End of Scope*/
/*14952*/     /*Scope*/ 90|128,4/*602*/, /*->15556*/
/*14954*/       OPC_RecordChild0, // #0 = $Vn
/*14955*/       OPC_Scope, 18|128,3/*402*/, /*->15360*/ // 2 children in Scope
/*14958*/         OPC_RecordChild1, // #1 = $Vd
/*14959*/         OPC_MoveParent,
/*14960*/         OPC_MoveChild, 1,
/*14962*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14965*/         OPC_Scope, 57, /*->15024*/ // 4 children in Scope
/*14967*/           OPC_RecordChild0, // #2 = $Vm
/*14968*/           OPC_MoveChild, 1,
/*14970*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14973*/           OPC_MoveChild, 0,
/*14975*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14978*/           OPC_MoveChild, 0,
/*14980*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14983*/           OPC_MoveChild, 0,
/*14985*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14988*/           OPC_MoveParent,
/*14989*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14991*/           OPC_CheckType, MVT::v16i8,
/*14993*/           OPC_MoveParent,
/*14994*/           OPC_MoveParent,
/*14995*/           OPC_MoveChild, 1,
/*14997*/           OPC_CheckSame, 1,
/*14999*/           OPC_MoveParent,
/*15000*/           OPC_MoveParent,
/*15001*/           OPC_MoveParent,
/*15002*/           OPC_CheckType, MVT::v4i32,
/*15004*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15006*/           OPC_EmitInteger, MVT::i32, 14, 
/*15009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15024*/         /*Scope*/ 111, /*->15136*/
/*15025*/           OPC_MoveChild, 0,
/*15027*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15030*/           OPC_MoveChild, 0,
/*15032*/           OPC_Scope, 50, /*->15084*/ // 2 children in Scope
/*15034*/             OPC_CheckSame, 1,
/*15036*/             OPC_MoveParent,
/*15037*/             OPC_MoveChild, 1,
/*15039*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15042*/             OPC_MoveChild, 0,
/*15044*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15047*/             OPC_MoveChild, 0,
/*15049*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15052*/             OPC_MoveParent,
/*15053*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15055*/             OPC_CheckType, MVT::v16i8,
/*15057*/             OPC_MoveParent,
/*15058*/             OPC_MoveParent,
/*15059*/             OPC_MoveParent,
/*15060*/             OPC_RecordChild1, // #2 = $Vm
/*15061*/             OPC_MoveParent,
/*15062*/             OPC_CheckType, MVT::v4i32,
/*15064*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15066*/             OPC_EmitInteger, MVT::i32, 14, 
/*15069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15084*/           /*Scope*/ 50, /*->15135*/
/*15085*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15088*/             OPC_MoveChild, 0,
/*15090*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15093*/             OPC_MoveChild, 0,
/*15095*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15098*/             OPC_MoveParent,
/*15099*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15101*/             OPC_CheckType, MVT::v16i8,
/*15103*/             OPC_MoveParent,
/*15104*/             OPC_MoveParent,
/*15105*/             OPC_MoveChild, 1,
/*15107*/             OPC_CheckSame, 1,
/*15109*/             OPC_MoveParent,
/*15110*/             OPC_MoveParent,
/*15111*/             OPC_RecordChild1, // #2 = $Vm
/*15112*/             OPC_MoveParent,
/*15113*/             OPC_CheckType, MVT::v4i32,
/*15115*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15117*/             OPC_EmitInteger, MVT::i32, 14, 
/*15120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15123*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15135*/           0, /*End of Scope*/
/*15136*/         /*Scope*/ 110, /*->15247*/
/*15137*/           OPC_RecordChild0, // #2 = $Vm
/*15138*/           OPC_MoveChild, 1,
/*15140*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15143*/           OPC_MoveChild, 0,
/*15145*/           OPC_Scope, 49, /*->15196*/ // 2 children in Scope
/*15147*/             OPC_CheckSame, 0,
/*15149*/             OPC_MoveParent,
/*15150*/             OPC_MoveChild, 1,
/*15152*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15155*/             OPC_MoveChild, 0,
/*15157*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15160*/             OPC_MoveChild, 0,
/*15162*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15165*/             OPC_MoveParent,
/*15166*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15168*/             OPC_CheckType, MVT::v16i8,
/*15170*/             OPC_MoveParent,
/*15171*/             OPC_MoveParent,
/*15172*/             OPC_MoveParent,
/*15173*/             OPC_MoveParent,
/*15174*/             OPC_CheckType, MVT::v4i32,
/*15176*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15178*/             OPC_EmitInteger, MVT::i32, 14, 
/*15181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15184*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15196*/           /*Scope*/ 49, /*->15246*/
/*15197*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15200*/             OPC_MoveChild, 0,
/*15202*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15205*/             OPC_MoveChild, 0,
/*15207*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15210*/             OPC_MoveParent,
/*15211*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15213*/             OPC_CheckType, MVT::v16i8,
/*15215*/             OPC_MoveParent,
/*15216*/             OPC_MoveParent,
/*15217*/             OPC_MoveChild, 1,
/*15219*/             OPC_CheckSame, 0,
/*15221*/             OPC_MoveParent,
/*15222*/             OPC_MoveParent,
/*15223*/             OPC_MoveParent,
/*15224*/             OPC_CheckType, MVT::v4i32,
/*15226*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15228*/             OPC_EmitInteger, MVT::i32, 14, 
/*15231*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15234*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15246*/           0, /*End of Scope*/
/*15247*/         /*Scope*/ 111, /*->15359*/
/*15248*/           OPC_MoveChild, 0,
/*15250*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15253*/           OPC_MoveChild, 0,
/*15255*/           OPC_Scope, 50, /*->15307*/ // 2 children in Scope
/*15257*/             OPC_CheckSame, 0,
/*15259*/             OPC_MoveParent,
/*15260*/             OPC_MoveChild, 1,
/*15262*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15265*/             OPC_MoveChild, 0,
/*15267*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15270*/             OPC_MoveChild, 0,
/*15272*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15275*/             OPC_MoveParent,
/*15276*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15278*/             OPC_CheckType, MVT::v16i8,
/*15280*/             OPC_MoveParent,
/*15281*/             OPC_MoveParent,
/*15282*/             OPC_MoveParent,
/*15283*/             OPC_RecordChild1, // #2 = $Vm
/*15284*/             OPC_MoveParent,
/*15285*/             OPC_CheckType, MVT::v4i32,
/*15287*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15289*/             OPC_EmitInteger, MVT::i32, 14, 
/*15292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15307*/           /*Scope*/ 50, /*->15358*/
/*15308*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15311*/             OPC_MoveChild, 0,
/*15313*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15316*/             OPC_MoveChild, 0,
/*15318*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15321*/             OPC_MoveParent,
/*15322*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15324*/             OPC_CheckType, MVT::v16i8,
/*15326*/             OPC_MoveParent,
/*15327*/             OPC_MoveParent,
/*15328*/             OPC_MoveChild, 1,
/*15330*/             OPC_CheckSame, 0,
/*15332*/             OPC_MoveParent,
/*15333*/             OPC_MoveParent,
/*15334*/             OPC_RecordChild1, // #2 = $Vm
/*15335*/             OPC_MoveParent,
/*15336*/             OPC_CheckType, MVT::v4i32,
/*15338*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15340*/             OPC_EmitInteger, MVT::i32, 14, 
/*15343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15346*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15358*/           0, /*End of Scope*/
/*15359*/         0, /*End of Scope*/
/*15360*/       /*Scope*/ 65|128,1/*193*/, /*->15555*/
/*15362*/         OPC_MoveChild, 1,
/*15364*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15367*/         OPC_Scope, 92, /*->15461*/ // 2 children in Scope
/*15369*/           OPC_RecordChild0, // #1 = $Vd
/*15370*/           OPC_MoveChild, 1,
/*15372*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15375*/           OPC_MoveChild, 0,
/*15377*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15380*/           OPC_MoveChild, 0,
/*15382*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15385*/           OPC_MoveParent,
/*15386*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15388*/           OPC_CheckType, MVT::v16i8,
/*15390*/           OPC_MoveParent,
/*15391*/           OPC_MoveParent,
/*15392*/           OPC_MoveParent,
/*15393*/           OPC_MoveParent,
/*15394*/           OPC_MoveChild, 1,
/*15396*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15399*/           OPC_Scope, 29, /*->15430*/ // 2 children in Scope
/*15401*/             OPC_RecordChild0, // #2 = $Vn
/*15402*/             OPC_MoveChild, 1,
/*15404*/             OPC_CheckSame, 1,
/*15406*/             OPC_MoveParent,
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::v4i32,
/*15410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15412*/             OPC_EmitInteger, MVT::i32, 14, 
/*15415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15430*/           /*Scope*/ 29, /*->15460*/
/*15431*/             OPC_MoveChild, 0,
/*15433*/             OPC_CheckSame, 1,
/*15435*/             OPC_MoveParent,
/*15436*/             OPC_RecordChild1, // #2 = $Vn
/*15437*/             OPC_MoveParent,
/*15438*/             OPC_CheckType, MVT::v4i32,
/*15440*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15442*/             OPC_EmitInteger, MVT::i32, 14, 
/*15445*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15448*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15460*/           0, /*End of Scope*/
/*15461*/         /*Scope*/ 92, /*->15554*/
/*15462*/           OPC_MoveChild, 0,
/*15464*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15467*/           OPC_MoveChild, 0,
/*15469*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15472*/           OPC_MoveChild, 0,
/*15474*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15477*/           OPC_MoveParent,
/*15478*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15480*/           OPC_CheckType, MVT::v16i8,
/*15482*/           OPC_MoveParent,
/*15483*/           OPC_MoveParent,
/*15484*/           OPC_RecordChild1, // #1 = $Vd
/*15485*/           OPC_MoveParent,
/*15486*/           OPC_MoveParent,
/*15487*/           OPC_MoveChild, 1,
/*15489*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15492*/           OPC_Scope, 29, /*->15523*/ // 2 children in Scope
/*15494*/             OPC_RecordChild0, // #2 = $Vn
/*15495*/             OPC_MoveChild, 1,
/*15497*/             OPC_CheckSame, 1,
/*15499*/             OPC_MoveParent,
/*15500*/             OPC_MoveParent,
/*15501*/             OPC_CheckType, MVT::v4i32,
/*15503*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15505*/             OPC_EmitInteger, MVT::i32, 14, 
/*15508*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15511*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15523*/           /*Scope*/ 29, /*->15553*/
/*15524*/             OPC_MoveChild, 0,
/*15526*/             OPC_CheckSame, 1,
/*15528*/             OPC_MoveParent,
/*15529*/             OPC_RecordChild1, // #2 = $Vn
/*15530*/             OPC_MoveParent,
/*15531*/             OPC_CheckType, MVT::v4i32,
/*15533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15535*/             OPC_EmitInteger, MVT::i32, 14, 
/*15538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15553*/           0, /*End of Scope*/
/*15554*/         0, /*End of Scope*/
/*15555*/       0, /*End of Scope*/
/*15556*/     /*Scope*/ 67|128,1/*195*/, /*->15753*/
/*15558*/       OPC_MoveChild, 0,
/*15560*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15563*/       OPC_Scope, 93, /*->15658*/ // 2 children in Scope
/*15565*/         OPC_RecordChild0, // #0 = $Vd
/*15566*/         OPC_MoveChild, 1,
/*15568*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15571*/         OPC_MoveChild, 0,
/*15573*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15576*/         OPC_MoveChild, 0,
/*15578*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15581*/         OPC_MoveParent,
/*15582*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15584*/         OPC_CheckType, MVT::v16i8,
/*15586*/         OPC_MoveParent,
/*15587*/         OPC_MoveParent,
/*15588*/         OPC_MoveParent,
/*15589*/         OPC_RecordChild1, // #1 = $Vm
/*15590*/         OPC_MoveParent,
/*15591*/         OPC_MoveChild, 1,
/*15593*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15596*/         OPC_Scope, 29, /*->15627*/ // 2 children in Scope
/*15598*/           OPC_RecordChild0, // #2 = $Vn
/*15599*/           OPC_MoveChild, 1,
/*15601*/           OPC_CheckSame, 0,
/*15603*/           OPC_MoveParent,
/*15604*/           OPC_MoveParent,
/*15605*/           OPC_CheckType, MVT::v4i32,
/*15607*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15609*/           OPC_EmitInteger, MVT::i32, 14, 
/*15612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15627*/         /*Scope*/ 29, /*->15657*/
/*15628*/           OPC_MoveChild, 0,
/*15630*/           OPC_CheckSame, 0,
/*15632*/           OPC_MoveParent,
/*15633*/           OPC_RecordChild1, // #2 = $Vn
/*15634*/           OPC_MoveParent,
/*15635*/           OPC_CheckType, MVT::v4i32,
/*15637*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15639*/           OPC_EmitInteger, MVT::i32, 14, 
/*15642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15657*/         0, /*End of Scope*/
/*15658*/       /*Scope*/ 93, /*->15752*/
/*15659*/         OPC_MoveChild, 0,
/*15661*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15664*/         OPC_MoveChild, 0,
/*15666*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15669*/         OPC_MoveChild, 0,
/*15671*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15674*/         OPC_MoveParent,
/*15675*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15677*/         OPC_CheckType, MVT::v16i8,
/*15679*/         OPC_MoveParent,
/*15680*/         OPC_MoveParent,
/*15681*/         OPC_RecordChild1, // #0 = $Vd
/*15682*/         OPC_MoveParent,
/*15683*/         OPC_RecordChild1, // #1 = $Vm
/*15684*/         OPC_MoveParent,
/*15685*/         OPC_MoveChild, 1,
/*15687*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15690*/         OPC_Scope, 29, /*->15721*/ // 2 children in Scope
/*15692*/           OPC_RecordChild0, // #2 = $Vn
/*15693*/           OPC_MoveChild, 1,
/*15695*/           OPC_CheckSame, 0,
/*15697*/           OPC_MoveParent,
/*15698*/           OPC_MoveParent,
/*15699*/           OPC_CheckType, MVT::v4i32,
/*15701*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15703*/           OPC_EmitInteger, MVT::i32, 14, 
/*15706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15709*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15721*/         /*Scope*/ 29, /*->15751*/
/*15722*/           OPC_MoveChild, 0,
/*15724*/           OPC_CheckSame, 0,
/*15726*/           OPC_MoveParent,
/*15727*/           OPC_RecordChild1, // #2 = $Vn
/*15728*/           OPC_MoveParent,
/*15729*/           OPC_CheckType, MVT::v4i32,
/*15731*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15733*/           OPC_EmitInteger, MVT::i32, 14, 
/*15736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15751*/         0, /*End of Scope*/
/*15752*/       0, /*End of Scope*/
/*15753*/     /*Scope*/ 90|128,4/*602*/, /*->16357*/
/*15755*/       OPC_RecordChild0, // #0 = $Vn
/*15756*/       OPC_Scope, 18|128,3/*402*/, /*->16161*/ // 2 children in Scope
/*15759*/         OPC_RecordChild1, // #1 = $Vd
/*15760*/         OPC_MoveParent,
/*15761*/         OPC_MoveChild, 1,
/*15763*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15766*/         OPC_Scope, 57, /*->15825*/ // 4 children in Scope
/*15768*/           OPC_RecordChild0, // #2 = $Vm
/*15769*/           OPC_MoveChild, 1,
/*15771*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15774*/           OPC_MoveChild, 0,
/*15776*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15779*/           OPC_MoveChild, 0,
/*15781*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15784*/           OPC_MoveChild, 0,
/*15786*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15789*/           OPC_MoveParent,
/*15790*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15792*/           OPC_CheckType, MVT::v16i8,
/*15794*/           OPC_MoveParent,
/*15795*/           OPC_MoveParent,
/*15796*/           OPC_MoveChild, 1,
/*15798*/           OPC_CheckSame, 1,
/*15800*/           OPC_MoveParent,
/*15801*/           OPC_MoveParent,
/*15802*/           OPC_MoveParent,
/*15803*/           OPC_CheckType, MVT::v2i64,
/*15805*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15807*/           OPC_EmitInteger, MVT::i32, 14, 
/*15810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15813*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15825*/         /*Scope*/ 111, /*->15937*/
/*15826*/           OPC_MoveChild, 0,
/*15828*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15831*/           OPC_MoveChild, 0,
/*15833*/           OPC_Scope, 50, /*->15885*/ // 2 children in Scope
/*15835*/             OPC_CheckSame, 1,
/*15837*/             OPC_MoveParent,
/*15838*/             OPC_MoveChild, 1,
/*15840*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15843*/             OPC_MoveChild, 0,
/*15845*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15848*/             OPC_MoveChild, 0,
/*15850*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15853*/             OPC_MoveParent,
/*15854*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15856*/             OPC_CheckType, MVT::v16i8,
/*15858*/             OPC_MoveParent,
/*15859*/             OPC_MoveParent,
/*15860*/             OPC_MoveParent,
/*15861*/             OPC_RecordChild1, // #2 = $Vm
/*15862*/             OPC_MoveParent,
/*15863*/             OPC_CheckType, MVT::v2i64,
/*15865*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15867*/             OPC_EmitInteger, MVT::i32, 14, 
/*15870*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15873*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15885*/           /*Scope*/ 50, /*->15936*/
/*15886*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15889*/             OPC_MoveChild, 0,
/*15891*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15894*/             OPC_MoveChild, 0,
/*15896*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15899*/             OPC_MoveParent,
/*15900*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15902*/             OPC_CheckType, MVT::v16i8,
/*15904*/             OPC_MoveParent,
/*15905*/             OPC_MoveParent,
/*15906*/             OPC_MoveChild, 1,
/*15908*/             OPC_CheckSame, 1,
/*15910*/             OPC_MoveParent,
/*15911*/             OPC_MoveParent,
/*15912*/             OPC_RecordChild1, // #2 = $Vm
/*15913*/             OPC_MoveParent,
/*15914*/             OPC_CheckType, MVT::v2i64,
/*15916*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15918*/             OPC_EmitInteger, MVT::i32, 14, 
/*15921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15924*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15936*/           0, /*End of Scope*/
/*15937*/         /*Scope*/ 110, /*->16048*/
/*15938*/           OPC_RecordChild0, // #2 = $Vm
/*15939*/           OPC_MoveChild, 1,
/*15941*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15944*/           OPC_MoveChild, 0,
/*15946*/           OPC_Scope, 49, /*->15997*/ // 2 children in Scope
/*15948*/             OPC_CheckSame, 0,
/*15950*/             OPC_MoveParent,
/*15951*/             OPC_MoveChild, 1,
/*15953*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15956*/             OPC_MoveChild, 0,
/*15958*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15961*/             OPC_MoveChild, 0,
/*15963*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15966*/             OPC_MoveParent,
/*15967*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15969*/             OPC_CheckType, MVT::v16i8,
/*15971*/             OPC_MoveParent,
/*15972*/             OPC_MoveParent,
/*15973*/             OPC_MoveParent,
/*15974*/             OPC_MoveParent,
/*15975*/             OPC_CheckType, MVT::v2i64,
/*15977*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15979*/             OPC_EmitInteger, MVT::i32, 14, 
/*15982*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15985*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15997*/           /*Scope*/ 49, /*->16047*/
/*15998*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16001*/             OPC_MoveChild, 0,
/*16003*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16006*/             OPC_MoveChild, 0,
/*16008*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16011*/             OPC_MoveParent,
/*16012*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16014*/             OPC_CheckType, MVT::v16i8,
/*16016*/             OPC_MoveParent,
/*16017*/             OPC_MoveParent,
/*16018*/             OPC_MoveChild, 1,
/*16020*/             OPC_CheckSame, 0,
/*16022*/             OPC_MoveParent,
/*16023*/             OPC_MoveParent,
/*16024*/             OPC_MoveParent,
/*16025*/             OPC_CheckType, MVT::v2i64,
/*16027*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16029*/             OPC_EmitInteger, MVT::i32, 14, 
/*16032*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16035*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16047*/           0, /*End of Scope*/
/*16048*/         /*Scope*/ 111, /*->16160*/
/*16049*/           OPC_MoveChild, 0,
/*16051*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16054*/           OPC_MoveChild, 0,
/*16056*/           OPC_Scope, 50, /*->16108*/ // 2 children in Scope
/*16058*/             OPC_CheckSame, 0,
/*16060*/             OPC_MoveParent,
/*16061*/             OPC_MoveChild, 1,
/*16063*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16066*/             OPC_MoveChild, 0,
/*16068*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16071*/             OPC_MoveChild, 0,
/*16073*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16076*/             OPC_MoveParent,
/*16077*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16079*/             OPC_CheckType, MVT::v16i8,
/*16081*/             OPC_MoveParent,
/*16082*/             OPC_MoveParent,
/*16083*/             OPC_MoveParent,
/*16084*/             OPC_RecordChild1, // #2 = $Vm
/*16085*/             OPC_MoveParent,
/*16086*/             OPC_CheckType, MVT::v2i64,
/*16088*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16090*/             OPC_EmitInteger, MVT::i32, 14, 
/*16093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16096*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16108*/           /*Scope*/ 50, /*->16159*/
/*16109*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16112*/             OPC_MoveChild, 0,
/*16114*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16117*/             OPC_MoveChild, 0,
/*16119*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16122*/             OPC_MoveParent,
/*16123*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16125*/             OPC_CheckType, MVT::v16i8,
/*16127*/             OPC_MoveParent,
/*16128*/             OPC_MoveParent,
/*16129*/             OPC_MoveChild, 1,
/*16131*/             OPC_CheckSame, 0,
/*16133*/             OPC_MoveParent,
/*16134*/             OPC_MoveParent,
/*16135*/             OPC_RecordChild1, // #2 = $Vm
/*16136*/             OPC_MoveParent,
/*16137*/             OPC_CheckType, MVT::v2i64,
/*16139*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16141*/             OPC_EmitInteger, MVT::i32, 14, 
/*16144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16159*/           0, /*End of Scope*/
/*16160*/         0, /*End of Scope*/
/*16161*/       /*Scope*/ 65|128,1/*193*/, /*->16356*/
/*16163*/         OPC_MoveChild, 1,
/*16165*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16168*/         OPC_Scope, 92, /*->16262*/ // 2 children in Scope
/*16170*/           OPC_RecordChild0, // #1 = $Vd
/*16171*/           OPC_MoveChild, 1,
/*16173*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16176*/           OPC_MoveChild, 0,
/*16178*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16181*/           OPC_MoveChild, 0,
/*16183*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16186*/           OPC_MoveParent,
/*16187*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16189*/           OPC_CheckType, MVT::v16i8,
/*16191*/           OPC_MoveParent,
/*16192*/           OPC_MoveParent,
/*16193*/           OPC_MoveParent,
/*16194*/           OPC_MoveParent,
/*16195*/           OPC_MoveChild, 1,
/*16197*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16200*/           OPC_Scope, 29, /*->16231*/ // 2 children in Scope
/*16202*/             OPC_RecordChild0, // #2 = $Vn
/*16203*/             OPC_MoveChild, 1,
/*16205*/             OPC_CheckSame, 1,
/*16207*/             OPC_MoveParent,
/*16208*/             OPC_MoveParent,
/*16209*/             OPC_CheckType, MVT::v2i64,
/*16211*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16213*/             OPC_EmitInteger, MVT::i32, 14, 
/*16216*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16219*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16231*/           /*Scope*/ 29, /*->16261*/
/*16232*/             OPC_MoveChild, 0,
/*16234*/             OPC_CheckSame, 1,
/*16236*/             OPC_MoveParent,
/*16237*/             OPC_RecordChild1, // #2 = $Vn
/*16238*/             OPC_MoveParent,
/*16239*/             OPC_CheckType, MVT::v2i64,
/*16241*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16243*/             OPC_EmitInteger, MVT::i32, 14, 
/*16246*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16249*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16261*/           0, /*End of Scope*/
/*16262*/         /*Scope*/ 92, /*->16355*/
/*16263*/           OPC_MoveChild, 0,
/*16265*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16268*/           OPC_MoveChild, 0,
/*16270*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16273*/           OPC_MoveChild, 0,
/*16275*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16278*/           OPC_MoveParent,
/*16279*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16281*/           OPC_CheckType, MVT::v16i8,
/*16283*/           OPC_MoveParent,
/*16284*/           OPC_MoveParent,
/*16285*/           OPC_RecordChild1, // #1 = $Vd
/*16286*/           OPC_MoveParent,
/*16287*/           OPC_MoveParent,
/*16288*/           OPC_MoveChild, 1,
/*16290*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16293*/           OPC_Scope, 29, /*->16324*/ // 2 children in Scope
/*16295*/             OPC_RecordChild0, // #2 = $Vn
/*16296*/             OPC_MoveChild, 1,
/*16298*/             OPC_CheckSame, 1,
/*16300*/             OPC_MoveParent,
/*16301*/             OPC_MoveParent,
/*16302*/             OPC_CheckType, MVT::v2i64,
/*16304*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16306*/             OPC_EmitInteger, MVT::i32, 14, 
/*16309*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16312*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16324*/           /*Scope*/ 29, /*->16354*/
/*16325*/             OPC_MoveChild, 0,
/*16327*/             OPC_CheckSame, 1,
/*16329*/             OPC_MoveParent,
/*16330*/             OPC_RecordChild1, // #2 = $Vn
/*16331*/             OPC_MoveParent,
/*16332*/             OPC_CheckType, MVT::v2i64,
/*16334*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16336*/             OPC_EmitInteger, MVT::i32, 14, 
/*16339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16354*/           0, /*End of Scope*/
/*16355*/         0, /*End of Scope*/
/*16356*/       0, /*End of Scope*/
/*16357*/     /*Scope*/ 67|128,1/*195*/, /*->16554*/
/*16359*/       OPC_MoveChild, 0,
/*16361*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16364*/       OPC_Scope, 93, /*->16459*/ // 2 children in Scope
/*16366*/         OPC_RecordChild0, // #0 = $Vd
/*16367*/         OPC_MoveChild, 1,
/*16369*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16372*/         OPC_MoveChild, 0,
/*16374*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16377*/         OPC_MoveChild, 0,
/*16379*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16382*/         OPC_MoveParent,
/*16383*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16385*/         OPC_CheckType, MVT::v16i8,
/*16387*/         OPC_MoveParent,
/*16388*/         OPC_MoveParent,
/*16389*/         OPC_MoveParent,
/*16390*/         OPC_RecordChild1, // #1 = $Vm
/*16391*/         OPC_MoveParent,
/*16392*/         OPC_MoveChild, 1,
/*16394*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16397*/         OPC_Scope, 29, /*->16428*/ // 2 children in Scope
/*16399*/           OPC_RecordChild0, // #2 = $Vn
/*16400*/           OPC_MoveChild, 1,
/*16402*/           OPC_CheckSame, 0,
/*16404*/           OPC_MoveParent,
/*16405*/           OPC_MoveParent,
/*16406*/           OPC_CheckType, MVT::v2i64,
/*16408*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16410*/           OPC_EmitInteger, MVT::i32, 14, 
/*16413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16428*/         /*Scope*/ 29, /*->16458*/
/*16429*/           OPC_MoveChild, 0,
/*16431*/           OPC_CheckSame, 0,
/*16433*/           OPC_MoveParent,
/*16434*/           OPC_RecordChild1, // #2 = $Vn
/*16435*/           OPC_MoveParent,
/*16436*/           OPC_CheckType, MVT::v2i64,
/*16438*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16440*/           OPC_EmitInteger, MVT::i32, 14, 
/*16443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16446*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16458*/         0, /*End of Scope*/
/*16459*/       /*Scope*/ 93, /*->16553*/
/*16460*/         OPC_MoveChild, 0,
/*16462*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16465*/         OPC_MoveChild, 0,
/*16467*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16470*/         OPC_MoveChild, 0,
/*16472*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16475*/         OPC_MoveParent,
/*16476*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16478*/         OPC_CheckType, MVT::v16i8,
/*16480*/         OPC_MoveParent,
/*16481*/         OPC_MoveParent,
/*16482*/         OPC_RecordChild1, // #0 = $Vd
/*16483*/         OPC_MoveParent,
/*16484*/         OPC_RecordChild1, // #1 = $Vm
/*16485*/         OPC_MoveParent,
/*16486*/         OPC_MoveChild, 1,
/*16488*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16491*/         OPC_Scope, 29, /*->16522*/ // 2 children in Scope
/*16493*/           OPC_RecordChild0, // #2 = $Vn
/*16494*/           OPC_MoveChild, 1,
/*16496*/           OPC_CheckSame, 0,
/*16498*/           OPC_MoveParent,
/*16499*/           OPC_MoveParent,
/*16500*/           OPC_CheckType, MVT::v2i64,
/*16502*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16504*/           OPC_EmitInteger, MVT::i32, 14, 
/*16507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16510*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16522*/         /*Scope*/ 29, /*->16552*/
/*16523*/           OPC_MoveChild, 0,
/*16525*/           OPC_CheckSame, 0,
/*16527*/           OPC_MoveParent,
/*16528*/           OPC_RecordChild1, // #2 = $Vn
/*16529*/           OPC_MoveParent,
/*16530*/           OPC_CheckType, MVT::v2i64,
/*16532*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16534*/           OPC_EmitInteger, MVT::i32, 14, 
/*16537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16540*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16552*/         0, /*End of Scope*/
/*16553*/       0, /*End of Scope*/
/*16554*/     0, /*End of Scope*/
/*16555*/   /*Scope*/ 0|128,1/*128*/, /*->16685*/
/*16557*/     OPC_RecordChild0, // #0 = $Vn
/*16558*/     OPC_MoveChild, 1,
/*16560*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16563*/     OPC_Scope, 73, /*->16638*/ // 2 children in Scope
/*16565*/       OPC_RecordChild0, // #1 = $Vm
/*16566*/       OPC_MoveChild, 1,
/*16568*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16571*/       OPC_MoveChild, 0,
/*16573*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16576*/       OPC_MoveChild, 0,
/*16578*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16581*/       OPC_MoveParent,
/*16582*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16584*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->16611
/*16587*/         OPC_MoveParent,
/*16588*/         OPC_MoveParent,
/*16589*/         OPC_MoveParent,
/*16590*/         OPC_CheckType, MVT::v2i32,
/*16592*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16594*/         OPC_EmitInteger, MVT::i32, 14, 
/*16597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->16637
/*16613*/         OPC_MoveParent,
/*16614*/         OPC_MoveParent,
/*16615*/         OPC_MoveParent,
/*16616*/         OPC_CheckType, MVT::v4i32,
/*16618*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16620*/         OPC_EmitInteger, MVT::i32, 14, 
/*16623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*16638*/     /*Scope*/ 45, /*->16684*/
/*16639*/       OPC_MoveChild, 0,
/*16641*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16644*/       OPC_MoveChild, 0,
/*16646*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16649*/       OPC_MoveChild, 0,
/*16651*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16654*/       OPC_MoveParent,
/*16655*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16657*/       OPC_CheckType, MVT::v8i8,
/*16659*/       OPC_MoveParent,
/*16660*/       OPC_MoveParent,
/*16661*/       OPC_RecordChild1, // #1 = $Vm
/*16662*/       OPC_MoveParent,
/*16663*/       OPC_CheckType, MVT::v2i32,
/*16665*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16667*/       OPC_EmitInteger, MVT::i32, 14, 
/*16670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16684*/     0, /*End of Scope*/
/*16685*/   /*Scope*/ 101, /*->16787*/
/*16686*/     OPC_MoveChild, 0,
/*16688*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16691*/     OPC_Scope, 46, /*->16739*/ // 2 children in Scope
/*16693*/       OPC_RecordChild0, // #0 = $Vm
/*16694*/       OPC_MoveChild, 1,
/*16696*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16699*/       OPC_MoveChild, 0,
/*16701*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16704*/       OPC_MoveChild, 0,
/*16706*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16709*/       OPC_MoveParent,
/*16710*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16712*/       OPC_CheckType, MVT::v8i8,
/*16714*/       OPC_MoveParent,
/*16715*/       OPC_MoveParent,
/*16716*/       OPC_MoveParent,
/*16717*/       OPC_RecordChild1, // #1 = $Vn
/*16718*/       OPC_CheckType, MVT::v2i32,
/*16720*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16722*/       OPC_EmitInteger, MVT::i32, 14, 
/*16725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16739*/     /*Scope*/ 46, /*->16786*/
/*16740*/       OPC_MoveChild, 0,
/*16742*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16745*/       OPC_MoveChild, 0,
/*16747*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16750*/       OPC_MoveChild, 0,
/*16752*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16755*/       OPC_MoveParent,
/*16756*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16758*/       OPC_CheckType, MVT::v8i8,
/*16760*/       OPC_MoveParent,
/*16761*/       OPC_MoveParent,
/*16762*/       OPC_RecordChild1, // #0 = $Vm
/*16763*/       OPC_MoveParent,
/*16764*/       OPC_RecordChild1, // #1 = $Vn
/*16765*/       OPC_CheckType, MVT::v2i32,
/*16767*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16769*/       OPC_EmitInteger, MVT::i32, 14, 
/*16772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16786*/     0, /*End of Scope*/
/*16787*/   /*Scope*/ 51, /*->16839*/
/*16788*/     OPC_RecordChild0, // #0 = $Vn
/*16789*/     OPC_MoveChild, 1,
/*16791*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16794*/     OPC_MoveChild, 0,
/*16796*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16799*/     OPC_MoveChild, 0,
/*16801*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16804*/     OPC_MoveChild, 0,
/*16806*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16809*/     OPC_MoveParent,
/*16810*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16812*/     OPC_CheckType, MVT::v16i8,
/*16814*/     OPC_MoveParent,
/*16815*/     OPC_MoveParent,
/*16816*/     OPC_RecordChild1, // #1 = $Vm
/*16817*/     OPC_MoveParent,
/*16818*/     OPC_CheckType, MVT::v4i32,
/*16820*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16822*/     OPC_EmitInteger, MVT::i32, 14, 
/*16825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16839*/   /*Scope*/ 101, /*->16941*/
/*16840*/     OPC_MoveChild, 0,
/*16842*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16845*/     OPC_Scope, 46, /*->16893*/ // 2 children in Scope
/*16847*/       OPC_RecordChild0, // #0 = $Vm
/*16848*/       OPC_MoveChild, 1,
/*16850*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16853*/       OPC_MoveChild, 0,
/*16855*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16858*/       OPC_MoveChild, 0,
/*16860*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16863*/       OPC_MoveParent,
/*16864*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16866*/       OPC_CheckType, MVT::v16i8,
/*16868*/       OPC_MoveParent,
/*16869*/       OPC_MoveParent,
/*16870*/       OPC_MoveParent,
/*16871*/       OPC_RecordChild1, // #1 = $Vn
/*16872*/       OPC_CheckType, MVT::v4i32,
/*16874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16876*/       OPC_EmitInteger, MVT::i32, 14, 
/*16879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16893*/     /*Scope*/ 46, /*->16940*/
/*16894*/       OPC_MoveChild, 0,
/*16896*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16899*/       OPC_MoveChild, 0,
/*16901*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16904*/       OPC_MoveChild, 0,
/*16906*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16909*/       OPC_MoveParent,
/*16910*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16912*/       OPC_CheckType, MVT::v16i8,
/*16914*/       OPC_MoveParent,
/*16915*/       OPC_MoveParent,
/*16916*/       OPC_RecordChild1, // #0 = $Vm
/*16917*/       OPC_MoveParent,
/*16918*/       OPC_RecordChild1, // #1 = $Vn
/*16919*/       OPC_CheckType, MVT::v4i32,
/*16921*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16923*/       OPC_EmitInteger, MVT::i32, 14, 
/*16926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16940*/     0, /*End of Scope*/
/*16941*/   /*Scope*/ 46, /*->16988*/
/*16942*/     OPC_RecordChild0, // #0 = $Vn
/*16943*/     OPC_RecordChild1, // #1 = $Vm
/*16944*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->16966
/*16947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16949*/       OPC_EmitInteger, MVT::i32, 14, 
/*16952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->16987
/*16968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16970*/       OPC_EmitInteger, MVT::i32, 14, 
/*16973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*16988*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,9/*1260*/,  TARGET_VAL(ISD::MUL),// ->18253
/*16993*/   OPC_Scope, 95|128,2/*351*/, /*->17347*/ // 8 children in Scope
/*16996*/     OPC_MoveChild, 0,
/*16998*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->17280
/*17003*/       OPC_Scope, 104, /*->17109*/ // 2 children in Scope
/*17005*/         OPC_MoveChild, 0,
/*17007*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17010*/         OPC_RecordChild0, // #0 = $a
/*17011*/         OPC_MoveChild, 1,
/*17013*/         OPC_CheckInteger, 16, 
/*17015*/         OPC_CheckType, MVT::i32,
/*17017*/         OPC_MoveParent,
/*17018*/         OPC_MoveParent,
/*17019*/         OPC_MoveChild, 1,
/*17021*/         OPC_CheckInteger, 16, 
/*17023*/         OPC_CheckType, MVT::i32,
/*17025*/         OPC_MoveParent,
/*17026*/         OPC_MoveParent,
/*17027*/         OPC_MoveChild, 1,
/*17029*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17032*/         OPC_Scope, 43, /*->17077*/ // 2 children in Scope
/*17034*/           OPC_MoveChild, 0,
/*17036*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17039*/           OPC_RecordChild0, // #1 = $b
/*17040*/           OPC_MoveChild, 1,
/*17042*/           OPC_CheckInteger, 16, 
/*17044*/           OPC_CheckType, MVT::i32,
/*17046*/           OPC_MoveParent,
/*17047*/           OPC_MoveParent,
/*17048*/           OPC_MoveChild, 1,
/*17050*/           OPC_CheckInteger, 16, 
/*17052*/           OPC_CheckType, MVT::i32,
/*17054*/           OPC_MoveParent,
/*17055*/           OPC_MoveParent,
/*17056*/           OPC_CheckType, MVT::i32,
/*17058*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17060*/           OPC_EmitInteger, MVT::i32, 14, 
/*17063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17077*/         /*Scope*/ 30, /*->17108*/
/*17078*/           OPC_RecordChild0, // #1 = $b
/*17079*/           OPC_MoveChild, 1,
/*17081*/           OPC_CheckInteger, 16, 
/*17083*/           OPC_CheckType, MVT::i32,
/*17085*/           OPC_MoveParent,
/*17086*/           OPC_MoveParent,
/*17087*/           OPC_CheckType, MVT::i32,
/*17089*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17091*/           OPC_EmitInteger, MVT::i32, 14, 
/*17094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17097*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17108*/         0, /*End of Scope*/
/*17109*/       /*Scope*/ 40|128,1/*168*/, /*->17279*/
/*17111*/         OPC_RecordChild0, // #0 = $a
/*17112*/         OPC_MoveChild, 1,
/*17114*/         OPC_CheckInteger, 16, 
/*17116*/         OPC_CheckType, MVT::i32,
/*17118*/         OPC_MoveParent,
/*17119*/         OPC_MoveParent,
/*17120*/         OPC_MoveChild, 1,
/*17122*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->17226
/*17126*/           OPC_Scope, 43, /*->17171*/ // 2 children in Scope
/*17128*/             OPC_MoveChild, 0,
/*17130*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17133*/             OPC_RecordChild0, // #1 = $b
/*17134*/             OPC_MoveChild, 1,
/*17136*/             OPC_CheckInteger, 16, 
/*17138*/             OPC_CheckType, MVT::i32,
/*17140*/             OPC_MoveParent,
/*17141*/             OPC_MoveParent,
/*17142*/             OPC_MoveChild, 1,
/*17144*/             OPC_CheckInteger, 16, 
/*17146*/             OPC_CheckType, MVT::i32,
/*17148*/             OPC_MoveParent,
/*17149*/             OPC_MoveParent,
/*17150*/             OPC_CheckType, MVT::i32,
/*17152*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17154*/             OPC_EmitInteger, MVT::i32, 14, 
/*17157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17171*/           /*Scope*/ 53, /*->17225*/
/*17172*/             OPC_RecordChild0, // #1 = $Rm
/*17173*/             OPC_MoveChild, 1,
/*17175*/             OPC_CheckInteger, 16, 
/*17177*/             OPC_CheckType, MVT::i32,
/*17179*/             OPC_MoveParent,
/*17180*/             OPC_MoveParent,
/*17181*/             OPC_CheckType, MVT::i32,
/*17183*/             OPC_Scope, 19, /*->17204*/ // 2 children in Scope
/*17185*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17187*/               OPC_EmitInteger, MVT::i32, 14, 
/*17190*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17193*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17204*/             /*Scope*/ 19, /*->17224*/
/*17205*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17207*/               OPC_EmitInteger, MVT::i32, 14, 
/*17210*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17213*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17224*/             0, /*End of Scope*/
/*17225*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17278
/*17229*/           OPC_RecordChild0, // #1 = $Rm
/*17230*/           OPC_MoveChild, 1,
/*17232*/           OPC_CheckValueType, MVT::i16,
/*17234*/           OPC_MoveParent,
/*17235*/           OPC_MoveParent,
/*17236*/           OPC_Scope, 19, /*->17257*/ // 2 children in Scope
/*17238*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17240*/             OPC_EmitInteger, MVT::i32, 14, 
/*17243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17257*/           /*Scope*/ 19, /*->17277*/
/*17258*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17260*/             OPC_EmitInteger, MVT::i32, 14, 
/*17263*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17266*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17277*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*17279*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17346
/*17283*/       OPC_RecordChild0, // #0 = $Rn
/*17284*/       OPC_MoveChild, 1,
/*17286*/       OPC_CheckValueType, MVT::i16,
/*17288*/       OPC_MoveParent,
/*17289*/       OPC_MoveParent,
/*17290*/       OPC_MoveChild, 1,
/*17292*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17295*/       OPC_RecordChild0, // #1 = $Rm
/*17296*/       OPC_MoveChild, 1,
/*17298*/       OPC_CheckInteger, 16, 
/*17300*/       OPC_CheckType, MVT::i32,
/*17302*/       OPC_MoveParent,
/*17303*/       OPC_MoveParent,
/*17304*/       OPC_Scope, 19, /*->17325*/ // 2 children in Scope
/*17306*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17308*/         OPC_EmitInteger, MVT::i32, 14, 
/*17311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17325*/       /*Scope*/ 19, /*->17345*/
/*17326*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17328*/         OPC_EmitInteger, MVT::i32, 14, 
/*17331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17345*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17347*/   /*Scope*/ 41, /*->17389*/
/*17348*/     OPC_RecordChild0, // #0 = $a
/*17349*/     OPC_MoveChild, 0,
/*17351*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17353*/     OPC_MoveParent,
/*17354*/     OPC_MoveChild, 1,
/*17356*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17359*/     OPC_RecordChild0, // #1 = $b
/*17360*/     OPC_MoveChild, 1,
/*17362*/     OPC_CheckInteger, 16, 
/*17364*/     OPC_CheckType, MVT::i32,
/*17366*/     OPC_MoveParent,
/*17367*/     OPC_MoveParent,
/*17368*/     OPC_CheckType, MVT::i32,
/*17370*/     OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17372*/     OPC_EmitInteger, MVT::i32, 14, 
/*17375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17389*/   /*Scope*/ 107, /*->17497*/
/*17390*/     OPC_MoveChild, 0,
/*17392*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->17432
/*17396*/       OPC_RecordChild0, // #0 = $a
/*17397*/       OPC_MoveChild, 1,
/*17399*/       OPC_CheckInteger, 16, 
/*17401*/       OPC_CheckType, MVT::i32,
/*17403*/       OPC_MoveParent,
/*17404*/       OPC_MoveParent,
/*17405*/       OPC_RecordChild1, // #1 = $b
/*17406*/       OPC_MoveChild, 1,
/*17408*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17410*/       OPC_MoveParent,
/*17411*/       OPC_CheckType, MVT::i32,
/*17413*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17415*/       OPC_EmitInteger, MVT::i32, 14, 
/*17418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17496
/*17435*/       OPC_RecordChild0, // #0 = $Rn
/*17436*/       OPC_MoveChild, 1,
/*17438*/       OPC_CheckValueType, MVT::i16,
/*17440*/       OPC_MoveParent,
/*17441*/       OPC_MoveParent,
/*17442*/       OPC_MoveChild, 1,
/*17444*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17447*/       OPC_RecordChild0, // #1 = $Rm
/*17448*/       OPC_MoveChild, 1,
/*17450*/       OPC_CheckValueType, MVT::i16,
/*17452*/       OPC_MoveParent,
/*17453*/       OPC_MoveParent,
/*17454*/       OPC_Scope, 19, /*->17475*/ // 2 children in Scope
/*17456*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17458*/         OPC_EmitInteger, MVT::i32, 14, 
/*17461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17475*/       /*Scope*/ 19, /*->17495*/
/*17476*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17478*/         OPC_EmitInteger, MVT::i32, 14, 
/*17481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17495*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17497*/   /*Scope*/ 10|128,2/*266*/, /*->17765*/
/*17499*/     OPC_RecordChild0, // #0 = $a
/*17500*/     OPC_Scope, 32, /*->17534*/ // 3 children in Scope
/*17502*/       OPC_MoveChild, 0,
/*17504*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17506*/       OPC_MoveParent,
/*17507*/       OPC_RecordChild1, // #1 = $b
/*17508*/       OPC_MoveChild, 1,
/*17510*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17512*/       OPC_MoveParent,
/*17513*/       OPC_CheckType, MVT::i32,
/*17515*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17517*/       OPC_EmitInteger, MVT::i32, 14, 
/*17520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17534*/     /*Scope*/ 97, /*->17632*/
/*17535*/       OPC_RecordChild1, // #1 = $Rm
/*17536*/       OPC_CheckType, MVT::i32,
/*17538*/       OPC_Scope, 23, /*->17563*/ // 4 children in Scope
/*17540*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17542*/         OPC_EmitInteger, MVT::i32, 14, 
/*17545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17563*/       /*Scope*/ 23, /*->17587*/
/*17564*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*17566*/         OPC_EmitInteger, MVT::i32, 14, 
/*17569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17587*/       /*Scope*/ 23, /*->17611*/
/*17588*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17590*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17593*/         OPC_EmitInteger, MVT::i32, 14, 
/*17596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17611*/       /*Scope*/ 19, /*->17631*/
/*17612*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17614*/         OPC_EmitInteger, MVT::i32, 14, 
/*17617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17631*/       0, /*End of Scope*/
/*17632*/     /*Scope*/ 2|128,1/*130*/, /*->17764*/
/*17634*/       OPC_MoveChild, 1,
/*17636*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17639*/       OPC_RecordChild0, // #1 = $Vm
/*17640*/       OPC_Scope, 60, /*->17702*/ // 2 children in Scope
/*17642*/         OPC_CheckChild0Type, MVT::v4i16,
/*17644*/         OPC_RecordChild1, // #2 = $lane
/*17645*/         OPC_MoveChild, 1,
/*17647*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17650*/         OPC_MoveParent,
/*17651*/         OPC_MoveParent,
/*17652*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17677
/*17655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17657*/           OPC_EmitConvertToTarget, 2,
/*17659*/           OPC_EmitInteger, MVT::i32, 14, 
/*17662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->17701
/*17679*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17681*/           OPC_EmitConvertToTarget, 2,
/*17683*/           OPC_EmitInteger, MVT::i32, 14, 
/*17686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17689*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17702*/       /*Scope*/ 60, /*->17763*/
/*17703*/         OPC_CheckChild0Type, MVT::v2i32,
/*17705*/         OPC_RecordChild1, // #2 = $lane
/*17706*/         OPC_MoveChild, 1,
/*17708*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17711*/         OPC_MoveParent,
/*17712*/         OPC_MoveParent,
/*17713*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17738
/*17716*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17718*/           OPC_EmitConvertToTarget, 2,
/*17720*/           OPC_EmitInteger, MVT::i32, 14, 
/*17723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17726*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->17762
/*17740*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17742*/           OPC_EmitConvertToTarget, 2,
/*17744*/           OPC_EmitInteger, MVT::i32, 14, 
/*17747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17750*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17763*/       0, /*End of Scope*/
/*17764*/     0, /*End of Scope*/
/*17765*/   /*Scope*/ 4|128,1/*132*/, /*->17899*/
/*17767*/     OPC_MoveChild, 0,
/*17769*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17772*/     OPC_RecordChild0, // #0 = $Vm
/*17773*/     OPC_Scope, 61, /*->17836*/ // 2 children in Scope
/*17775*/       OPC_CheckChild0Type, MVT::v4i16,
/*17777*/       OPC_RecordChild1, // #1 = $lane
/*17778*/       OPC_MoveChild, 1,
/*17780*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17783*/       OPC_MoveParent,
/*17784*/       OPC_MoveParent,
/*17785*/       OPC_RecordChild1, // #2 = $Vn
/*17786*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17811
/*17789*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17791*/         OPC_EmitConvertToTarget, 1,
/*17793*/         OPC_EmitInteger, MVT::i32, 14, 
/*17796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17835
/*17813*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17815*/         OPC_EmitConvertToTarget, 1,
/*17817*/         OPC_EmitInteger, MVT::i32, 14, 
/*17820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17836*/     /*Scope*/ 61, /*->17898*/
/*17837*/       OPC_CheckChild0Type, MVT::v2i32,
/*17839*/       OPC_RecordChild1, // #1 = $lane
/*17840*/       OPC_MoveChild, 1,
/*17842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17845*/       OPC_MoveParent,
/*17846*/       OPC_MoveParent,
/*17847*/       OPC_RecordChild1, // #2 = $Vn
/*17848*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17873
/*17851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17853*/         OPC_EmitConvertToTarget, 1,
/*17855*/         OPC_EmitInteger, MVT::i32, 14, 
/*17858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->17897
/*17875*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17877*/         OPC_EmitConvertToTarget, 1,
/*17879*/         OPC_EmitInteger, MVT::i32, 14, 
/*17882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17898*/     0, /*End of Scope*/
/*17899*/   /*Scope*/ 109, /*->18009*/
/*17900*/     OPC_RecordChild0, // #0 = $src1
/*17901*/     OPC_MoveChild, 1,
/*17903*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17906*/     OPC_RecordChild0, // #1 = $src2
/*17907*/     OPC_Scope, 49, /*->17958*/ // 2 children in Scope
/*17909*/       OPC_CheckChild0Type, MVT::v8i16,
/*17911*/       OPC_RecordChild1, // #2 = $lane
/*17912*/       OPC_MoveChild, 1,
/*17914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17917*/       OPC_MoveParent,
/*17918*/       OPC_MoveParent,
/*17919*/       OPC_CheckType, MVT::v8i16,
/*17921*/       OPC_EmitConvertToTarget, 2,
/*17923*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*17926*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*17935*/       OPC_EmitConvertToTarget, 2,
/*17937*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*17940*/       OPC_EmitInteger, MVT::i32, 14, 
/*17943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17958*/     /*Scope*/ 49, /*->18008*/
/*17959*/       OPC_CheckChild0Type, MVT::v4i32,
/*17961*/       OPC_RecordChild1, // #2 = $lane
/*17962*/       OPC_MoveChild, 1,
/*17964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17967*/       OPC_MoveParent,
/*17968*/       OPC_MoveParent,
/*17969*/       OPC_CheckType, MVT::v4i32,
/*17971*/       OPC_EmitConvertToTarget, 2,
/*17973*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*17976*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*17985*/       OPC_EmitConvertToTarget, 2,
/*17987*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*17990*/       OPC_EmitInteger, MVT::i32, 14, 
/*17993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18008*/     0, /*End of Scope*/
/*18009*/   /*Scope*/ 110, /*->18120*/
/*18010*/     OPC_MoveChild, 0,
/*18012*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18015*/     OPC_RecordChild0, // #0 = $src2
/*18016*/     OPC_Scope, 50, /*->18068*/ // 2 children in Scope
/*18018*/       OPC_CheckChild0Type, MVT::v8i16,
/*18020*/       OPC_RecordChild1, // #1 = $lane
/*18021*/       OPC_MoveChild, 1,
/*18023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18026*/       OPC_MoveParent,
/*18027*/       OPC_MoveParent,
/*18028*/       OPC_RecordChild1, // #2 = $src1
/*18029*/       OPC_CheckType, MVT::v8i16,
/*18031*/       OPC_EmitConvertToTarget, 1,
/*18033*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*18036*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*18045*/       OPC_EmitConvertToTarget, 1,
/*18047*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*18050*/       OPC_EmitInteger, MVT::i32, 14, 
/*18053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18068*/     /*Scope*/ 50, /*->18119*/
/*18069*/       OPC_CheckChild0Type, MVT::v4i32,
/*18071*/       OPC_RecordChild1, // #1 = $lane
/*18072*/       OPC_MoveChild, 1,
/*18074*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18077*/       OPC_MoveParent,
/*18078*/       OPC_MoveParent,
/*18079*/       OPC_RecordChild1, // #2 = $src1
/*18080*/       OPC_CheckType, MVT::v4i32,
/*18082*/       OPC_EmitConvertToTarget, 1,
/*18084*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*18087*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*18096*/       OPC_EmitConvertToTarget, 1,
/*18098*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*18101*/       OPC_EmitInteger, MVT::i32, 14, 
/*18104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18119*/     0, /*End of Scope*/
/*18120*/   /*Scope*/ 2|128,1/*130*/, /*->18252*/
/*18122*/     OPC_RecordChild0, // #0 = $Vn
/*18123*/     OPC_RecordChild1, // #1 = $Vm
/*18124*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->18146
/*18127*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18129*/       OPC_EmitInteger, MVT::i32, 14, 
/*18132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->18167
/*18148*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18150*/       OPC_EmitInteger, MVT::i32, 14, 
/*18153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->18188
/*18169*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18171*/       OPC_EmitInteger, MVT::i32, 14, 
/*18174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->18209
/*18190*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18192*/       OPC_EmitInteger, MVT::i32, 14, 
/*18195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->18230
/*18211*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18213*/       OPC_EmitInteger, MVT::i32, 14, 
/*18216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->18251
/*18232*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18234*/       OPC_EmitInteger, MVT::i32, 14, 
/*18237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*18252*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,19/*2469*/,  TARGET_VAL(ISD::AND),// ->20726
/*18257*/   OPC_Scope, 69, /*->18328*/ // 30 children in Scope
/*18259*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18264*/     OPC_MoveChild, 0,
/*18266*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18269*/     OPC_RecordChild0, // #0 = $Src
/*18270*/     OPC_MoveChild, 1,
/*18272*/     OPC_CheckInteger, 8, 
/*18274*/     OPC_CheckType, MVT::i32,
/*18276*/     OPC_MoveParent,
/*18277*/     OPC_MoveParent,
/*18278*/     OPC_CheckType, MVT::i32,
/*18280*/     OPC_Scope, 22, /*->18304*/ // 2 children in Scope
/*18282*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18284*/       OPC_EmitInteger, MVT::i32, 1, 
/*18287*/       OPC_EmitInteger, MVT::i32, 14, 
/*18290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18304*/     /*Scope*/ 22, /*->18327*/
/*18305*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18307*/       OPC_EmitInteger, MVT::i32, 1, 
/*18310*/       OPC_EmitInteger, MVT::i32, 14, 
/*18313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18327*/     0, /*End of Scope*/
/*18328*/   /*Scope*/ 47, /*->18376*/
/*18329*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18332*/     OPC_MoveChild, 0,
/*18334*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18337*/     OPC_RecordChild0, // #0 = $Rm
/*18338*/     OPC_RecordChild1, // #1 = $rot
/*18339*/     OPC_MoveChild, 1,
/*18341*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18344*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18346*/     OPC_CheckType, MVT::i32,
/*18348*/     OPC_MoveParent,
/*18349*/     OPC_MoveParent,
/*18350*/     OPC_CheckType, MVT::i32,
/*18352*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18354*/     OPC_EmitConvertToTarget, 1,
/*18356*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18359*/     OPC_EmitInteger, MVT::i32, 14, 
/*18362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18376*/   /*Scope*/ 48, /*->18425*/
/*18377*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18381*/     OPC_MoveChild, 0,
/*18383*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18386*/     OPC_RecordChild0, // #0 = $Rm
/*18387*/     OPC_RecordChild1, // #1 = $rot
/*18388*/     OPC_MoveChild, 1,
/*18390*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18393*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18395*/     OPC_CheckType, MVT::i32,
/*18397*/     OPC_MoveParent,
/*18398*/     OPC_MoveParent,
/*18399*/     OPC_CheckType, MVT::i32,
/*18401*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18403*/     OPC_EmitConvertToTarget, 1,
/*18405*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18408*/     OPC_EmitInteger, MVT::i32, 14, 
/*18411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18425*/   /*Scope*/ 49, /*->18475*/
/*18426*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18431*/     OPC_MoveChild, 0,
/*18433*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18436*/     OPC_RecordChild0, // #0 = $Rm
/*18437*/     OPC_RecordChild1, // #1 = $rot
/*18438*/     OPC_MoveChild, 1,
/*18440*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18443*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18445*/     OPC_CheckType, MVT::i32,
/*18447*/     OPC_MoveParent,
/*18448*/     OPC_MoveParent,
/*18449*/     OPC_CheckType, MVT::i32,
/*18451*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18453*/     OPC_EmitConvertToTarget, 1,
/*18455*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18458*/     OPC_EmitInteger, MVT::i32, 14, 
/*18461*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18464*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18475*/   /*Scope*/ 47, /*->18523*/
/*18476*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18479*/     OPC_MoveChild, 0,
/*18481*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18484*/     OPC_RecordChild0, // #0 = $Rm
/*18485*/     OPC_RecordChild1, // #1 = $rot
/*18486*/     OPC_MoveChild, 1,
/*18488*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18491*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18493*/     OPC_CheckType, MVT::i32,
/*18495*/     OPC_MoveParent,
/*18496*/     OPC_MoveParent,
/*18497*/     OPC_CheckType, MVT::i32,
/*18499*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18501*/     OPC_EmitConvertToTarget, 1,
/*18503*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18506*/     OPC_EmitInteger, MVT::i32, 14, 
/*18509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18523*/   /*Scope*/ 48, /*->18572*/
/*18524*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18528*/     OPC_MoveChild, 0,
/*18530*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18533*/     OPC_RecordChild0, // #0 = $Rm
/*18534*/     OPC_RecordChild1, // #1 = $rot
/*18535*/     OPC_MoveChild, 1,
/*18537*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18540*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18542*/     OPC_CheckType, MVT::i32,
/*18544*/     OPC_MoveParent,
/*18545*/     OPC_MoveParent,
/*18546*/     OPC_CheckType, MVT::i32,
/*18548*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18550*/     OPC_EmitConvertToTarget, 1,
/*18552*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18555*/     OPC_EmitInteger, MVT::i32, 14, 
/*18558*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18572*/   /*Scope*/ 49, /*->18622*/
/*18573*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18578*/     OPC_MoveChild, 0,
/*18580*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18583*/     OPC_RecordChild0, // #0 = $Rm
/*18584*/     OPC_RecordChild1, // #1 = $rot
/*18585*/     OPC_MoveChild, 1,
/*18587*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18590*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18592*/     OPC_CheckType, MVT::i32,
/*18594*/     OPC_MoveParent,
/*18595*/     OPC_MoveParent,
/*18596*/     OPC_CheckType, MVT::i32,
/*18598*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18600*/     OPC_EmitConvertToTarget, 1,
/*18602*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18605*/     OPC_EmitInteger, MVT::i32, 14, 
/*18608*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18611*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18622*/   /*Scope*/ 28, /*->18651*/
/*18623*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18626*/     OPC_RecordChild0, // #0 = $Src
/*18627*/     OPC_CheckType, MVT::i32,
/*18629*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18631*/     OPC_EmitInteger, MVT::i32, 0, 
/*18634*/     OPC_EmitInteger, MVT::i32, 14, 
/*18637*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18640*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18651*/   /*Scope*/ 29, /*->18681*/
/*18652*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18656*/     OPC_RecordChild0, // #0 = $Src
/*18657*/     OPC_CheckType, MVT::i32,
/*18659*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18661*/     OPC_EmitInteger, MVT::i32, 0, 
/*18664*/     OPC_EmitInteger, MVT::i32, 14, 
/*18667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18670*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18681*/   /*Scope*/ 30, /*->18712*/
/*18682*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18687*/     OPC_RecordChild0, // #0 = $Src
/*18688*/     OPC_CheckType, MVT::i32,
/*18690*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18692*/     OPC_EmitInteger, MVT::i32, 0, 
/*18695*/     OPC_EmitInteger, MVT::i32, 14, 
/*18698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18712*/   /*Scope*/ 28, /*->18741*/
/*18713*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18716*/     OPC_RecordChild0, // #0 = $Rm
/*18717*/     OPC_CheckType, MVT::i32,
/*18719*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18721*/     OPC_EmitInteger, MVT::i32, 0, 
/*18724*/     OPC_EmitInteger, MVT::i32, 14, 
/*18727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18730*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18741*/   /*Scope*/ 29, /*->18771*/
/*18742*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18746*/     OPC_RecordChild0, // #0 = $Rm
/*18747*/     OPC_CheckType, MVT::i32,
/*18749*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18751*/     OPC_EmitInteger, MVT::i32, 0, 
/*18754*/     OPC_EmitInteger, MVT::i32, 14, 
/*18757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18771*/   /*Scope*/ 30, /*->18802*/
/*18772*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18777*/     OPC_RecordChild0, // #0 = $Rm
/*18778*/     OPC_CheckType, MVT::i32,
/*18780*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18782*/     OPC_EmitInteger, MVT::i32, 0, 
/*18785*/     OPC_EmitInteger, MVT::i32, 14, 
/*18788*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18791*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18802*/   /*Scope*/ 52, /*->18855*/
/*18803*/     OPC_RecordChild0, // #0 = $Rn
/*18804*/     OPC_MoveChild, 1,
/*18806*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18809*/     OPC_RecordChild0, // #1 = $shift
/*18810*/     OPC_MoveChild, 1,
/*18812*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18823*/     OPC_MoveParent,
/*18824*/     OPC_MoveParent,
/*18825*/     OPC_CheckType, MVT::i32,
/*18827*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18829*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18832*/     OPC_EmitInteger, MVT::i32, 14, 
/*18835*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18841*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18855*/   /*Scope*/ 52, /*->18908*/
/*18856*/     OPC_MoveChild, 0,
/*18858*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18861*/     OPC_RecordChild0, // #0 = $shift
/*18862*/     OPC_MoveChild, 1,
/*18864*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18875*/     OPC_MoveParent,
/*18876*/     OPC_MoveParent,
/*18877*/     OPC_RecordChild1, // #1 = $Rn
/*18878*/     OPC_CheckType, MVT::i32,
/*18880*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18882*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18885*/     OPC_EmitInteger, MVT::i32, 14, 
/*18888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18908*/   /*Scope*/ 82, /*->18991*/
/*18909*/     OPC_RecordChild0, // #0 = $Rn
/*18910*/     OPC_MoveChild, 1,
/*18912*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18915*/     OPC_RecordChild0, // #1 = $shift
/*18916*/     OPC_MoveChild, 1,
/*18918*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18929*/     OPC_MoveParent,
/*18930*/     OPC_MoveParent,
/*18931*/     OPC_CheckType, MVT::i32,
/*18933*/     OPC_Scope, 27, /*->18962*/ // 2 children in Scope
/*18935*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18937*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18940*/       OPC_EmitInteger, MVT::i32, 14, 
/*18943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18962*/     /*Scope*/ 27, /*->18990*/
/*18963*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18965*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18968*/       OPC_EmitInteger, MVT::i32, 14, 
/*18971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18990*/     0, /*End of Scope*/
/*18991*/   /*Scope*/ 82, /*->19074*/
/*18992*/     OPC_MoveChild, 0,
/*18994*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18997*/     OPC_RecordChild0, // #0 = $shift
/*18998*/     OPC_MoveChild, 1,
/*19000*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19011*/     OPC_MoveParent,
/*19012*/     OPC_MoveParent,
/*19013*/     OPC_RecordChild1, // #1 = $Rn
/*19014*/     OPC_CheckType, MVT::i32,
/*19016*/     OPC_Scope, 27, /*->19045*/ // 2 children in Scope
/*19018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19020*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19023*/       OPC_EmitInteger, MVT::i32, 14, 
/*19026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19045*/     /*Scope*/ 27, /*->19073*/
/*19046*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19048*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19051*/       OPC_EmitInteger, MVT::i32, 14, 
/*19054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19073*/     0, /*End of Scope*/
/*19074*/   /*Scope*/ 102|128,1/*230*/, /*->19306*/
/*19076*/     OPC_RecordChild0, // #0 = $Rn
/*19077*/     OPC_Scope, 31, /*->19110*/ // 4 children in Scope
/*19079*/       OPC_RecordChild1, // #1 = $shift
/*19080*/       OPC_CheckType, MVT::i32,
/*19082*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19084*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19087*/       OPC_EmitInteger, MVT::i32, 14, 
/*19090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19110*/     /*Scope*/ 105, /*->19216*/
/*19111*/       OPC_MoveChild, 1,
/*19113*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19116*/       OPC_RecordChild0, // #1 = $imm
/*19117*/       OPC_MoveChild, 0,
/*19119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19122*/       OPC_Scope, 45, /*->19169*/ // 2 children in Scope
/*19124*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19126*/         OPC_MoveParent,
/*19127*/         OPC_MoveChild, 1,
/*19129*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19140*/         OPC_MoveParent,
/*19141*/         OPC_MoveParent,
/*19142*/         OPC_CheckType, MVT::i32,
/*19144*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19146*/         OPC_EmitConvertToTarget, 1,
/*19148*/         OPC_EmitInteger, MVT::i32, 14, 
/*19151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19169*/       /*Scope*/ 45, /*->19215*/
/*19170*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19172*/         OPC_MoveParent,
/*19173*/         OPC_MoveChild, 1,
/*19175*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19186*/         OPC_MoveParent,
/*19187*/         OPC_MoveParent,
/*19188*/         OPC_CheckType, MVT::i32,
/*19190*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19192*/         OPC_EmitConvertToTarget, 1,
/*19194*/         OPC_EmitInteger, MVT::i32, 14, 
/*19197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19215*/       0, /*End of Scope*/
/*19216*/     /*Scope*/ 31, /*->19248*/
/*19217*/       OPC_RecordChild1, // #1 = $Rn
/*19218*/       OPC_CheckType, MVT::i32,
/*19220*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19222*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19225*/       OPC_EmitInteger, MVT::i32, 14, 
/*19228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19248*/     /*Scope*/ 56, /*->19305*/
/*19249*/       OPC_MoveChild, 1,
/*19251*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19254*/       OPC_MoveChild, 0,
/*19256*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19267*/       OPC_MoveParent,
/*19268*/       OPC_RecordChild1, // #1 = $imm
/*19269*/       OPC_MoveChild, 1,
/*19271*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19274*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19276*/       OPC_MoveParent,
/*19277*/       OPC_MoveParent,
/*19278*/       OPC_CheckType, MVT::i32,
/*19280*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19282*/       OPC_EmitConvertToTarget, 1,
/*19284*/       OPC_EmitInteger, MVT::i32, 14, 
/*19287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19305*/     0, /*End of Scope*/
/*19306*/   /*Scope*/ 113, /*->19420*/
/*19307*/     OPC_MoveChild, 0,
/*19309*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19312*/     OPC_Scope, 52, /*->19366*/ // 2 children in Scope
/*19314*/       OPC_RecordChild0, // #0 = $imm
/*19315*/       OPC_MoveChild, 0,
/*19317*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19320*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19322*/       OPC_MoveParent,
/*19323*/       OPC_MoveChild, 1,
/*19325*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19336*/       OPC_MoveParent,
/*19337*/       OPC_MoveParent,
/*19338*/       OPC_RecordChild1, // #1 = $Rn
/*19339*/       OPC_CheckType, MVT::i32,
/*19341*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19343*/       OPC_EmitConvertToTarget, 0,
/*19345*/       OPC_EmitInteger, MVT::i32, 14, 
/*19348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19366*/     /*Scope*/ 52, /*->19419*/
/*19367*/       OPC_MoveChild, 0,
/*19369*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19380*/       OPC_MoveParent,
/*19381*/       OPC_RecordChild1, // #0 = $imm
/*19382*/       OPC_MoveChild, 1,
/*19384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19387*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19389*/       OPC_MoveParent,
/*19390*/       OPC_MoveParent,
/*19391*/       OPC_RecordChild1, // #1 = $Rn
/*19392*/       OPC_CheckType, MVT::i32,
/*19394*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19396*/       OPC_EmitConvertToTarget, 0,
/*19398*/       OPC_EmitInteger, MVT::i32, 14, 
/*19401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19419*/     0, /*End of Scope*/
/*19420*/   /*Scope*/ 57, /*->19478*/
/*19421*/     OPC_RecordChild0, // #0 = $Rn
/*19422*/     OPC_MoveChild, 1,
/*19424*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19427*/     OPC_MoveChild, 0,
/*19429*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19440*/     OPC_MoveParent,
/*19441*/     OPC_RecordChild1, // #1 = $imm
/*19442*/     OPC_MoveChild, 1,
/*19444*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19447*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19449*/     OPC_MoveParent,
/*19450*/     OPC_MoveParent,
/*19451*/     OPC_CheckType, MVT::i32,
/*19453*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19455*/     OPC_EmitConvertToTarget, 1,
/*19457*/     OPC_EmitInteger, MVT::i32, 14, 
/*19460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19463*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19466*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19478*/   /*Scope*/ 113, /*->19592*/
/*19479*/     OPC_MoveChild, 0,
/*19481*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19484*/     OPC_Scope, 52, /*->19538*/ // 2 children in Scope
/*19486*/       OPC_RecordChild0, // #0 = $imm
/*19487*/       OPC_MoveChild, 0,
/*19489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19492*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19494*/       OPC_MoveParent,
/*19495*/       OPC_MoveChild, 1,
/*19497*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19508*/       OPC_MoveParent,
/*19509*/       OPC_MoveParent,
/*19510*/       OPC_RecordChild1, // #1 = $Rn
/*19511*/       OPC_CheckType, MVT::i32,
/*19513*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19515*/       OPC_EmitConvertToTarget, 0,
/*19517*/       OPC_EmitInteger, MVT::i32, 14, 
/*19520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19538*/     /*Scope*/ 52, /*->19591*/
/*19539*/       OPC_MoveChild, 0,
/*19541*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19552*/       OPC_MoveParent,
/*19553*/       OPC_RecordChild1, // #0 = $imm
/*19554*/       OPC_MoveChild, 1,
/*19556*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19559*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19561*/       OPC_MoveParent,
/*19562*/       OPC_MoveParent,
/*19563*/       OPC_RecordChild1, // #1 = $Rn
/*19564*/       OPC_CheckType, MVT::i32,
/*19566*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19568*/       OPC_EmitConvertToTarget, 0,
/*19570*/       OPC_EmitInteger, MVT::i32, 14, 
/*19573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19591*/     0, /*End of Scope*/
/*19592*/   /*Scope*/ 91|128,1/*219*/, /*->19813*/
/*19594*/     OPC_RecordChild0, // #0 = $Rn
/*19595*/     OPC_Scope, 117, /*->19714*/ // 2 children in Scope
/*19597*/       OPC_RecordChild1, // #1 = $shift
/*19598*/       OPC_CheckType, MVT::i32,
/*19600*/       OPC_Scope, 27, /*->19629*/ // 4 children in Scope
/*19602*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19604*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19607*/         OPC_EmitInteger, MVT::i32, 14, 
/*19610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19629*/       /*Scope*/ 27, /*->19657*/
/*19630*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19632*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19635*/         OPC_EmitInteger, MVT::i32, 14, 
/*19638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19657*/       /*Scope*/ 27, /*->19685*/
/*19658*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19660*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19663*/         OPC_EmitInteger, MVT::i32, 14, 
/*19666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19685*/       /*Scope*/ 27, /*->19713*/
/*19686*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19688*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19691*/         OPC_EmitInteger, MVT::i32, 14, 
/*19694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19713*/       0, /*End of Scope*/
/*19714*/     /*Scope*/ 97, /*->19812*/
/*19715*/       OPC_MoveChild, 1,
/*19717*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19720*/       OPC_RecordChild0, // #1 = $Rm
/*19721*/       OPC_MoveChild, 1,
/*19723*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19734*/       OPC_MoveParent,
/*19735*/       OPC_MoveParent,
/*19736*/       OPC_CheckType, MVT::i32,
/*19738*/       OPC_Scope, 23, /*->19763*/ // 3 children in Scope
/*19740*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19742*/         OPC_EmitInteger, MVT::i32, 14, 
/*19745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19763*/       /*Scope*/ 23, /*->19787*/
/*19764*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19766*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19769*/         OPC_EmitInteger, MVT::i32, 14, 
/*19772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19787*/       /*Scope*/ 23, /*->19811*/
/*19788*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19790*/         OPC_EmitInteger, MVT::i32, 14, 
/*19793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19811*/       0, /*End of Scope*/
/*19812*/     0, /*End of Scope*/
/*19813*/   /*Scope*/ 98, /*->19912*/
/*19814*/     OPC_MoveChild, 0,
/*19816*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19819*/     OPC_RecordChild0, // #0 = $Rm
/*19820*/     OPC_MoveChild, 1,
/*19822*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19833*/     OPC_MoveParent,
/*19834*/     OPC_MoveParent,
/*19835*/     OPC_RecordChild1, // #1 = $Rn
/*19836*/     OPC_CheckType, MVT::i32,
/*19838*/     OPC_Scope, 23, /*->19863*/ // 3 children in Scope
/*19840*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19842*/       OPC_EmitInteger, MVT::i32, 14, 
/*19845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19863*/     /*Scope*/ 23, /*->19887*/
/*19864*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19866*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19869*/       OPC_EmitInteger, MVT::i32, 14, 
/*19872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19887*/     /*Scope*/ 23, /*->19911*/
/*19888*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19890*/       OPC_EmitInteger, MVT::i32, 14, 
/*19893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19911*/     0, /*End of Scope*/
/*19912*/   /*Scope*/ 24, /*->19937*/
/*19913*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19916*/     OPC_RecordChild0, // #0 = $Rm
/*19917*/     OPC_CheckType, MVT::i32,
/*19919*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19921*/     OPC_EmitInteger, MVT::i32, 14, 
/*19924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*19937*/   /*Scope*/ 25, /*->19963*/
/*19938*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19942*/     OPC_RecordChild0, // #0 = $Rm
/*19943*/     OPC_CheckType, MVT::i32,
/*19945*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19947*/     OPC_EmitInteger, MVT::i32, 14, 
/*19950*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*19963*/   /*Scope*/ 73|128,3/*457*/, /*->20422*/
/*19965*/     OPC_RecordChild0, // #0 = $src
/*19966*/     OPC_Scope, 39, /*->20007*/ // 4 children in Scope
/*19968*/       OPC_RecordChild1, // #1 = $imm
/*19969*/       OPC_MoveChild, 1,
/*19971*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19974*/       OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*19976*/       OPC_MoveParent,
/*19977*/       OPC_CheckType, MVT::i32,
/*19979*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19981*/       OPC_EmitConvertToTarget, 1,
/*19983*/       OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*19986*/       OPC_EmitInteger, MVT::i32, 14, 
/*19989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20007*/     /*Scope*/ 44, /*->20052*/
/*20008*/       OPC_MoveChild, 0,
/*20010*/       OPC_CheckPredicate, 21, // Predicate_top16Zero
/*20012*/       OPC_MoveParent,
/*20013*/       OPC_RecordChild1, // #1 = $imm
/*20014*/       OPC_MoveChild, 1,
/*20016*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20019*/       OPC_CheckPredicate, 22, // Predicate_t2_so_imm_notSext
/*20021*/       OPC_MoveParent,
/*20022*/       OPC_CheckType, MVT::i32,
/*20024*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20026*/       OPC_EmitConvertToTarget, 1,
/*20028*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20031*/       OPC_EmitInteger, MVT::i32, 14, 
/*20034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20052*/     /*Scope*/ 111|128,1/*239*/, /*->20293*/
/*20054*/       OPC_RecordChild1, // #1 = $imm
/*20055*/       OPC_Scope, 29|128,1/*157*/, /*->20215*/ // 2 children in Scope
/*20058*/         OPC_MoveChild, 1,
/*20060*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20063*/         OPC_Scope, 30, /*->20095*/ // 5 children in Scope
/*20065*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*20067*/           OPC_MoveParent,
/*20068*/           OPC_CheckType, MVT::i32,
/*20070*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20072*/           OPC_EmitConvertToTarget, 1,
/*20074*/           OPC_EmitInteger, MVT::i32, 14, 
/*20077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20095*/         /*Scope*/ 26, /*->20122*/
/*20096*/           OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*20098*/           OPC_MoveParent,
/*20099*/           OPC_CheckType, MVT::i32,
/*20101*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20103*/           OPC_EmitConvertToTarget, 1,
/*20105*/           OPC_EmitInteger, MVT::i32, 14, 
/*20108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20111*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20122*/         /*Scope*/ 33, /*->20156*/
/*20123*/           OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*20125*/           OPC_MoveParent,
/*20126*/           OPC_CheckType, MVT::i32,
/*20128*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20130*/           OPC_EmitConvertToTarget, 1,
/*20132*/           OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20135*/           OPC_EmitInteger, MVT::i32, 14, 
/*20138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20156*/         /*Scope*/ 30, /*->20187*/
/*20157*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*20159*/           OPC_MoveParent,
/*20160*/           OPC_CheckType, MVT::i32,
/*20162*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20164*/           OPC_EmitConvertToTarget, 1,
/*20166*/           OPC_EmitInteger, MVT::i32, 14, 
/*20169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20187*/         /*Scope*/ 26, /*->20214*/
/*20188*/           OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*20190*/           OPC_MoveParent,
/*20191*/           OPC_CheckType, MVT::i32,
/*20193*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20195*/           OPC_EmitConvertToTarget, 1,
/*20197*/           OPC_EmitInteger, MVT::i32, 14, 
/*20200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20214*/         0, /*End of Scope*/
/*20215*/       /*Scope*/ 76, /*->20292*/
/*20216*/         OPC_CheckType, MVT::i32,
/*20218*/         OPC_Scope, 23, /*->20243*/ // 3 children in Scope
/*20220*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20222*/           OPC_EmitInteger, MVT::i32, 14, 
/*20225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20243*/         /*Scope*/ 23, /*->20267*/
/*20244*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20246*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20249*/           OPC_EmitInteger, MVT::i32, 14, 
/*20252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20267*/         /*Scope*/ 23, /*->20291*/
/*20268*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20270*/           OPC_EmitInteger, MVT::i32, 14, 
/*20273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20279*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20291*/         0, /*End of Scope*/
/*20292*/       0, /*End of Scope*/
/*20293*/     /*Scope*/ 127, /*->20421*/
/*20294*/       OPC_MoveChild, 1,
/*20296*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20299*/       OPC_Scope, 73, /*->20374*/ // 2 children in Scope
/*20301*/         OPC_RecordChild0, // #1 = $Vm
/*20302*/         OPC_MoveChild, 1,
/*20304*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20307*/         OPC_MoveChild, 0,
/*20309*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20312*/         OPC_MoveChild, 0,
/*20314*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20317*/         OPC_MoveParent,
/*20318*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20320*/         OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->20347
/*20323*/           OPC_MoveParent,
/*20324*/           OPC_MoveParent,
/*20325*/           OPC_MoveParent,
/*20326*/           OPC_CheckType, MVT::v2i32,
/*20328*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20330*/           OPC_EmitInteger, MVT::i32, 14, 
/*20333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20336*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 24,  MVT::v16i8,// ->20373
/*20349*/           OPC_MoveParent,
/*20350*/           OPC_MoveParent,
/*20351*/           OPC_MoveParent,
/*20352*/           OPC_CheckType, MVT::v4i32,
/*20354*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20356*/           OPC_EmitInteger, MVT::i32, 14, 
/*20359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
/*20374*/       /*Scope*/ 45, /*->20420*/
/*20375*/         OPC_MoveChild, 0,
/*20377*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20380*/         OPC_MoveChild, 0,
/*20382*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20385*/         OPC_MoveChild, 0,
/*20387*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20390*/         OPC_MoveParent,
/*20391*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20393*/         OPC_CheckType, MVT::v8i8,
/*20395*/         OPC_MoveParent,
/*20396*/         OPC_MoveParent,
/*20397*/         OPC_RecordChild1, // #1 = $Vm
/*20398*/         OPC_MoveParent,
/*20399*/         OPC_CheckType, MVT::v2i32,
/*20401*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20403*/         OPC_EmitInteger, MVT::i32, 14, 
/*20406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20420*/       0, /*End of Scope*/
/*20421*/     0, /*End of Scope*/
/*20422*/   /*Scope*/ 101, /*->20524*/
/*20423*/     OPC_MoveChild, 0,
/*20425*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20428*/     OPC_Scope, 46, /*->20476*/ // 2 children in Scope
/*20430*/       OPC_RecordChild0, // #0 = $Vm
/*20431*/       OPC_MoveChild, 1,
/*20433*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20436*/       OPC_MoveChild, 0,
/*20438*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20441*/       OPC_MoveChild, 0,
/*20443*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20446*/       OPC_MoveParent,
/*20447*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20449*/       OPC_CheckType, MVT::v8i8,
/*20451*/       OPC_MoveParent,
/*20452*/       OPC_MoveParent,
/*20453*/       OPC_MoveParent,
/*20454*/       OPC_RecordChild1, // #1 = $Vn
/*20455*/       OPC_CheckType, MVT::v2i32,
/*20457*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20459*/       OPC_EmitInteger, MVT::i32, 14, 
/*20462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20476*/     /*Scope*/ 46, /*->20523*/
/*20477*/       OPC_MoveChild, 0,
/*20479*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20482*/       OPC_MoveChild, 0,
/*20484*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20487*/       OPC_MoveChild, 0,
/*20489*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20492*/       OPC_MoveParent,
/*20493*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20495*/       OPC_CheckType, MVT::v8i8,
/*20497*/       OPC_MoveParent,
/*20498*/       OPC_MoveParent,
/*20499*/       OPC_RecordChild1, // #0 = $Vm
/*20500*/       OPC_MoveParent,
/*20501*/       OPC_RecordChild1, // #1 = $Vn
/*20502*/       OPC_CheckType, MVT::v2i32,
/*20504*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20506*/       OPC_EmitInteger, MVT::i32, 14, 
/*20509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20523*/     0, /*End of Scope*/
/*20524*/   /*Scope*/ 51, /*->20576*/
/*20525*/     OPC_RecordChild0, // #0 = $Vn
/*20526*/     OPC_MoveChild, 1,
/*20528*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20531*/     OPC_MoveChild, 0,
/*20533*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20536*/     OPC_MoveChild, 0,
/*20538*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20541*/     OPC_MoveChild, 0,
/*20543*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20546*/     OPC_MoveParent,
/*20547*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20549*/     OPC_CheckType, MVT::v16i8,
/*20551*/     OPC_MoveParent,
/*20552*/     OPC_MoveParent,
/*20553*/     OPC_RecordChild1, // #1 = $Vm
/*20554*/     OPC_MoveParent,
/*20555*/     OPC_CheckType, MVT::v4i32,
/*20557*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20559*/     OPC_EmitInteger, MVT::i32, 14, 
/*20562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20576*/   /*Scope*/ 101, /*->20678*/
/*20577*/     OPC_MoveChild, 0,
/*20579*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20582*/     OPC_Scope, 46, /*->20630*/ // 2 children in Scope
/*20584*/       OPC_RecordChild0, // #0 = $Vm
/*20585*/       OPC_MoveChild, 1,
/*20587*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20590*/       OPC_MoveChild, 0,
/*20592*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20595*/       OPC_MoveChild, 0,
/*20597*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20600*/       OPC_MoveParent,
/*20601*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20603*/       OPC_CheckType, MVT::v16i8,
/*20605*/       OPC_MoveParent,
/*20606*/       OPC_MoveParent,
/*20607*/       OPC_MoveParent,
/*20608*/       OPC_RecordChild1, // #1 = $Vn
/*20609*/       OPC_CheckType, MVT::v4i32,
/*20611*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20613*/       OPC_EmitInteger, MVT::i32, 14, 
/*20616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20630*/     /*Scope*/ 46, /*->20677*/
/*20631*/       OPC_MoveChild, 0,
/*20633*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20636*/       OPC_MoveChild, 0,
/*20638*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20641*/       OPC_MoveChild, 0,
/*20643*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20646*/       OPC_MoveParent,
/*20647*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20649*/       OPC_CheckType, MVT::v16i8,
/*20651*/       OPC_MoveParent,
/*20652*/       OPC_MoveParent,
/*20653*/       OPC_RecordChild1, // #0 = $Vm
/*20654*/       OPC_MoveParent,
/*20655*/       OPC_RecordChild1, // #1 = $Vn
/*20656*/       OPC_CheckType, MVT::v4i32,
/*20658*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20660*/       OPC_EmitInteger, MVT::i32, 14, 
/*20663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20677*/     0, /*End of Scope*/
/*20678*/   /*Scope*/ 46, /*->20725*/
/*20679*/     OPC_RecordChild0, // #0 = $Vn
/*20680*/     OPC_RecordChild1, // #1 = $Vm
/*20681*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->20703
/*20684*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20686*/       OPC_EmitInteger, MVT::i32, 14, 
/*20689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->20724
/*20705*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20707*/       OPC_EmitInteger, MVT::i32, 14, 
/*20710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*20725*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->21489
/*20730*/   OPC_Scope, 38|128,3/*422*/, /*->21155*/ // 5 children in Scope
/*20733*/     OPC_MoveChild, 0,
/*20735*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->21122
/*20740*/       OPC_Scope, 57, /*->20799*/ // 6 children in Scope
/*20742*/         OPC_RecordChild0, // #0 = $a
/*20743*/         OPC_MoveChild, 1,
/*20745*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20748*/         OPC_MoveChild, 0,
/*20750*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20753*/         OPC_RecordChild0, // #1 = $b
/*20754*/         OPC_MoveChild, 1,
/*20756*/         OPC_CheckInteger, 16, 
/*20758*/         OPC_CheckType, MVT::i32,
/*20760*/         OPC_MoveParent,
/*20761*/         OPC_MoveParent,
/*20762*/         OPC_MoveChild, 1,
/*20764*/         OPC_CheckInteger, 16, 
/*20766*/         OPC_CheckType, MVT::i32,
/*20768*/         OPC_MoveParent,
/*20769*/         OPC_MoveParent,
/*20770*/         OPC_MoveParent,
/*20771*/         OPC_MoveChild, 1,
/*20773*/         OPC_CheckInteger, 16, 
/*20775*/         OPC_CheckType, MVT::i32,
/*20777*/         OPC_MoveParent,
/*20778*/         OPC_CheckType, MVT::i32,
/*20780*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20782*/         OPC_EmitInteger, MVT::i32, 14, 
/*20785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20799*/       /*Scope*/ 57, /*->20857*/
/*20800*/         OPC_MoveChild, 0,
/*20802*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20805*/         OPC_MoveChild, 0,
/*20807*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20810*/         OPC_RecordChild0, // #0 = $b
/*20811*/         OPC_MoveChild, 1,
/*20813*/         OPC_CheckInteger, 16, 
/*20815*/         OPC_CheckType, MVT::i32,
/*20817*/         OPC_MoveParent,
/*20818*/         OPC_MoveParent,
/*20819*/         OPC_MoveChild, 1,
/*20821*/         OPC_CheckInteger, 16, 
/*20823*/         OPC_CheckType, MVT::i32,
/*20825*/         OPC_MoveParent,
/*20826*/         OPC_MoveParent,
/*20827*/         OPC_RecordChild1, // #1 = $a
/*20828*/         OPC_MoveParent,
/*20829*/         OPC_MoveChild, 1,
/*20831*/         OPC_CheckInteger, 16, 
/*20833*/         OPC_CheckType, MVT::i32,
/*20835*/         OPC_MoveParent,
/*20836*/         OPC_CheckType, MVT::i32,
/*20838*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20840*/         OPC_EmitInteger, MVT::i32, 14, 
/*20843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20857*/       /*Scope*/ 67, /*->20925*/
/*20858*/         OPC_RecordChild0, // #0 = $Rn
/*20859*/         OPC_MoveChild, 1,
/*20861*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20864*/         OPC_RecordChild0, // #1 = $Rm
/*20865*/         OPC_MoveChild, 1,
/*20867*/         OPC_CheckInteger, 16, 
/*20869*/         OPC_CheckType, MVT::i32,
/*20871*/         OPC_MoveParent,
/*20872*/         OPC_MoveParent,
/*20873*/         OPC_MoveParent,
/*20874*/         OPC_MoveChild, 1,
/*20876*/         OPC_CheckInteger, 16, 
/*20878*/         OPC_CheckType, MVT::i32,
/*20880*/         OPC_MoveParent,
/*20881*/         OPC_CheckType, MVT::i32,
/*20883*/         OPC_Scope, 19, /*->20904*/ // 2 children in Scope
/*20885*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20887*/           OPC_EmitInteger, MVT::i32, 14, 
/*20890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20893*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20904*/         /*Scope*/ 19, /*->20924*/
/*20905*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20907*/           OPC_EmitInteger, MVT::i32, 14, 
/*20910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20913*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20924*/         0, /*End of Scope*/
/*20925*/       /*Scope*/ 67, /*->20993*/
/*20926*/         OPC_MoveChild, 0,
/*20928*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20931*/         OPC_RecordChild0, // #0 = $Rm
/*20932*/         OPC_MoveChild, 1,
/*20934*/         OPC_CheckInteger, 16, 
/*20936*/         OPC_CheckType, MVT::i32,
/*20938*/         OPC_MoveParent,
/*20939*/         OPC_MoveParent,
/*20940*/         OPC_RecordChild1, // #1 = $Rn
/*20941*/         OPC_MoveParent,
/*20942*/         OPC_MoveChild, 1,
/*20944*/         OPC_CheckInteger, 16, 
/*20946*/         OPC_CheckType, MVT::i32,
/*20948*/         OPC_MoveParent,
/*20949*/         OPC_CheckType, MVT::i32,
/*20951*/         OPC_Scope, 19, /*->20972*/ // 2 children in Scope
/*20953*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20955*/           OPC_EmitInteger, MVT::i32, 14, 
/*20958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20972*/         /*Scope*/ 19, /*->20992*/
/*20973*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20975*/           OPC_EmitInteger, MVT::i32, 14, 
/*20978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20992*/         0, /*End of Scope*/
/*20993*/       /*Scope*/ 63, /*->21057*/
/*20994*/         OPC_RecordChild0, // #0 = $Rn
/*20995*/         OPC_MoveChild, 1,
/*20997*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21000*/         OPC_RecordChild0, // #1 = $Rm
/*21001*/         OPC_MoveChild, 1,
/*21003*/         OPC_CheckValueType, MVT::i16,
/*21005*/         OPC_MoveParent,
/*21006*/         OPC_MoveParent,
/*21007*/         OPC_MoveParent,
/*21008*/         OPC_MoveChild, 1,
/*21010*/         OPC_CheckInteger, 16, 
/*21012*/         OPC_CheckType, MVT::i32,
/*21014*/         OPC_MoveParent,
/*21015*/         OPC_Scope, 19, /*->21036*/ // 2 children in Scope
/*21017*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21019*/           OPC_EmitInteger, MVT::i32, 14, 
/*21022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21036*/         /*Scope*/ 19, /*->21056*/
/*21037*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21039*/           OPC_EmitInteger, MVT::i32, 14, 
/*21042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21056*/         0, /*End of Scope*/
/*21057*/       /*Scope*/ 63, /*->21121*/
/*21058*/         OPC_MoveChild, 0,
/*21060*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21063*/         OPC_RecordChild0, // #0 = $Rm
/*21064*/         OPC_MoveChild, 1,
/*21066*/         OPC_CheckValueType, MVT::i16,
/*21068*/         OPC_MoveParent,
/*21069*/         OPC_MoveParent,
/*21070*/         OPC_RecordChild1, // #1 = $Rn
/*21071*/         OPC_MoveParent,
/*21072*/         OPC_MoveChild, 1,
/*21074*/         OPC_CheckInteger, 16, 
/*21076*/         OPC_CheckType, MVT::i32,
/*21078*/         OPC_MoveParent,
/*21079*/         OPC_Scope, 19, /*->21100*/ // 2 children in Scope
/*21081*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21083*/           OPC_EmitInteger, MVT::i32, 14, 
/*21086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21100*/         /*Scope*/ 19, /*->21120*/
/*21101*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21103*/           OPC_EmitInteger, MVT::i32, 14, 
/*21106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21120*/         0, /*End of Scope*/
/*21121*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->21154
/*21125*/       OPC_RecordChild0, // #0 = $Rm
/*21126*/       OPC_MoveParent,
/*21127*/       OPC_MoveChild, 1,
/*21129*/       OPC_CheckInteger, 16, 
/*21131*/       OPC_CheckType, MVT::i32,
/*21133*/       OPC_MoveParent,
/*21134*/       OPC_CheckType, MVT::i32,
/*21136*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21138*/       OPC_EmitInteger, MVT::i32, 14, 
/*21141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*21155*/   /*Scope*/ 30, /*->21186*/
/*21156*/     OPC_RecordNode, // #0 = $src
/*21157*/     OPC_CheckType, MVT::i32,
/*21159*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21161*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21164*/     OPC_EmitInteger, MVT::i32, 14, 
/*21167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21186*/   /*Scope*/ 8|128,1/*136*/, /*->21324*/
/*21188*/     OPC_MoveChild, 0,
/*21190*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->21269
/*21194*/       OPC_RecordChild0, // #0 = $a
/*21195*/       OPC_Scope, 35, /*->21232*/ // 2 children in Scope
/*21197*/         OPC_RecordChild1, // #1 = $b
/*21198*/         OPC_MoveChild, 1,
/*21200*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21202*/         OPC_MoveParent,
/*21203*/         OPC_MoveParent,
/*21204*/         OPC_MoveChild, 1,
/*21206*/         OPC_CheckInteger, 16, 
/*21208*/         OPC_CheckType, MVT::i32,
/*21210*/         OPC_MoveParent,
/*21211*/         OPC_CheckType, MVT::i32,
/*21213*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21215*/         OPC_EmitInteger, MVT::i32, 14, 
/*21218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21232*/       /*Scope*/ 35, /*->21268*/
/*21233*/         OPC_MoveChild, 0,
/*21235*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21237*/         OPC_MoveParent,
/*21238*/         OPC_RecordChild1, // #1 = $a
/*21239*/         OPC_MoveParent,
/*21240*/         OPC_MoveChild, 1,
/*21242*/         OPC_CheckInteger, 16, 
/*21244*/         OPC_CheckType, MVT::i32,
/*21246*/         OPC_MoveParent,
/*21247*/         OPC_CheckType, MVT::i32,
/*21249*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21251*/         OPC_EmitInteger, MVT::i32, 14, 
/*21254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21268*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->21323
/*21272*/       OPC_RecordChild0, // #0 = $Rm
/*21273*/       OPC_MoveParent,
/*21274*/       OPC_MoveChild, 1,
/*21276*/       OPC_CheckInteger, 16, 
/*21278*/       OPC_CheckType, MVT::i32,
/*21280*/       OPC_MoveParent,
/*21281*/       OPC_CheckType, MVT::i32,
/*21283*/       OPC_Scope, 18, /*->21303*/ // 2 children in Scope
/*21285*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21287*/         OPC_EmitInteger, MVT::i32, 14, 
/*21290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21303*/       /*Scope*/ 18, /*->21322*/
/*21304*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21306*/         OPC_EmitInteger, MVT::i32, 14, 
/*21309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21322*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21324*/   /*Scope*/ 29, /*->21354*/
/*21325*/     OPC_RecordNode, // #0 = $src
/*21326*/     OPC_CheckType, MVT::i32,
/*21328*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21330*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21333*/     OPC_EmitInteger, MVT::i32, 14, 
/*21336*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21354*/   /*Scope*/ 4|128,1/*132*/, /*->21488*/
/*21356*/     OPC_RecordChild0, // #0 = $Rm
/*21357*/     OPC_RecordChild1, // #1 = $imm5
/*21358*/     OPC_Scope, 72, /*->21432*/ // 2 children in Scope
/*21360*/       OPC_MoveChild, 1,
/*21362*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21365*/       OPC_CheckPredicate, 25, // Predicate_imm_sr
/*21367*/       OPC_CheckType, MVT::i32,
/*21369*/       OPC_MoveParent,
/*21370*/       OPC_CheckType, MVT::i32,
/*21372*/       OPC_Scope, 28, /*->21402*/ // 2 children in Scope
/*21374*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21376*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21379*/         OPC_EmitConvertToTarget, 1,
/*21381*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21384*/         OPC_EmitInteger, MVT::i32, 14, 
/*21387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21402*/       /*Scope*/ 28, /*->21431*/
/*21403*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21405*/         OPC_EmitConvertToTarget, 1,
/*21407*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21410*/         OPC_EmitInteger, MVT::i32, 14, 
/*21413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21431*/       0, /*End of Scope*/
/*21432*/     /*Scope*/ 54, /*->21487*/
/*21433*/       OPC_CheckChild1Type, MVT::i32,
/*21435*/       OPC_CheckType, MVT::i32,
/*21437*/       OPC_Scope, 23, /*->21462*/ // 2 children in Scope
/*21439*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21441*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21444*/         OPC_EmitInteger, MVT::i32, 14, 
/*21447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21462*/       /*Scope*/ 23, /*->21486*/
/*21463*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21465*/         OPC_EmitInteger, MVT::i32, 14, 
/*21468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21486*/       0, /*End of Scope*/
/*21487*/     0, /*End of Scope*/
/*21488*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78|128,4/*590*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->22083
/*21493*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*21494*/   OPC_MoveChild, 1,
/*21496*/   OPC_Scope, 111, /*->21609*/ // 7 children in Scope
/*21498*/     OPC_CheckInteger, 3, 
/*21500*/     OPC_MoveParent,
/*21501*/     OPC_RecordChild2, // #1 = $cop
/*21502*/     OPC_MoveChild, 2,
/*21504*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21507*/     OPC_MoveParent,
/*21508*/     OPC_RecordChild3, // #2 = $opc1
/*21509*/     OPC_MoveChild, 3,
/*21511*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21514*/     OPC_MoveParent,
/*21515*/     OPC_RecordChild4, // #3 = $CRd
/*21516*/     OPC_MoveChild, 4,
/*21518*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21521*/     OPC_MoveParent,
/*21522*/     OPC_RecordChild5, // #4 = $CRn
/*21523*/     OPC_MoveChild, 5,
/*21525*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21528*/     OPC_MoveParent,
/*21529*/     OPC_RecordChild6, // #5 = $CRm
/*21530*/     OPC_MoveChild, 6,
/*21532*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21535*/     OPC_MoveParent,
/*21536*/     OPC_RecordChild7, // #6 = $opc2
/*21537*/     OPC_MoveChild, 7,
/*21539*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21542*/     OPC_MoveParent,
/*21543*/     OPC_Scope, 35, /*->21580*/ // 2 children in Scope
/*21545*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21547*/       OPC_EmitMergeInputChains1_0,
/*21548*/       OPC_EmitConvertToTarget, 1,
/*21550*/       OPC_EmitConvertToTarget, 2,
/*21552*/       OPC_EmitConvertToTarget, 3,
/*21554*/       OPC_EmitConvertToTarget, 4,
/*21556*/       OPC_EmitConvertToTarget, 5,
/*21558*/       OPC_EmitConvertToTarget, 6,
/*21560*/       OPC_EmitInteger, MVT::i32, 14, 
/*21563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21580*/     /*Scope*/ 27, /*->21608*/
/*21581*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21583*/       OPC_EmitMergeInputChains1_0,
/*21584*/       OPC_EmitConvertToTarget, 1,
/*21586*/       OPC_EmitConvertToTarget, 2,
/*21588*/       OPC_EmitConvertToTarget, 3,
/*21590*/       OPC_EmitConvertToTarget, 4,
/*21592*/       OPC_EmitConvertToTarget, 5,
/*21594*/       OPC_EmitConvertToTarget, 6,
/*21596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCDP), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (tCDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21608*/     0, /*End of Scope*/
/*21609*/   /*Scope*/ 103, /*->21713*/
/*21610*/     OPC_CheckInteger, 4, 
/*21612*/     OPC_MoveParent,
/*21613*/     OPC_RecordChild2, // #1 = $cop
/*21614*/     OPC_MoveChild, 2,
/*21616*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21619*/     OPC_MoveParent,
/*21620*/     OPC_RecordChild3, // #2 = $opc1
/*21621*/     OPC_MoveChild, 3,
/*21623*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21626*/     OPC_MoveParent,
/*21627*/     OPC_RecordChild4, // #3 = $CRd
/*21628*/     OPC_MoveChild, 4,
/*21630*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21633*/     OPC_MoveParent,
/*21634*/     OPC_RecordChild5, // #4 = $CRn
/*21635*/     OPC_MoveChild, 5,
/*21637*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21640*/     OPC_MoveParent,
/*21641*/     OPC_RecordChild6, // #5 = $CRm
/*21642*/     OPC_MoveChild, 6,
/*21644*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21647*/     OPC_MoveParent,
/*21648*/     OPC_RecordChild7, // #6 = $opc2
/*21649*/     OPC_MoveChild, 7,
/*21651*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21654*/     OPC_MoveParent,
/*21655*/     OPC_Scope, 27, /*->21684*/ // 2 children in Scope
/*21657*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21659*/       OPC_EmitMergeInputChains1_0,
/*21660*/       OPC_EmitConvertToTarget, 1,
/*21662*/       OPC_EmitConvertToTarget, 2,
/*21664*/       OPC_EmitConvertToTarget, 3,
/*21666*/       OPC_EmitConvertToTarget, 4,
/*21668*/       OPC_EmitConvertToTarget, 5,
/*21670*/       OPC_EmitConvertToTarget, 6,
/*21672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21684*/     /*Scope*/ 27, /*->21712*/
/*21685*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21687*/       OPC_EmitMergeInputChains1_0,
/*21688*/       OPC_EmitConvertToTarget, 1,
/*21690*/       OPC_EmitConvertToTarget, 2,
/*21692*/       OPC_EmitConvertToTarget, 3,
/*21694*/       OPC_EmitConvertToTarget, 4,
/*21696*/       OPC_EmitConvertToTarget, 5,
/*21698*/       OPC_EmitConvertToTarget, 6,
/*21700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21712*/     0, /*End of Scope*/
/*21713*/   /*Scope*/ 101, /*->21815*/
/*21714*/     OPC_CheckInteger, 7, 
/*21716*/     OPC_MoveParent,
/*21717*/     OPC_RecordChild2, // #1 = $cop
/*21718*/     OPC_MoveChild, 2,
/*21720*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21723*/     OPC_MoveParent,
/*21724*/     OPC_RecordChild3, // #2 = $opc1
/*21725*/     OPC_MoveChild, 3,
/*21727*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21730*/     OPC_MoveParent,
/*21731*/     OPC_RecordChild4, // #3 = $Rt
/*21732*/     OPC_RecordChild5, // #4 = $CRn
/*21733*/     OPC_MoveChild, 5,
/*21735*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21738*/     OPC_MoveParent,
/*21739*/     OPC_RecordChild6, // #5 = $CRm
/*21740*/     OPC_MoveChild, 6,
/*21742*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21745*/     OPC_MoveParent,
/*21746*/     OPC_RecordChild7, // #6 = $opc2
/*21747*/     OPC_MoveChild, 7,
/*21749*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21752*/     OPC_MoveParent,
/*21753*/     OPC_Scope, 33, /*->21788*/ // 2 children in Scope
/*21755*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21757*/       OPC_EmitMergeInputChains1_0,
/*21758*/       OPC_EmitConvertToTarget, 1,
/*21760*/       OPC_EmitConvertToTarget, 2,
/*21762*/       OPC_EmitConvertToTarget, 4,
/*21764*/       OPC_EmitConvertToTarget, 5,
/*21766*/       OPC_EmitConvertToTarget, 6,
/*21768*/       OPC_EmitInteger, MVT::i32, 14, 
/*21771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21788*/     /*Scope*/ 25, /*->21814*/
/*21789*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21791*/       OPC_EmitMergeInputChains1_0,
/*21792*/       OPC_EmitConvertToTarget, 1,
/*21794*/       OPC_EmitConvertToTarget, 2,
/*21796*/       OPC_EmitConvertToTarget, 4,
/*21798*/       OPC_EmitConvertToTarget, 5,
/*21800*/       OPC_EmitConvertToTarget, 6,
/*21802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21814*/     0, /*End of Scope*/
/*21815*/   /*Scope*/ 93, /*->21909*/
/*21816*/     OPC_CheckInteger, 8, 
/*21818*/     OPC_MoveParent,
/*21819*/     OPC_RecordChild2, // #1 = $cop
/*21820*/     OPC_MoveChild, 2,
/*21822*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21825*/     OPC_MoveParent,
/*21826*/     OPC_RecordChild3, // #2 = $opc1
/*21827*/     OPC_MoveChild, 3,
/*21829*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21832*/     OPC_MoveParent,
/*21833*/     OPC_RecordChild4, // #3 = $Rt
/*21834*/     OPC_RecordChild5, // #4 = $CRn
/*21835*/     OPC_MoveChild, 5,
/*21837*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21840*/     OPC_MoveParent,
/*21841*/     OPC_RecordChild6, // #5 = $CRm
/*21842*/     OPC_MoveChild, 6,
/*21844*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21847*/     OPC_MoveParent,
/*21848*/     OPC_RecordChild7, // #6 = $opc2
/*21849*/     OPC_MoveChild, 7,
/*21851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21854*/     OPC_MoveParent,
/*21855*/     OPC_Scope, 25, /*->21882*/ // 2 children in Scope
/*21857*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21859*/       OPC_EmitMergeInputChains1_0,
/*21860*/       OPC_EmitConvertToTarget, 1,
/*21862*/       OPC_EmitConvertToTarget, 2,
/*21864*/       OPC_EmitConvertToTarget, 4,
/*21866*/       OPC_EmitConvertToTarget, 5,
/*21868*/       OPC_EmitConvertToTarget, 6,
/*21870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21882*/     /*Scope*/ 25, /*->21908*/
/*21883*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21885*/       OPC_EmitMergeInputChains1_0,
/*21886*/       OPC_EmitConvertToTarget, 1,
/*21888*/       OPC_EmitConvertToTarget, 2,
/*21890*/       OPC_EmitConvertToTarget, 4,
/*21892*/       OPC_EmitConvertToTarget, 5,
/*21894*/       OPC_EmitConvertToTarget, 6,
/*21896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21908*/     0, /*End of Scope*/
/*21909*/   /*Scope*/ 78, /*->21988*/
/*21910*/     OPC_CheckInteger, 9, 
/*21912*/     OPC_MoveParent,
/*21913*/     OPC_RecordChild2, // #1 = $cop
/*21914*/     OPC_MoveChild, 2,
/*21916*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21919*/     OPC_MoveParent,
/*21920*/     OPC_RecordChild3, // #2 = $opc1
/*21921*/     OPC_MoveChild, 3,
/*21923*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21926*/     OPC_MoveParent,
/*21927*/     OPC_RecordChild4, // #3 = $Rt
/*21928*/     OPC_RecordChild5, // #4 = $Rt2
/*21929*/     OPC_RecordChild6, // #5 = $CRm
/*21930*/     OPC_MoveChild, 6,
/*21932*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21935*/     OPC_MoveParent,
/*21936*/     OPC_Scope, 28, /*->21966*/ // 2 children in Scope
/*21938*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21940*/       OPC_EmitMergeInputChains1_0,
/*21941*/       OPC_EmitConvertToTarget, 1,
/*21943*/       OPC_EmitConvertToTarget, 2,
/*21945*/       OPC_EmitConvertToTarget, 5,
/*21947*/       OPC_EmitInteger, MVT::i32, 14, 
/*21950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*21966*/     /*Scope*/ 20, /*->21987*/
/*21967*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21969*/       OPC_EmitMergeInputChains1_0,
/*21970*/       OPC_EmitConvertToTarget, 1,
/*21972*/       OPC_EmitConvertToTarget, 2,
/*21974*/       OPC_EmitConvertToTarget, 5,
/*21976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*21987*/     0, /*End of Scope*/
/*21988*/   /*Scope*/ 70, /*->22059*/
/*21989*/     OPC_CheckInteger, 10, 
/*21991*/     OPC_MoveParent,
/*21992*/     OPC_RecordChild2, // #1 = $cop
/*21993*/     OPC_MoveChild, 2,
/*21995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21998*/     OPC_MoveParent,
/*21999*/     OPC_RecordChild3, // #2 = $opc1
/*22000*/     OPC_MoveChild, 3,
/*22002*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22005*/     OPC_MoveParent,
/*22006*/     OPC_RecordChild4, // #3 = $Rt
/*22007*/     OPC_RecordChild5, // #4 = $Rt2
/*22008*/     OPC_RecordChild6, // #5 = $CRm
/*22009*/     OPC_MoveChild, 6,
/*22011*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22014*/     OPC_MoveParent,
/*22015*/     OPC_Scope, 20, /*->22037*/ // 2 children in Scope
/*22017*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22019*/       OPC_EmitMergeInputChains1_0,
/*22020*/       OPC_EmitConvertToTarget, 1,
/*22022*/       OPC_EmitConvertToTarget, 2,
/*22024*/       OPC_EmitConvertToTarget, 5,
/*22026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22037*/     /*Scope*/ 20, /*->22058*/
/*22038*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22040*/       OPC_EmitMergeInputChains1_0,
/*22041*/       OPC_EmitConvertToTarget, 1,
/*22043*/       OPC_EmitConvertToTarget, 2,
/*22045*/       OPC_EmitConvertToTarget, 5,
/*22047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22058*/     0, /*End of Scope*/
/*22059*/   /*Scope*/ 22, /*->22082*/
/*22060*/     OPC_CheckInteger, 119, 
/*22062*/     OPC_MoveParent,
/*22063*/     OPC_RecordChild2, // #1 = $src
/*22064*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22066*/     OPC_EmitMergeInputChains1_0,
/*22067*/     OPC_EmitInteger, MVT::i32, 14, 
/*22070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 119:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*22082*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->22438
/*22087*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*22088*/   OPC_RecordChild1, // #1 = $shift
/*22089*/   OPC_CheckChild1Type, MVT::i32,
/*22091*/   OPC_MoveChild, 2,
/*22093*/   OPC_CheckType, MVT::i32,
/*22095*/   OPC_Scope, 22|128,1/*150*/, /*->22248*/ // 2 children in Scope
/*22098*/     OPC_CheckInteger, 1, 
/*22100*/     OPC_MoveParent,
/*22101*/     OPC_MoveChild, 3,
/*22103*/     OPC_Scope, 34, /*->22139*/ // 2 children in Scope
/*22105*/       OPC_CheckInteger, 1, 
/*22107*/       OPC_MoveParent,
/*22108*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22110*/       OPC_Scope, 13, /*->22125*/ // 2 children in Scope
/*22112*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22115*/         OPC_EmitMergeInputChains1_0,
/*22116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22125*/       /*Scope*/ 12, /*->22138*/
/*22126*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22129*/         OPC_EmitMergeInputChains1_0,
/*22130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22138*/       0, /*End of Scope*/
/*22139*/     /*Scope*/ 107, /*->22247*/
/*22140*/       OPC_CheckInteger, 0, 
/*22142*/       OPC_MoveParent,
/*22143*/       OPC_Scope, 15, /*->22160*/ // 4 children in Scope
/*22145*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22147*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22150*/         OPC_EmitMergeInputChains1_0,
/*22151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22160*/       /*Scope*/ 23, /*->22184*/
/*22161*/         OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22163*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22166*/         OPC_EmitMergeInputChains1_0,
/*22167*/         OPC_EmitInteger, MVT::i32, 14, 
/*22170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22184*/       /*Scope*/ 14, /*->22199*/
/*22185*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22187*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22190*/         OPC_EmitMergeInputChains1_0,
/*22191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22199*/       /*Scope*/ 46, /*->22246*/
/*22200*/         OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22202*/         OPC_Scope, 20, /*->22224*/ // 2 children in Scope
/*22204*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22207*/           OPC_EmitMergeInputChains1_0,
/*22208*/           OPC_EmitInteger, MVT::i32, 14, 
/*22211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22224*/         /*Scope*/ 20, /*->22245*/
/*22225*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22228*/           OPC_EmitMergeInputChains1_0,
/*22229*/           OPC_EmitInteger, MVT::i32, 14, 
/*22232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22245*/         0, /*End of Scope*/
/*22246*/       0, /*End of Scope*/
/*22247*/     0, /*End of Scope*/
/*22248*/   /*Scope*/ 59|128,1/*187*/, /*->22437*/
/*22250*/     OPC_CheckInteger, 0, 
/*22252*/     OPC_MoveParent,
/*22253*/     OPC_MoveChild, 3,
/*22255*/     OPC_Scope, 107, /*->22364*/ // 2 children in Scope
/*22257*/       OPC_CheckInteger, 1, 
/*22259*/       OPC_MoveParent,
/*22260*/       OPC_Scope, 15, /*->22277*/ // 4 children in Scope
/*22262*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22264*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22267*/         OPC_EmitMergeInputChains1_0,
/*22268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22277*/       /*Scope*/ 23, /*->22301*/
/*22278*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22280*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22283*/         OPC_EmitMergeInputChains1_0,
/*22284*/         OPC_EmitInteger, MVT::i32, 14, 
/*22287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22301*/       /*Scope*/ 14, /*->22316*/
/*22302*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22304*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22307*/         OPC_EmitMergeInputChains1_0,
/*22308*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22316*/       /*Scope*/ 46, /*->22363*/
/*22317*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22319*/         OPC_Scope, 20, /*->22341*/ // 2 children in Scope
/*22321*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22324*/           OPC_EmitMergeInputChains1_0,
/*22325*/           OPC_EmitInteger, MVT::i32, 14, 
/*22328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22341*/         /*Scope*/ 20, /*->22362*/
/*22342*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22345*/           OPC_EmitMergeInputChains1_0,
/*22346*/           OPC_EmitInteger, MVT::i32, 14, 
/*22349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22352*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22362*/         0, /*End of Scope*/
/*22363*/       0, /*End of Scope*/
/*22364*/     /*Scope*/ 71, /*->22436*/
/*22365*/       OPC_CheckInteger, 0, 
/*22367*/       OPC_MoveParent,
/*22368*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22370*/       OPC_Scope, 21, /*->22393*/ // 3 children in Scope
/*22372*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22375*/         OPC_EmitMergeInputChains1_0,
/*22376*/         OPC_EmitInteger, MVT::i32, 14, 
/*22379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22393*/       /*Scope*/ 20, /*->22414*/
/*22394*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22397*/         OPC_EmitMergeInputChains1_0,
/*22398*/         OPC_EmitInteger, MVT::i32, 14, 
/*22401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22414*/       /*Scope*/ 20, /*->22435*/
/*22415*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22418*/         OPC_EmitMergeInputChains1_0,
/*22419*/         OPC_EmitInteger, MVT::i32, 14, 
/*22422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22435*/       0, /*End of Scope*/
/*22436*/     0, /*End of Scope*/
/*22437*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->22589
/*22442*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*22443*/   OPC_Scope, 93, /*->22538*/ // 2 children in Scope
/*22445*/     OPC_MoveChild, 1,
/*22447*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->22500
/*22451*/       OPC_RecordMemRef,
/*22452*/       OPC_RecordNode, // #1 = 'ld' chained node
/*22453*/       OPC_CheckFoldableChainNode,
/*22454*/       OPC_RecordChild1, // #2 = $target
/*22455*/       OPC_CheckChild1Type, MVT::i32,
/*22457*/       OPC_CheckPredicate, 26, // Predicate_unindexedload
/*22459*/       OPC_CheckPredicate, 27, // Predicate_load
/*22461*/       OPC_CheckType, MVT::i32,
/*22463*/       OPC_MoveParent,
/*22464*/       OPC_RecordChild2, // #3 = $jt
/*22465*/       OPC_MoveChild, 2,
/*22467*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22470*/       OPC_MoveParent,
/*22471*/       OPC_RecordChild3, // #4 = $id
/*22472*/       OPC_MoveChild, 3,
/*22474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22477*/       OPC_MoveParent,
/*22478*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22480*/       OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*22483*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*22487*/       OPC_EmitConvertToTarget, 4,
/*22489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->22537
/*22503*/       OPC_RecordChild0, // #1 = $target
/*22504*/       OPC_RecordChild1, // #2 = $idx
/*22505*/       OPC_CheckType, MVT::i32,
/*22507*/       OPC_MoveParent,
/*22508*/       OPC_RecordChild2, // #3 = $jt
/*22509*/       OPC_MoveChild, 2,
/*22511*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22514*/       OPC_MoveParent,
/*22515*/       OPC_RecordChild3, // #4 = $id
/*22516*/       OPC_MoveChild, 3,
/*22518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22521*/       OPC_MoveParent,
/*22522*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22524*/       OPC_EmitMergeInputChains1_0,
/*22525*/       OPC_EmitConvertToTarget, 4,
/*22527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*22538*/   /*Scope*/ 49, /*->22588*/
/*22539*/     OPC_RecordChild1, // #1 = $target
/*22540*/     OPC_CheckChild1Type, MVT::i32,
/*22542*/     OPC_RecordChild2, // #2 = $jt
/*22543*/     OPC_MoveChild, 2,
/*22545*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22548*/     OPC_MoveParent,
/*22549*/     OPC_RecordChild3, // #3 = $id
/*22550*/     OPC_MoveChild, 3,
/*22552*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22555*/     OPC_MoveParent,
/*22556*/     OPC_Scope, 14, /*->22572*/ // 2 children in Scope
/*22558*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22560*/       OPC_EmitMergeInputChains1_0,
/*22561*/       OPC_EmitConvertToTarget, 3,
/*22563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*22572*/     /*Scope*/ 14, /*->22587*/
/*22573*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22575*/       OPC_EmitMergeInputChains1_0,
/*22576*/       OPC_EmitConvertToTarget, 3,
/*22578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*22587*/     0, /*End of Scope*/
/*22588*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50|128,17/*2226*/,  TARGET_VAL(ISD::STORE),// ->24819
/*22593*/   OPC_RecordMemRef,
/*22594*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*22595*/   OPC_Scope, 85|128,2/*341*/, /*->22939*/ // 4 children in Scope
/*22598*/     OPC_MoveChild, 1,
/*22600*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->22824
/*22605*/       OPC_RecordChild0, // #1 = $Vd
/*22606*/       OPC_Scope, 53, /*->22661*/ // 4 children in Scope
/*22608*/         OPC_CheckChild0Type, MVT::v8i8,
/*22610*/         OPC_RecordChild1, // #2 = $lane
/*22611*/         OPC_MoveChild, 1,
/*22613*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22616*/         OPC_MoveParent,
/*22617*/         OPC_MoveParent,
/*22618*/         OPC_RecordChild2, // #3 = $Rn
/*22619*/         OPC_RecordChild3, // #4 = $Rm
/*22620*/         OPC_CheckChild3Type, MVT::i32,
/*22622*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22624*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22626*/         OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*22628*/         OPC_CheckType, MVT::i32,
/*22630*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22632*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22635*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22638*/         OPC_EmitMergeInputChains1_0,
/*22639*/         OPC_EmitConvertToTarget, 2,
/*22641*/         OPC_EmitInteger, MVT::i32, 14, 
/*22644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*22661*/       /*Scope*/ 53, /*->22715*/
/*22662*/         OPC_CheckChild0Type, MVT::v4i16,
/*22664*/         OPC_RecordChild1, // #2 = $lane
/*22665*/         OPC_MoveChild, 1,
/*22667*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22670*/         OPC_MoveParent,
/*22671*/         OPC_MoveParent,
/*22672*/         OPC_RecordChild2, // #3 = $Rn
/*22673*/         OPC_RecordChild3, // #4 = $Rm
/*22674*/         OPC_CheckChild3Type, MVT::i32,
/*22676*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22678*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22680*/         OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*22682*/         OPC_CheckType, MVT::i32,
/*22684*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22686*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22689*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22692*/         OPC_EmitMergeInputChains1_0,
/*22693*/         OPC_EmitConvertToTarget, 2,
/*22695*/         OPC_EmitInteger, MVT::i32, 14, 
/*22698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*22715*/       /*Scope*/ 53, /*->22769*/
/*22716*/         OPC_CheckChild0Type, MVT::v16i8,
/*22718*/         OPC_RecordChild1, // #2 = $lane
/*22719*/         OPC_MoveChild, 1,
/*22721*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22724*/         OPC_MoveParent,
/*22725*/         OPC_MoveParent,
/*22726*/         OPC_RecordChild2, // #3 = $addr
/*22727*/         OPC_RecordChild3, // #4 = $offset
/*22728*/         OPC_CheckChild3Type, MVT::i32,
/*22730*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22732*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22734*/         OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*22736*/         OPC_CheckType, MVT::i32,
/*22738*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22740*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22743*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22746*/         OPC_EmitMergeInputChains1_0,
/*22747*/         OPC_EmitConvertToTarget, 2,
/*22749*/         OPC_EmitInteger, MVT::i32, 14, 
/*22752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*22769*/       /*Scope*/ 53, /*->22823*/
/*22770*/         OPC_CheckChild0Type, MVT::v8i16,
/*22772*/         OPC_RecordChild1, // #2 = $lane
/*22773*/         OPC_MoveChild, 1,
/*22775*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22778*/         OPC_MoveParent,
/*22779*/         OPC_MoveParent,
/*22780*/         OPC_RecordChild2, // #3 = $addr
/*22781*/         OPC_RecordChild3, // #4 = $offset
/*22782*/         OPC_CheckChild3Type, MVT::i32,
/*22784*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22786*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22788*/         OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*22790*/         OPC_CheckType, MVT::i32,
/*22792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22794*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22797*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22800*/         OPC_EmitMergeInputChains1_0,
/*22801*/         OPC_EmitConvertToTarget, 2,
/*22803*/         OPC_EmitInteger, MVT::i32, 14, 
/*22806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*22823*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22938
/*22827*/       OPC_RecordChild0, // #1 = $Vd
/*22828*/       OPC_Scope, 53, /*->22883*/ // 2 children in Scope
/*22830*/         OPC_CheckChild0Type, MVT::v2i32,
/*22832*/         OPC_RecordChild1, // #2 = $lane
/*22833*/         OPC_MoveChild, 1,
/*22835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22838*/         OPC_MoveParent,
/*22839*/         OPC_CheckType, MVT::i32,
/*22841*/         OPC_MoveParent,
/*22842*/         OPC_RecordChild2, // #3 = $Rn
/*22843*/         OPC_RecordChild3, // #4 = $Rm
/*22844*/         OPC_CheckChild3Type, MVT::i32,
/*22846*/         OPC_CheckPredicate, 32, // Predicate_istore
/*22848*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*22850*/         OPC_CheckType, MVT::i32,
/*22852*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22854*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22857*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22860*/         OPC_EmitMergeInputChains1_0,
/*22861*/         OPC_EmitConvertToTarget, 2,
/*22863*/         OPC_EmitInteger, MVT::i32, 14, 
/*22866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*22883*/       /*Scope*/ 53, /*->22937*/
/*22884*/         OPC_CheckChild0Type, MVT::v4i32,
/*22886*/         OPC_RecordChild1, // #2 = $lane
/*22887*/         OPC_MoveChild, 1,
/*22889*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22892*/         OPC_MoveParent,
/*22893*/         OPC_CheckType, MVT::i32,
/*22895*/         OPC_MoveParent,
/*22896*/         OPC_RecordChild2, // #3 = $addr
/*22897*/         OPC_RecordChild3, // #4 = $offset
/*22898*/         OPC_CheckChild3Type, MVT::i32,
/*22900*/         OPC_CheckPredicate, 32, // Predicate_istore
/*22902*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*22904*/         OPC_CheckType, MVT::i32,
/*22906*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22908*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22911*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22914*/         OPC_EmitMergeInputChains1_0,
/*22915*/         OPC_EmitConvertToTarget, 2,
/*22917*/         OPC_EmitInteger, MVT::i32, 14, 
/*22920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*22937*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22939*/   /*Scope*/ 5|128,2/*261*/, /*->23202*/
/*22941*/     OPC_RecordChild1, // #1 = $src
/*22942*/     OPC_CheckChild1Type, MVT::i32,
/*22944*/     OPC_RecordChild2, // #2 = $addr
/*22945*/     OPC_Scope, 89, /*->23036*/ // 2 children in Scope
/*22947*/       OPC_CheckChild2Type, MVT::i32,
/*22949*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22951*/       OPC_Scope, 25, /*->22978*/ // 2 children in Scope
/*22953*/         OPC_CheckPredicate, 35, // Predicate_store
/*22955*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22957*/         OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22960*/         OPC_EmitMergeInputChains1_0,
/*22961*/         OPC_EmitInteger, MVT::i32, 14, 
/*22964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*22978*/       /*Scope*/ 56, /*->23035*/
/*22979*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*22981*/         OPC_Scope, 25, /*->23008*/ // 2 children in Scope
/*22983*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22985*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22987*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22990*/           OPC_EmitMergeInputChains1_0,
/*22991*/           OPC_EmitInteger, MVT::i32, 14, 
/*22994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22997*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*23008*/         /*Scope*/ 25, /*->23034*/
/*23009*/           OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23011*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23013*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23016*/           OPC_EmitMergeInputChains1_0,
/*23017*/           OPC_EmitInteger, MVT::i32, 14, 
/*23020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*23034*/         0, /*End of Scope*/
/*23035*/       0, /*End of Scope*/
/*23036*/     /*Scope*/ 35|128,1/*163*/, /*->23201*/
/*23038*/       OPC_RecordChild3, // #3 = $offset
/*23039*/       OPC_CheckChild3Type, MVT::i32,
/*23041*/       OPC_CheckType, MVT::i32,
/*23043*/       OPC_Scope, 59, /*->23104*/ // 2 children in Scope
/*23045*/         OPC_CheckPredicate, 32, // Predicate_istore
/*23047*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*23049*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23051*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23054*/         OPC_Scope, 23, /*->23079*/ // 2 children in Scope
/*23056*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23059*/           OPC_EmitMergeInputChains1_0,
/*23060*/           OPC_EmitInteger, MVT::i32, 14, 
/*23063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23079*/         /*Scope*/ 23, /*->23103*/
/*23080*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23083*/           OPC_EmitMergeInputChains1_0,
/*23084*/           OPC_EmitInteger, MVT::i32, 14, 
/*23087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23103*/         0, /*End of Scope*/
/*23104*/       /*Scope*/ 95, /*->23200*/
/*23105*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*23107*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*23109*/         OPC_Scope, 57, /*->23168*/ // 2 children in Scope
/*23111*/           OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*23113*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23115*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23118*/           OPC_Scope, 23, /*->23143*/ // 2 children in Scope
/*23120*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23123*/             OPC_EmitMergeInputChains1_0,
/*23124*/             OPC_EmitInteger, MVT::i32, 14, 
/*23127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23130*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23143*/           /*Scope*/ 23, /*->23167*/
/*23144*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23147*/             OPC_EmitMergeInputChains1_0,
/*23148*/             OPC_EmitInteger, MVT::i32, 14, 
/*23151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23154*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23167*/           0, /*End of Scope*/
/*23168*/         /*Scope*/ 30, /*->23199*/
/*23169*/           OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*23171*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23173*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23176*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*23179*/           OPC_EmitMergeInputChains1_0,
/*23180*/           OPC_EmitInteger, MVT::i32, 14, 
/*23183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23186*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*23199*/         0, /*End of Scope*/
/*23200*/       0, /*End of Scope*/
/*23201*/     0, /*End of Scope*/
/*23202*/   /*Scope*/ 126|128,2/*382*/, /*->23586*/
/*23204*/     OPC_MoveChild, 1,
/*23206*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23398
/*23211*/       OPC_RecordChild0, // #1 = $Vd
/*23212*/       OPC_Scope, 45, /*->23259*/ // 4 children in Scope
/*23214*/         OPC_CheckChild0Type, MVT::v8i8,
/*23216*/         OPC_RecordChild1, // #2 = $lane
/*23217*/         OPC_MoveChild, 1,
/*23219*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23222*/         OPC_MoveParent,
/*23223*/         OPC_MoveParent,
/*23224*/         OPC_RecordChild2, // #3 = $Rn
/*23225*/         OPC_CheckChild2Type, MVT::i32,
/*23227*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23229*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23231*/         OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23235*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23238*/         OPC_EmitMergeInputChains1_0,
/*23239*/         OPC_EmitConvertToTarget, 2,
/*23241*/         OPC_EmitInteger, MVT::i32, 14, 
/*23244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23259*/       /*Scope*/ 45, /*->23305*/
/*23260*/         OPC_CheckChild0Type, MVT::v4i16,
/*23262*/         OPC_RecordChild1, // #2 = $lane
/*23263*/         OPC_MoveChild, 1,
/*23265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23268*/         OPC_MoveParent,
/*23269*/         OPC_MoveParent,
/*23270*/         OPC_RecordChild2, // #3 = $Rn
/*23271*/         OPC_CheckChild2Type, MVT::i32,
/*23273*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23275*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23277*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23281*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23284*/         OPC_EmitMergeInputChains1_0,
/*23285*/         OPC_EmitConvertToTarget, 2,
/*23287*/         OPC_EmitInteger, MVT::i32, 14, 
/*23290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23305*/       /*Scope*/ 45, /*->23351*/
/*23306*/         OPC_CheckChild0Type, MVT::v16i8,
/*23308*/         OPC_RecordChild1, // #2 = $lane
/*23309*/         OPC_MoveChild, 1,
/*23311*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23314*/         OPC_MoveParent,
/*23315*/         OPC_MoveParent,
/*23316*/         OPC_RecordChild2, // #3 = $addr
/*23317*/         OPC_CheckChild2Type, MVT::i32,
/*23319*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23321*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23323*/         OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23325*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23327*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23330*/         OPC_EmitMergeInputChains1_0,
/*23331*/         OPC_EmitConvertToTarget, 2,
/*23333*/         OPC_EmitInteger, MVT::i32, 14, 
/*23336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*23351*/       /*Scope*/ 45, /*->23397*/
/*23352*/         OPC_CheckChild0Type, MVT::v8i16,
/*23354*/         OPC_RecordChild1, // #2 = $lane
/*23355*/         OPC_MoveChild, 1,
/*23357*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23360*/         OPC_MoveParent,
/*23361*/         OPC_MoveParent,
/*23362*/         OPC_RecordChild2, // #3 = $addr
/*23363*/         OPC_CheckChild2Type, MVT::i32,
/*23365*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23367*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23369*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23371*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23373*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23376*/         OPC_EmitMergeInputChains1_0,
/*23377*/         OPC_EmitConvertToTarget, 2,
/*23379*/         OPC_EmitInteger, MVT::i32, 14, 
/*23382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*23397*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23585
/*23402*/       OPC_RecordChild0, // #1 = $Vd
/*23403*/       OPC_Scope, 45, /*->23450*/ // 4 children in Scope
/*23405*/         OPC_CheckChild0Type, MVT::v2i32,
/*23407*/         OPC_RecordChild1, // #2 = $lane
/*23408*/         OPC_MoveChild, 1,
/*23410*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23413*/         OPC_MoveParent,
/*23414*/         OPC_CheckType, MVT::i32,
/*23416*/         OPC_MoveParent,
/*23417*/         OPC_RecordChild2, // #3 = $Rn
/*23418*/         OPC_CheckChild2Type, MVT::i32,
/*23420*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23422*/         OPC_CheckPredicate, 35, // Predicate_store
/*23424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23426*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23429*/         OPC_EmitMergeInputChains1_0,
/*23430*/         OPC_EmitConvertToTarget, 2,
/*23432*/         OPC_EmitInteger, MVT::i32, 14, 
/*23435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23450*/       /*Scope*/ 45, /*->23496*/
/*23451*/         OPC_CheckChild0Type, MVT::v4i32,
/*23453*/         OPC_RecordChild1, // #2 = $lane
/*23454*/         OPC_MoveChild, 1,
/*23456*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23459*/         OPC_MoveParent,
/*23460*/         OPC_CheckType, MVT::i32,
/*23462*/         OPC_MoveParent,
/*23463*/         OPC_RecordChild2, // #3 = $addr
/*23464*/         OPC_CheckChild2Type, MVT::i32,
/*23466*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23468*/         OPC_CheckPredicate, 35, // Predicate_store
/*23470*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23472*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23475*/         OPC_EmitMergeInputChains1_0,
/*23476*/         OPC_EmitConvertToTarget, 2,
/*23478*/         OPC_EmitInteger, MVT::i32, 14, 
/*23481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*23496*/       /*Scope*/ 43, /*->23540*/
/*23497*/         OPC_CheckChild0Type, MVT::v2f32,
/*23499*/         OPC_RecordChild1, // #2 = $lane
/*23500*/         OPC_MoveChild, 1,
/*23502*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23505*/         OPC_MoveParent,
/*23506*/         OPC_CheckType, MVT::f32,
/*23508*/         OPC_MoveParent,
/*23509*/         OPC_RecordChild2, // #3 = $addr
/*23510*/         OPC_CheckChild2Type, MVT::i32,
/*23512*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23514*/         OPC_CheckPredicate, 35, // Predicate_store
/*23516*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23519*/         OPC_EmitMergeInputChains1_0,
/*23520*/         OPC_EmitConvertToTarget, 2,
/*23522*/         OPC_EmitInteger, MVT::i32, 14, 
/*23525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*23540*/       /*Scope*/ 43, /*->23584*/
/*23541*/         OPC_CheckChild0Type, MVT::v4f32,
/*23543*/         OPC_RecordChild1, // #2 = $lane
/*23544*/         OPC_MoveChild, 1,
/*23546*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23549*/         OPC_MoveParent,
/*23550*/         OPC_CheckType, MVT::f32,
/*23552*/         OPC_MoveParent,
/*23553*/         OPC_RecordChild2, // #3 = $addr
/*23554*/         OPC_CheckChild2Type, MVT::i32,
/*23556*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23558*/         OPC_CheckPredicate, 35, // Predicate_store
/*23560*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23563*/         OPC_EmitMergeInputChains1_0,
/*23564*/         OPC_EmitConvertToTarget, 2,
/*23566*/         OPC_EmitInteger, MVT::i32, 14, 
/*23569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*23584*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23586*/   /*Scope*/ 78|128,9/*1230*/, /*->24818*/
/*23588*/     OPC_RecordChild1, // #1 = $Rt
/*23589*/     OPC_Scope, 47|128,7/*943*/, /*->24535*/ // 4 children in Scope
/*23592*/       OPC_CheckChild1Type, MVT::i32,
/*23594*/       OPC_RecordChild2, // #2 = $shift
/*23595*/       OPC_Scope, 50|128,1/*178*/, /*->23776*/ // 4 children in Scope
/*23598*/         OPC_CheckChild2Type, MVT::i32,
/*23600*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23602*/         OPC_Scope, 26, /*->23630*/ // 4 children in Scope
/*23604*/           OPC_CheckPredicate, 35, // Predicate_store
/*23606*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23608*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23611*/           OPC_EmitMergeInputChains1_0,
/*23612*/           OPC_EmitInteger, MVT::i32, 14, 
/*23615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23618*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*23630*/         /*Scope*/ 58, /*->23689*/
/*23631*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23633*/           OPC_Scope, 26, /*->23661*/ // 2 children in Scope
/*23635*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23637*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23639*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23642*/             OPC_EmitMergeInputChains1_0,
/*23643*/             OPC_EmitInteger, MVT::i32, 14, 
/*23646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23649*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*23661*/           /*Scope*/ 26, /*->23688*/
/*23662*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23664*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23666*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*23669*/             OPC_EmitMergeInputChains1_0,
/*23670*/             OPC_EmitInteger, MVT::i32, 14, 
/*23673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*23688*/           0, /*End of Scope*/
/*23689*/         /*Scope*/ 26, /*->23716*/
/*23690*/           OPC_CheckPredicate, 35, // Predicate_store
/*23692*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23694*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23697*/           OPC_EmitMergeInputChains1_0,
/*23698*/           OPC_EmitInteger, MVT::i32, 14, 
/*23701*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23704*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23716*/         /*Scope*/ 58, /*->23775*/
/*23717*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23719*/           OPC_Scope, 26, /*->23747*/ // 2 children in Scope
/*23721*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23723*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23725*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23728*/             OPC_EmitMergeInputChains1_0,
/*23729*/             OPC_EmitInteger, MVT::i32, 14, 
/*23732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23735*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23747*/           /*Scope*/ 26, /*->23774*/
/*23748*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23750*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23752*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23755*/             OPC_EmitMergeInputChains1_0,
/*23756*/             OPC_EmitInteger, MVT::i32, 14, 
/*23759*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23762*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23774*/           0, /*End of Scope*/
/*23775*/         0, /*End of Scope*/
/*23776*/       /*Scope*/ 106, /*->23883*/
/*23777*/         OPC_RecordChild3, // #3 = $offset
/*23778*/         OPC_CheckChild3Type, MVT::i32,
/*23780*/         OPC_CheckType, MVT::i32,
/*23782*/         OPC_Scope, 31, /*->23815*/ // 2 children in Scope
/*23784*/           OPC_CheckPredicate, 32, // Predicate_istore
/*23786*/           OPC_CheckPredicate, 33, // Predicate_post_store
/*23788*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23790*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23793*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23796*/           OPC_EmitMergeInputChains1_0,
/*23797*/           OPC_EmitInteger, MVT::i32, 14, 
/*23800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23815*/         /*Scope*/ 66, /*->23882*/
/*23816*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*23818*/           OPC_CheckPredicate, 29, // Predicate_post_truncst
/*23820*/           OPC_Scope, 29, /*->23851*/ // 2 children in Scope
/*23822*/             OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*23824*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23826*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23829*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23832*/             OPC_EmitMergeInputChains1_0,
/*23833*/             OPC_EmitInteger, MVT::i32, 14, 
/*23836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23839*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23851*/           /*Scope*/ 29, /*->23881*/
/*23852*/             OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*23854*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23856*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23859*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23862*/             OPC_EmitMergeInputChains1_0,
/*23863*/             OPC_EmitInteger, MVT::i32, 14, 
/*23866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23869*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23881*/           0, /*End of Scope*/
/*23882*/         0, /*End of Scope*/
/*23883*/       /*Scope*/ 19|128,3/*403*/, /*->24288*/
/*23885*/         OPC_CheckChild2Type, MVT::i32,
/*23887*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23889*/         OPC_Scope, 25, /*->23916*/ // 6 children in Scope
/*23891*/           OPC_CheckPredicate, 35, // Predicate_store
/*23893*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23895*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23898*/           OPC_EmitMergeInputChains1_0,
/*23899*/           OPC_EmitInteger, MVT::i32, 14, 
/*23902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23905*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*23916*/         /*Scope*/ 27, /*->23944*/
/*23917*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23919*/           OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23921*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23923*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23926*/           OPC_EmitMergeInputChains1_0,
/*23927*/           OPC_EmitInteger, MVT::i32, 14, 
/*23930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23933*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*23944*/         /*Scope*/ 50, /*->23995*/
/*23945*/           OPC_CheckPredicate, 35, // Predicate_store
/*23947*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23949*/           OPC_Scope, 21, /*->23972*/ // 2 children in Scope
/*23951*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*23954*/             OPC_EmitMergeInputChains1_0,
/*23955*/             OPC_EmitInteger, MVT::i32, 14, 
/*23958*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23961*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*23972*/           /*Scope*/ 21, /*->23994*/
/*23973*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*23976*/             OPC_EmitMergeInputChains1_0,
/*23977*/             OPC_EmitInteger, MVT::i32, 14, 
/*23980*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23983*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*23994*/           0, /*End of Scope*/
/*23995*/         /*Scope*/ 106, /*->24102*/
/*23996*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23998*/           OPC_Scope, 50, /*->24050*/ // 2 children in Scope
/*24000*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*24002*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24004*/             OPC_Scope, 21, /*->24027*/ // 2 children in Scope
/*24006*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*24009*/               OPC_EmitMergeInputChains1_0,
/*24010*/               OPC_EmitInteger, MVT::i32, 14, 
/*24013*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24016*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*24027*/             /*Scope*/ 21, /*->24049*/
/*24028*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*24031*/               OPC_EmitMergeInputChains1_0,
/*24032*/               OPC_EmitInteger, MVT::i32, 14, 
/*24035*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24038*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*24049*/             0, /*End of Scope*/
/*24050*/           /*Scope*/ 50, /*->24101*/
/*24051*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*24053*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24055*/             OPC_Scope, 21, /*->24078*/ // 2 children in Scope
/*24057*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*24060*/               OPC_EmitMergeInputChains1_0,
/*24061*/               OPC_EmitInteger, MVT::i32, 14, 
/*24064*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24067*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*24078*/             /*Scope*/ 21, /*->24100*/
/*24079*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*24082*/               OPC_EmitMergeInputChains1_0,
/*24083*/               OPC_EmitInteger, MVT::i32, 14, 
/*24086*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24089*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*24100*/             0, /*End of Scope*/
/*24101*/           0, /*End of Scope*/
/*24102*/         /*Scope*/ 77, /*->24180*/
/*24103*/           OPC_CheckPredicate, 35, // Predicate_store
/*24105*/           OPC_Scope, 23, /*->24130*/ // 2 children in Scope
/*24107*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24109*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*24112*/             OPC_EmitMergeInputChains1_0,
/*24113*/             OPC_EmitInteger, MVT::i32, 14, 
/*24116*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24119*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*24130*/           /*Scope*/ 48, /*->24179*/
/*24131*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24133*/             OPC_Scope, 21, /*->24156*/ // 2 children in Scope
/*24135*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24138*/               OPC_EmitMergeInputChains1_0,
/*24139*/               OPC_EmitInteger, MVT::i32, 14, 
/*24142*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24145*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24156*/             /*Scope*/ 21, /*->24178*/
/*24157*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24160*/               OPC_EmitMergeInputChains1_0,
/*24161*/               OPC_EmitInteger, MVT::i32, 14, 
/*24164*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24167*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24178*/             0, /*End of Scope*/
/*24179*/           0, /*End of Scope*/
/*24180*/         /*Scope*/ 106, /*->24287*/
/*24181*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*24183*/           OPC_Scope, 50, /*->24235*/ // 2 children in Scope
/*24185*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*24187*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24189*/             OPC_Scope, 21, /*->24212*/ // 2 children in Scope
/*24191*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24194*/               OPC_EmitMergeInputChains1_0,
/*24195*/               OPC_EmitInteger, MVT::i32, 14, 
/*24198*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24201*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24212*/             /*Scope*/ 21, /*->24234*/
/*24213*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24216*/               OPC_EmitMergeInputChains1_0,
/*24217*/               OPC_EmitInteger, MVT::i32, 14, 
/*24220*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24223*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24234*/             0, /*End of Scope*/
/*24235*/           /*Scope*/ 50, /*->24286*/
/*24236*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*24238*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24240*/             OPC_Scope, 21, /*->24263*/ // 2 children in Scope
/*24242*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24245*/               OPC_EmitMergeInputChains1_0,
/*24246*/               OPC_EmitInteger, MVT::i32, 14, 
/*24249*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24252*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24263*/             /*Scope*/ 21, /*->24285*/
/*24264*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24267*/               OPC_EmitMergeInputChains1_0,
/*24268*/               OPC_EmitInteger, MVT::i32, 14, 
/*24271*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24274*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24285*/             0, /*End of Scope*/
/*24286*/           0, /*End of Scope*/
/*24287*/         0, /*End of Scope*/
/*24288*/       /*Scope*/ 116|128,1/*244*/, /*->24534*/
/*24290*/         OPC_RecordChild3, // #3 = $offset
/*24291*/         OPC_CheckChild3Type, MVT::i32,
/*24293*/         OPC_CheckType, MVT::i32,
/*24295*/         OPC_Scope, 56, /*->24353*/ // 4 children in Scope
/*24297*/           OPC_CheckPredicate, 32, // Predicate_istore
/*24299*/           OPC_CheckPredicate, 39, // Predicate_pre_store
/*24301*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24303*/           OPC_Scope, 23, /*->24328*/ // 2 children in Scope
/*24305*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24308*/             OPC_EmitMergeInputChains1_0,
/*24309*/             OPC_EmitInteger, MVT::i32, 14, 
/*24312*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24315*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24328*/           /*Scope*/ 23, /*->24352*/
/*24329*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24332*/             OPC_EmitMergeInputChains1_0,
/*24333*/             OPC_EmitInteger, MVT::i32, 14, 
/*24336*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24339*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24352*/           0, /*End of Scope*/
/*24353*/         /*Scope*/ 89, /*->24443*/
/*24354*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*24356*/           OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*24358*/           OPC_Scope, 54, /*->24414*/ // 2 children in Scope
/*24360*/             OPC_CheckPredicate, 41, // Predicate_pre_truncsti8
/*24362*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24364*/             OPC_Scope, 23, /*->24389*/ // 2 children in Scope
/*24366*/               OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24369*/               OPC_EmitMergeInputChains1_0,
/*24370*/               OPC_EmitInteger, MVT::i32, 14, 
/*24373*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24376*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24389*/             /*Scope*/ 23, /*->24413*/
/*24390*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24393*/               OPC_EmitMergeInputChains1_0,
/*24394*/               OPC_EmitInteger, MVT::i32, 14, 
/*24397*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24400*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24413*/             0, /*End of Scope*/
/*24414*/           /*Scope*/ 27, /*->24442*/
/*24415*/             OPC_CheckPredicate, 42, // Predicate_pre_truncsti16
/*24417*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24419*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*24422*/             OPC_EmitMergeInputChains1_0,
/*24423*/             OPC_EmitInteger, MVT::i32, 14, 
/*24426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24429*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*24442*/           0, /*End of Scope*/
/*24443*/         /*Scope*/ 28, /*->24472*/
/*24444*/           OPC_CheckPredicate, 32, // Predicate_istore
/*24446*/           OPC_CheckPredicate, 39, // Predicate_pre_store
/*24448*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24450*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24453*/           OPC_EmitMergeInputChains1_0,
/*24454*/           OPC_EmitInteger, MVT::i32, 14, 
/*24457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24472*/         /*Scope*/ 60, /*->24533*/
/*24473*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*24475*/           OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*24477*/           OPC_Scope, 26, /*->24505*/ // 2 children in Scope
/*24479*/             OPC_CheckPredicate, 41, // Predicate_pre_truncsti8
/*24481*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24483*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24486*/             OPC_EmitMergeInputChains1_0,
/*24487*/             OPC_EmitInteger, MVT::i32, 14, 
/*24490*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24493*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24505*/           /*Scope*/ 26, /*->24532*/
/*24506*/             OPC_CheckPredicate, 42, // Predicate_pre_truncsti16
/*24508*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24510*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24513*/             OPC_EmitMergeInputChains1_0,
/*24514*/             OPC_EmitInteger, MVT::i32, 14, 
/*24517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24520*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24532*/           0, /*End of Scope*/
/*24533*/         0, /*End of Scope*/
/*24534*/       0, /*End of Scope*/
/*24535*/     /*Scope*/ 115, /*->24651*/
/*24536*/       OPC_CheckChild1Type, MVT::f64,
/*24538*/       OPC_RecordChild2, // #2 = $addr
/*24539*/       OPC_CheckChild2Type, MVT::i32,
/*24541*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24543*/       OPC_CheckPredicate, 35, // Predicate_store
/*24545*/       OPC_Scope, 25, /*->24572*/ // 4 children in Scope
/*24547*/         OPC_CheckPredicate, 43, // Predicate_alignedstore32
/*24549*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24551*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24554*/         OPC_EmitMergeInputChains1_0,
/*24555*/         OPC_EmitInteger, MVT::i32, 14, 
/*24558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*24572*/       /*Scope*/ 25, /*->24598*/
/*24573*/         OPC_CheckPredicate, 44, // Predicate_hword_alignedstore
/*24575*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24577*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24580*/         OPC_EmitMergeInputChains1_0,
/*24581*/         OPC_EmitInteger, MVT::i32, 14, 
/*24584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*24598*/       /*Scope*/ 25, /*->24624*/
/*24599*/         OPC_CheckPredicate, 45, // Predicate_byte_alignedstore
/*24601*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24603*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24606*/         OPC_EmitMergeInputChains1_0,
/*24607*/         OPC_EmitInteger, MVT::i32, 14, 
/*24610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*24624*/       /*Scope*/ 25, /*->24650*/
/*24625*/         OPC_CheckPredicate, 46, // Predicate_non_word_alignedstore
/*24627*/         OPC_CheckPatternPredicate, 22, // (TLI.isBigEndian())
/*24629*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24632*/         OPC_EmitMergeInputChains1_0,
/*24633*/         OPC_EmitInteger, MVT::i32, 14, 
/*24636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*24650*/       0, /*End of Scope*/
/*24651*/     /*Scope*/ 32, /*->24684*/
/*24652*/       OPC_CheckChild1Type, MVT::f32,
/*24654*/       OPC_RecordChild2, // #2 = $addr
/*24655*/       OPC_CheckChild2Type, MVT::i32,
/*24657*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24659*/       OPC_CheckPredicate, 35, // Predicate_store
/*24661*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24663*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24666*/       OPC_EmitMergeInputChains1_0,
/*24667*/       OPC_EmitInteger, MVT::i32, 14, 
/*24670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*24684*/     /*Scope*/ 3|128,1/*131*/, /*->24817*/
/*24686*/       OPC_CheckChild1Type, MVT::v2f64,
/*24688*/       OPC_RecordChild2, // #2 = $addr
/*24689*/       OPC_CheckChild2Type, MVT::i32,
/*24691*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24693*/       OPC_CheckPredicate, 35, // Predicate_store
/*24695*/       OPC_Scope, 23, /*->24720*/ // 5 children in Scope
/*24697*/         OPC_CheckPredicate, 47, // Predicate_dword_alignedstore
/*24699*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24702*/         OPC_EmitMergeInputChains1_0,
/*24703*/         OPC_EmitInteger, MVT::i32, 14, 
/*24706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24720*/       /*Scope*/ 23, /*->24744*/
/*24721*/         OPC_CheckPredicate, 48, // Predicate_word_alignedstore
/*24723*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24726*/         OPC_EmitMergeInputChains1_0,
/*24727*/         OPC_EmitInteger, MVT::i32, 14, 
/*24730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24744*/       /*Scope*/ 25, /*->24770*/
/*24745*/         OPC_CheckPredicate, 44, // Predicate_hword_alignedstore
/*24747*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24749*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24752*/         OPC_EmitMergeInputChains1_0,
/*24753*/         OPC_EmitInteger, MVT::i32, 14, 
/*24756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24770*/       /*Scope*/ 25, /*->24796*/
/*24771*/         OPC_CheckPredicate, 45, // Predicate_byte_alignedstore
/*24773*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24775*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24778*/         OPC_EmitMergeInputChains1_0,
/*24779*/         OPC_EmitInteger, MVT::i32, 14, 
/*24782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24796*/       /*Scope*/ 19, /*->24816*/
/*24797*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24799*/         OPC_EmitMergeInputChains1_0,
/*24800*/         OPC_EmitInteger, MVT::i32, 14, 
/*24803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*24816*/       0, /*End of Scope*/
/*24817*/     0, /*End of Scope*/
/*24818*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 77|128,11/*1485*/,  TARGET_VAL(ARMISD::CMPZ),// ->26308
/*24823*/   OPC_Scope, 6|128,1/*134*/, /*->24960*/ // 12 children in Scope
/*24826*/     OPC_MoveChild, 0,
/*24828*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->24894
/*24832*/       OPC_RecordChild0, // #0 = $Rn
/*24833*/       OPC_RecordChild1, // #1 = $shift
/*24834*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*24836*/       OPC_CheckType, MVT::i32,
/*24838*/       OPC_MoveParent,
/*24839*/       OPC_MoveChild, 1,
/*24841*/       OPC_CheckInteger, 0, 
/*24843*/       OPC_MoveParent,
/*24844*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24846*/       OPC_Scope, 22, /*->24870*/ // 2 children in Scope
/*24848*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24851*/         OPC_EmitInteger, MVT::i32, 14, 
/*24854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24870*/       /*Scope*/ 22, /*->24893*/
/*24871*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24874*/         OPC_EmitInteger, MVT::i32, 14, 
/*24877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24893*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->24959
/*24897*/       OPC_RecordChild0, // #0 = $Rn
/*24898*/       OPC_RecordChild1, // #1 = $shift
/*24899*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*24901*/       OPC_CheckType, MVT::i32,
/*24903*/       OPC_MoveParent,
/*24904*/       OPC_MoveChild, 1,
/*24906*/       OPC_CheckInteger, 0, 
/*24908*/       OPC_MoveParent,
/*24909*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24911*/       OPC_Scope, 22, /*->24935*/ // 2 children in Scope
/*24913*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24916*/         OPC_EmitInteger, MVT::i32, 14, 
/*24919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24935*/       /*Scope*/ 22, /*->24958*/
/*24936*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24939*/         OPC_EmitInteger, MVT::i32, 14, 
/*24942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24958*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24960*/   /*Scope*/ 39, /*->25000*/
/*24961*/     OPC_RecordChild0, // #0 = $Rn
/*24962*/     OPC_CheckChild0Type, MVT::i32,
/*24964*/     OPC_MoveChild, 1,
/*24966*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24969*/     OPC_MoveChild, 0,
/*24971*/     OPC_CheckInteger, 0, 
/*24973*/     OPC_MoveParent,
/*24974*/     OPC_RecordChild1, // #1 = $shift
/*24975*/     OPC_MoveParent,
/*24976*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24978*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24981*/     OPC_EmitInteger, MVT::i32, 14, 
/*24984*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24987*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25000*/   /*Scope*/ 11|128,2/*267*/, /*->25269*/
/*25002*/     OPC_MoveChild, 0,
/*25004*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->25042
/*25008*/       OPC_MoveChild, 0,
/*25010*/       OPC_CheckInteger, 0, 
/*25012*/       OPC_MoveParent,
/*25013*/       OPC_RecordChild1, // #0 = $shift
/*25014*/       OPC_CheckType, MVT::i32,
/*25016*/       OPC_MoveParent,
/*25017*/       OPC_RecordChild1, // #1 = $Rn
/*25018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25020*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25023*/       OPC_EmitInteger, MVT::i32, 14, 
/*25026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->25155
/*25045*/       OPC_RecordChild0, // #0 = $Rn
/*25046*/       OPC_RecordChild1, // #1 = $shift
/*25047*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25049*/       OPC_CheckType, MVT::i32,
/*25051*/       OPC_MoveParent,
/*25052*/       OPC_MoveChild, 1,
/*25054*/       OPC_CheckInteger, 0, 
/*25056*/       OPC_MoveParent,
/*25057*/       OPC_Scope, 23, /*->25082*/ // 4 children in Scope
/*25059*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25061*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25064*/         OPC_EmitInteger, MVT::i32, 14, 
/*25067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25082*/       /*Scope*/ 23, /*->25106*/
/*25083*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25085*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25088*/         OPC_EmitInteger, MVT::i32, 14, 
/*25091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25106*/       /*Scope*/ 23, /*->25130*/
/*25107*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25109*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25112*/         OPC_EmitInteger, MVT::i32, 14, 
/*25115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25130*/       /*Scope*/ 23, /*->25154*/
/*25131*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25133*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25136*/         OPC_EmitInteger, MVT::i32, 14, 
/*25139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25154*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->25268
/*25158*/       OPC_RecordChild0, // #0 = $Rn
/*25159*/       OPC_RecordChild1, // #1 = $shift
/*25160*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25162*/       OPC_CheckType, MVT::i32,
/*25164*/       OPC_MoveParent,
/*25165*/       OPC_MoveChild, 1,
/*25167*/       OPC_CheckInteger, 0, 
/*25169*/       OPC_MoveParent,
/*25170*/       OPC_Scope, 23, /*->25195*/ // 4 children in Scope
/*25172*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25174*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25177*/         OPC_EmitInteger, MVT::i32, 14, 
/*25180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25195*/       /*Scope*/ 23, /*->25219*/
/*25196*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25198*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25201*/         OPC_EmitInteger, MVT::i32, 14, 
/*25204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25219*/       /*Scope*/ 23, /*->25243*/
/*25220*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25222*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25225*/         OPC_EmitInteger, MVT::i32, 14, 
/*25228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25243*/       /*Scope*/ 23, /*->25267*/
/*25244*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25246*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25249*/         OPC_EmitInteger, MVT::i32, 14, 
/*25252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25267*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25269*/   /*Scope*/ 65, /*->25335*/
/*25270*/     OPC_RecordChild0, // #0 = $Rn
/*25271*/     OPC_CheckChild0Type, MVT::i32,
/*25273*/     OPC_MoveChild, 1,
/*25275*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25278*/     OPC_MoveChild, 0,
/*25280*/     OPC_CheckInteger, 0, 
/*25282*/     OPC_MoveParent,
/*25283*/     OPC_RecordChild1, // #1 = $shift
/*25284*/     OPC_MoveParent,
/*25285*/     OPC_Scope, 23, /*->25310*/ // 2 children in Scope
/*25287*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25289*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25292*/       OPC_EmitInteger, MVT::i32, 14, 
/*25295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25310*/     /*Scope*/ 23, /*->25334*/
/*25311*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25313*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25316*/       OPC_EmitInteger, MVT::i32, 14, 
/*25319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25334*/     0, /*End of Scope*/
/*25335*/   /*Scope*/ 103|128,1/*231*/, /*->25568*/
/*25337*/     OPC_MoveChild, 0,
/*25339*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->25403
/*25343*/       OPC_MoveChild, 0,
/*25345*/       OPC_CheckInteger, 0, 
/*25347*/       OPC_MoveParent,
/*25348*/       OPC_RecordChild1, // #0 = $shift
/*25349*/       OPC_CheckType, MVT::i32,
/*25351*/       OPC_MoveParent,
/*25352*/       OPC_RecordChild1, // #1 = $Rn
/*25353*/       OPC_Scope, 23, /*->25378*/ // 2 children in Scope
/*25355*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25357*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25360*/         OPC_EmitInteger, MVT::i32, 14, 
/*25363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25378*/       /*Scope*/ 23, /*->25402*/
/*25379*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25381*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25384*/         OPC_EmitInteger, MVT::i32, 14, 
/*25387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25402*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->25485
/*25406*/       OPC_RecordChild0, // #0 = $Rn
/*25407*/       OPC_RecordChild1, // #1 = $imm
/*25408*/       OPC_MoveChild, 1,
/*25410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25413*/       OPC_Scope, 34, /*->25449*/ // 2 children in Scope
/*25415*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25417*/         OPC_MoveParent,
/*25418*/         OPC_CheckPredicate, 49, // Predicate_and_su
/*25420*/         OPC_CheckType, MVT::i32,
/*25422*/         OPC_MoveParent,
/*25423*/         OPC_MoveChild, 1,
/*25425*/         OPC_CheckInteger, 0, 
/*25427*/         OPC_MoveParent,
/*25428*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25430*/         OPC_EmitConvertToTarget, 1,
/*25432*/         OPC_EmitInteger, MVT::i32, 14, 
/*25435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25449*/       /*Scope*/ 34, /*->25484*/
/*25450*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25452*/         OPC_MoveParent,
/*25453*/         OPC_CheckPredicate, 49, // Predicate_and_su
/*25455*/         OPC_CheckType, MVT::i32,
/*25457*/         OPC_MoveParent,
/*25458*/         OPC_MoveChild, 1,
/*25460*/         OPC_CheckInteger, 0, 
/*25462*/         OPC_MoveParent,
/*25463*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25465*/         OPC_EmitConvertToTarget, 1,
/*25467*/         OPC_EmitInteger, MVT::i32, 14, 
/*25470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25484*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->25567
/*25488*/       OPC_RecordChild0, // #0 = $Rn
/*25489*/       OPC_RecordChild1, // #1 = $imm
/*25490*/       OPC_MoveChild, 1,
/*25492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25495*/       OPC_Scope, 34, /*->25531*/ // 2 children in Scope
/*25497*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25499*/         OPC_MoveParent,
/*25500*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25502*/         OPC_CheckType, MVT::i32,
/*25504*/         OPC_MoveParent,
/*25505*/         OPC_MoveChild, 1,
/*25507*/         OPC_CheckInteger, 0, 
/*25509*/         OPC_MoveParent,
/*25510*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25512*/         OPC_EmitConvertToTarget, 1,
/*25514*/         OPC_EmitInteger, MVT::i32, 14, 
/*25517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25531*/       /*Scope*/ 34, /*->25566*/
/*25532*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25534*/         OPC_MoveParent,
/*25535*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25537*/         OPC_CheckType, MVT::i32,
/*25539*/         OPC_MoveParent,
/*25540*/         OPC_MoveChild, 1,
/*25542*/         OPC_CheckInteger, 0, 
/*25544*/         OPC_MoveParent,
/*25545*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25547*/         OPC_EmitConvertToTarget, 1,
/*25549*/         OPC_EmitInteger, MVT::i32, 14, 
/*25552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25566*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25568*/   /*Scope*/ 76, /*->25645*/
/*25569*/     OPC_RecordChild0, // #0 = $src
/*25570*/     OPC_CheckChild0Type, MVT::i32,
/*25572*/     OPC_RecordChild1, // #1 = $rhs
/*25573*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25575*/     OPC_Scope, 22, /*->25599*/ // 3 children in Scope
/*25577*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*25580*/       OPC_EmitInteger, MVT::i32, 14, 
/*25583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25599*/     /*Scope*/ 22, /*->25622*/
/*25600*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*25603*/       OPC_EmitInteger, MVT::i32, 14, 
/*25606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25622*/     /*Scope*/ 21, /*->25644*/
/*25623*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*25626*/       OPC_EmitInteger, MVT::i32, 14, 
/*25629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25644*/     0, /*End of Scope*/
/*25645*/   /*Scope*/ 95, /*->25741*/
/*25646*/     OPC_MoveChild, 0,
/*25648*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->25706
/*25652*/       OPC_RecordChild0, // #0 = $Rn
/*25653*/       OPC_RecordChild1, // #1 = $Rm
/*25654*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25656*/       OPC_CheckType, MVT::i32,
/*25658*/       OPC_MoveParent,
/*25659*/       OPC_MoveChild, 1,
/*25661*/       OPC_CheckInteger, 0, 
/*25663*/       OPC_MoveParent,
/*25664*/       OPC_Scope, 19, /*->25685*/ // 2 children in Scope
/*25666*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25668*/         OPC_EmitInteger, MVT::i32, 14, 
/*25671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25685*/       /*Scope*/ 19, /*->25705*/
/*25686*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25688*/         OPC_EmitInteger, MVT::i32, 14, 
/*25691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25705*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->25740
/*25709*/       OPC_RecordChild0, // #0 = $Rn
/*25710*/       OPC_RecordChild1, // #1 = $Rm
/*25711*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25713*/       OPC_CheckType, MVT::i32,
/*25715*/       OPC_MoveParent,
/*25716*/       OPC_MoveChild, 1,
/*25718*/       OPC_CheckInteger, 0, 
/*25720*/       OPC_MoveParent,
/*25721*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25723*/       OPC_EmitInteger, MVT::i32, 14, 
/*25726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*25741*/   /*Scope*/ 27, /*->25769*/
/*25742*/     OPC_RecordChild0, // #0 = $lhs
/*25743*/     OPC_CheckChild0Type, MVT::i32,
/*25745*/     OPC_RecordChild1, // #1 = $rhs
/*25746*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25748*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25751*/     OPC_EmitInteger, MVT::i32, 14, 
/*25754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25769*/   /*Scope*/ 102, /*->25872*/
/*25770*/     OPC_MoveChild, 0,
/*25772*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->25822
/*25776*/       OPC_RecordChild0, // #0 = $Rn
/*25777*/       OPC_RecordChild1, // #1 = $Rm
/*25778*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25780*/       OPC_CheckType, MVT::i32,
/*25782*/       OPC_MoveParent,
/*25783*/       OPC_MoveChild, 1,
/*25785*/       OPC_CheckInteger, 0, 
/*25787*/       OPC_MoveParent,
/*25788*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25790*/       OPC_EmitInteger, MVT::i32, 14, 
/*25793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25796*/       OPC_Scope, 11, /*->25809*/ // 2 children in Scope
/*25798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25809*/       /*Scope*/ 11, /*->25821*/
/*25810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25821*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->25871
/*25825*/       OPC_RecordChild0, // #0 = $Rn
/*25826*/       OPC_RecordChild1, // #1 = $Rm
/*25827*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25829*/       OPC_CheckType, MVT::i32,
/*25831*/       OPC_MoveParent,
/*25832*/       OPC_MoveChild, 1,
/*25834*/       OPC_CheckInteger, 0, 
/*25836*/       OPC_MoveParent,
/*25837*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25839*/       OPC_EmitInteger, MVT::i32, 14, 
/*25842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25845*/       OPC_Scope, 11, /*->25858*/ // 2 children in Scope
/*25847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25858*/       /*Scope*/ 11, /*->25870*/
/*25859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25870*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25872*/   /*Scope*/ 4|128,1/*132*/, /*->26006*/
/*25874*/     OPC_RecordChild0, // #0 = $rhs
/*25875*/     OPC_CheckChild0Type, MVT::i32,
/*25877*/     OPC_Scope, 51, /*->25930*/ // 2 children in Scope
/*25879*/       OPC_RecordChild1, // #1 = $src
/*25880*/       OPC_Scope, 23, /*->25905*/ // 2 children in Scope
/*25882*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25884*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25887*/         OPC_EmitInteger, MVT::i32, 14, 
/*25890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25905*/       /*Scope*/ 23, /*->25929*/
/*25906*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25908*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25911*/         OPC_EmitInteger, MVT::i32, 14, 
/*25914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25929*/       0, /*End of Scope*/
/*25930*/     /*Scope*/ 74, /*->26005*/
/*25931*/       OPC_MoveChild, 1,
/*25933*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25936*/       OPC_MoveChild, 0,
/*25938*/       OPC_CheckInteger, 0, 
/*25940*/       OPC_MoveParent,
/*25941*/       OPC_RecordChild1, // #1 = $Rm
/*25942*/       OPC_MoveParent,
/*25943*/       OPC_Scope, 19, /*->25964*/ // 3 children in Scope
/*25945*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25947*/         OPC_EmitInteger, MVT::i32, 14, 
/*25950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25964*/       /*Scope*/ 19, /*->25984*/
/*25965*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25967*/         OPC_EmitInteger, MVT::i32, 14, 
/*25970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25984*/       /*Scope*/ 19, /*->26004*/
/*25985*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25987*/         OPC_EmitInteger, MVT::i32, 14, 
/*25990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26004*/       0, /*End of Scope*/
/*26005*/     0, /*End of Scope*/
/*26006*/   /*Scope*/ 77, /*->26084*/
/*26007*/     OPC_MoveChild, 0,
/*26009*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26012*/     OPC_MoveChild, 0,
/*26014*/     OPC_CheckInteger, 0, 
/*26016*/     OPC_MoveParent,
/*26017*/     OPC_RecordChild1, // #0 = $Rm
/*26018*/     OPC_CheckType, MVT::i32,
/*26020*/     OPC_MoveParent,
/*26021*/     OPC_RecordChild1, // #1 = $Rn
/*26022*/     OPC_Scope, 19, /*->26043*/ // 3 children in Scope
/*26024*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26026*/       OPC_EmitInteger, MVT::i32, 14, 
/*26029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26043*/     /*Scope*/ 19, /*->26063*/
/*26044*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26046*/       OPC_EmitInteger, MVT::i32, 14, 
/*26049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26063*/     /*Scope*/ 19, /*->26083*/
/*26064*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26066*/       OPC_EmitInteger, MVT::i32, 14, 
/*26069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26083*/     0, /*End of Scope*/
/*26084*/   /*Scope*/ 93|128,1/*221*/, /*->26307*/
/*26086*/     OPC_RecordChild0, // #0 = $src
/*26087*/     OPC_CheckChild0Type, MVT::i32,
/*26089*/     OPC_RecordChild1, // #1 = $imm
/*26090*/     OPC_Scope, 10|128,1/*138*/, /*->26231*/ // 4 children in Scope
/*26093*/       OPC_MoveChild, 1,
/*26095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26098*/       OPC_Scope, 24, /*->26124*/ // 5 children in Scope
/*26100*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*26102*/         OPC_MoveParent,
/*26103*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26105*/         OPC_EmitConvertToTarget, 1,
/*26107*/         OPC_EmitInteger, MVT::i32, 14, 
/*26110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26124*/       /*Scope*/ 27, /*->26152*/
/*26125*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26127*/         OPC_MoveParent,
/*26128*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26130*/         OPC_EmitConvertToTarget, 1,
/*26132*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*26135*/         OPC_EmitInteger, MVT::i32, 14, 
/*26138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26152*/       /*Scope*/ 24, /*->26177*/
/*26153*/         OPC_CheckPredicate, 51, // Predicate_imm0_255
/*26155*/         OPC_MoveParent,
/*26156*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26158*/         OPC_EmitConvertToTarget, 1,
/*26160*/         OPC_EmitInteger, MVT::i32, 14, 
/*26163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26177*/       /*Scope*/ 24, /*->26202*/
/*26178*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26180*/         OPC_MoveParent,
/*26181*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26183*/         OPC_EmitConvertToTarget, 1,
/*26185*/         OPC_EmitInteger, MVT::i32, 14, 
/*26188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26202*/       /*Scope*/ 27, /*->26230*/
/*26203*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26205*/         OPC_MoveParent,
/*26206*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26208*/         OPC_EmitConvertToTarget, 1,
/*26210*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*26213*/         OPC_EmitInteger, MVT::i32, 14, 
/*26216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26230*/       0, /*End of Scope*/
/*26231*/     /*Scope*/ 19, /*->26251*/
/*26232*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26234*/       OPC_EmitInteger, MVT::i32, 14, 
/*26237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26251*/     /*Scope*/ 19, /*->26271*/
/*26252*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26254*/       OPC_EmitInteger, MVT::i32, 14, 
/*26257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26271*/     /*Scope*/ 34, /*->26306*/
/*26272*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26274*/       OPC_EmitInteger, MVT::i32, 14, 
/*26277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26280*/       OPC_Scope, 11, /*->26293*/ // 2 children in Scope
/*26282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26293*/       /*Scope*/ 11, /*->26305*/
/*26294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26305*/       0, /*End of Scope*/
/*26306*/     0, /*End of Scope*/
/*26307*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 113|128,37/*4849*/,  TARGET_VAL(ISD::LOAD),// ->31161
/*26312*/   OPC_RecordMemRef,
/*26313*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*26314*/   OPC_Scope, 74|128,1/*202*/, /*->26519*/ // 5 children in Scope
/*26317*/     OPC_RecordChild1, // #1 = $addr
/*26318*/     OPC_CheckChild1Type, MVT::i32,
/*26320*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26322*/     OPC_CheckType, MVT::i32,
/*26324*/     OPC_Scope, 25, /*->26351*/ // 3 children in Scope
/*26326*/       OPC_CheckPredicate, 27, // Predicate_load
/*26328*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26330*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26333*/       OPC_EmitMergeInputChains1_0,
/*26334*/       OPC_EmitInteger, MVT::i32, 14, 
/*26337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26351*/     /*Scope*/ 56, /*->26408*/
/*26352*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26354*/       OPC_Scope, 25, /*->26381*/ // 2 children in Scope
/*26356*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26358*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26360*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26363*/         OPC_EmitMergeInputChains1_0,
/*26364*/         OPC_EmitInteger, MVT::i32, 14, 
/*26367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26381*/       /*Scope*/ 25, /*->26407*/
/*26382*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26384*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26386*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26389*/         OPC_EmitMergeInputChains1_0,
/*26390*/         OPC_EmitInteger, MVT::i32, 14, 
/*26393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26407*/       0, /*End of Scope*/
/*26408*/     /*Scope*/ 109, /*->26518*/
/*26409*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26411*/       OPC_Scope, 25, /*->26438*/ // 3 children in Scope
/*26413*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26415*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26417*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26420*/         OPC_EmitMergeInputChains1_0,
/*26421*/         OPC_EmitInteger, MVT::i32, 14, 
/*26424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26438*/       /*Scope*/ 52, /*->26491*/
/*26439*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26441*/         OPC_Scope, 23, /*->26466*/ // 2 children in Scope
/*26443*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26445*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26448*/           OPC_EmitMergeInputChains1_0,
/*26449*/           OPC_EmitInteger, MVT::i32, 14, 
/*26452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26455*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26466*/         /*Scope*/ 23, /*->26490*/
/*26467*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26469*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26472*/           OPC_EmitMergeInputChains1_0,
/*26473*/           OPC_EmitInteger, MVT::i32, 14, 
/*26476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26490*/         0, /*End of Scope*/
/*26491*/       /*Scope*/ 25, /*->26517*/
/*26492*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26494*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26496*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26499*/         OPC_EmitMergeInputChains1_0,
/*26500*/         OPC_EmitInteger, MVT::i32, 14, 
/*26503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26517*/       0, /*End of Scope*/
/*26518*/     0, /*End of Scope*/
/*26519*/   /*Scope*/ 30, /*->26550*/
/*26520*/     OPC_MoveChild, 1,
/*26522*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26525*/     OPC_RecordChild0, // #1 = $addr
/*26526*/     OPC_MoveChild, 0,
/*26528*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26531*/     OPC_MoveParent,
/*26532*/     OPC_MoveParent,
/*26533*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26535*/     OPC_CheckPredicate, 27, // Predicate_load
/*26537*/     OPC_CheckType, MVT::i32,
/*26539*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*26541*/     OPC_EmitMergeInputChains1_0,
/*26542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26550*/   /*Scope*/ 37|128,16/*2085*/, /*->28637*/
/*26552*/     OPC_RecordChild1, // #1 = $shift
/*26553*/     OPC_CheckChild1Type, MVT::i32,
/*26555*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26557*/     OPC_CheckType, MVT::i32,
/*26559*/     OPC_Scope, 26, /*->26587*/ // 24 children in Scope
/*26561*/       OPC_CheckPredicate, 27, // Predicate_load
/*26563*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26565*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26568*/       OPC_EmitMergeInputChains1_0,
/*26569*/       OPC_EmitInteger, MVT::i32, 14, 
/*26572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26587*/     /*Scope*/ 58, /*->26646*/
/*26588*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26590*/       OPC_Scope, 26, /*->26618*/ // 2 children in Scope
/*26592*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26594*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26596*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26599*/         OPC_EmitMergeInputChains1_0,
/*26600*/         OPC_EmitInteger, MVT::i32, 14, 
/*26603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26618*/       /*Scope*/ 26, /*->26645*/
/*26619*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26621*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26623*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26626*/         OPC_EmitMergeInputChains1_0,
/*26627*/         OPC_EmitInteger, MVT::i32, 14, 
/*26630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26645*/       0, /*End of Scope*/
/*26646*/     /*Scope*/ 58, /*->26705*/
/*26647*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26649*/       OPC_Scope, 26, /*->26677*/ // 2 children in Scope
/*26651*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26653*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26655*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26658*/         OPC_EmitMergeInputChains1_0,
/*26659*/         OPC_EmitInteger, MVT::i32, 14, 
/*26662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26677*/       /*Scope*/ 26, /*->26704*/
/*26678*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26680*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26682*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26685*/         OPC_EmitMergeInputChains1_0,
/*26686*/         OPC_EmitInteger, MVT::i32, 14, 
/*26689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26704*/       0, /*End of Scope*/
/*26705*/     /*Scope*/ 28, /*->26734*/
/*26706*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26708*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*26710*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26712*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26715*/       OPC_EmitMergeInputChains1_0,
/*26716*/       OPC_EmitInteger, MVT::i32, 14, 
/*26719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26734*/     /*Scope*/ 85, /*->26820*/
/*26735*/       OPC_CheckPredicate, 59, // Predicate_extload
/*26737*/       OPC_Scope, 26, /*->26765*/ // 3 children in Scope
/*26739*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*26741*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26743*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26746*/         OPC_EmitMergeInputChains1_0,
/*26747*/         OPC_EmitInteger, MVT::i32, 14, 
/*26750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26765*/       /*Scope*/ 26, /*->26792*/
/*26766*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*26768*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26770*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26773*/         OPC_EmitMergeInputChains1_0,
/*26774*/         OPC_EmitInteger, MVT::i32, 14, 
/*26777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26792*/       /*Scope*/ 26, /*->26819*/
/*26793*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*26795*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26797*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26800*/         OPC_EmitMergeInputChains1_0,
/*26801*/         OPC_EmitInteger, MVT::i32, 14, 
/*26804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26819*/       0, /*End of Scope*/
/*26820*/     /*Scope*/ 26, /*->26847*/
/*26821*/       OPC_CheckPredicate, 27, // Predicate_load
/*26823*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26825*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26828*/       OPC_EmitMergeInputChains1_0,
/*26829*/       OPC_EmitInteger, MVT::i32, 14, 
/*26832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26847*/     /*Scope*/ 58, /*->26906*/
/*26848*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26850*/       OPC_Scope, 26, /*->26878*/ // 2 children in Scope
/*26852*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26854*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26856*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26859*/         OPC_EmitMergeInputChains1_0,
/*26860*/         OPC_EmitInteger, MVT::i32, 14, 
/*26863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26878*/       /*Scope*/ 26, /*->26905*/
/*26879*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26881*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26883*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26886*/         OPC_EmitMergeInputChains1_0,
/*26887*/         OPC_EmitInteger, MVT::i32, 14, 
/*26890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26905*/       0, /*End of Scope*/
/*26906*/     /*Scope*/ 58, /*->26965*/
/*26907*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26909*/       OPC_Scope, 26, /*->26937*/ // 2 children in Scope
/*26911*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26913*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26915*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26918*/         OPC_EmitMergeInputChains1_0,
/*26919*/         OPC_EmitInteger, MVT::i32, 14, 
/*26922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26937*/       /*Scope*/ 26, /*->26964*/
/*26938*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26940*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26942*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26945*/         OPC_EmitMergeInputChains1_0,
/*26946*/         OPC_EmitInteger, MVT::i32, 14, 
/*26949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26964*/       0, /*End of Scope*/
/*26965*/     /*Scope*/ 28, /*->26994*/
/*26966*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26968*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*26970*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26972*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26975*/       OPC_EmitMergeInputChains1_0,
/*26976*/       OPC_EmitInteger, MVT::i32, 14, 
/*26979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26994*/     /*Scope*/ 85, /*->27080*/
/*26995*/       OPC_CheckPredicate, 59, // Predicate_extload
/*26997*/       OPC_Scope, 26, /*->27025*/ // 3 children in Scope
/*26999*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27001*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27003*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27006*/         OPC_EmitMergeInputChains1_0,
/*27007*/         OPC_EmitInteger, MVT::i32, 14, 
/*27010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27025*/       /*Scope*/ 26, /*->27052*/
/*27026*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27028*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27030*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27033*/         OPC_EmitMergeInputChains1_0,
/*27034*/         OPC_EmitInteger, MVT::i32, 14, 
/*27037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27052*/       /*Scope*/ 26, /*->27079*/
/*27053*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27055*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27057*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27060*/         OPC_EmitMergeInputChains1_0,
/*27061*/         OPC_EmitInteger, MVT::i32, 14, 
/*27064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27079*/       0, /*End of Scope*/
/*27080*/     /*Scope*/ 25, /*->27106*/
/*27081*/       OPC_CheckPredicate, 27, // Predicate_load
/*27083*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27085*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27088*/       OPC_EmitMergeInputChains1_0,
/*27089*/       OPC_EmitInteger, MVT::i32, 14, 
/*27092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*27106*/     /*Scope*/ 56, /*->27163*/
/*27107*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27109*/       OPC_Scope, 25, /*->27136*/ // 2 children in Scope
/*27111*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27113*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27115*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27118*/         OPC_EmitMergeInputChains1_0,
/*27119*/         OPC_EmitInteger, MVT::i32, 14, 
/*27122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27136*/       /*Scope*/ 25, /*->27162*/
/*27137*/         OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27139*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27141*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27144*/         OPC_EmitMergeInputChains1_0,
/*27145*/         OPC_EmitInteger, MVT::i32, 14, 
/*27148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27162*/       0, /*End of Scope*/
/*27163*/     /*Scope*/ 107, /*->27271*/
/*27164*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27166*/       OPC_Scope, 25, /*->27193*/ // 3 children in Scope
/*27168*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27170*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27172*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27175*/         OPC_EmitMergeInputChains1_0,
/*27176*/         OPC_EmitInteger, MVT::i32, 14, 
/*27179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27193*/       /*Scope*/ 50, /*->27244*/
/*27194*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27196*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27198*/         OPC_Scope, 21, /*->27221*/ // 2 children in Scope
/*27200*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27203*/           OPC_EmitMergeInputChains1_0,
/*27204*/           OPC_EmitInteger, MVT::i32, 14, 
/*27207*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27210*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27221*/         /*Scope*/ 21, /*->27243*/
/*27222*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27225*/           OPC_EmitMergeInputChains1_0,
/*27226*/           OPC_EmitInteger, MVT::i32, 14, 
/*27229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27243*/         0, /*End of Scope*/
/*27244*/       /*Scope*/ 25, /*->27270*/
/*27245*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27247*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27249*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27252*/         OPC_EmitMergeInputChains1_0,
/*27253*/         OPC_EmitInteger, MVT::i32, 14, 
/*27256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27270*/       0, /*End of Scope*/
/*27271*/     /*Scope*/ 50, /*->27322*/
/*27272*/       OPC_CheckPredicate, 27, // Predicate_load
/*27274*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27276*/       OPC_Scope, 21, /*->27299*/ // 2 children in Scope
/*27278*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27281*/         OPC_EmitMergeInputChains1_0,
/*27282*/         OPC_EmitInteger, MVT::i32, 14, 
/*27285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27299*/       /*Scope*/ 21, /*->27321*/
/*27300*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27303*/         OPC_EmitMergeInputChains1_0,
/*27304*/         OPC_EmitInteger, MVT::i32, 14, 
/*27307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27321*/       0, /*End of Scope*/
/*27322*/     /*Scope*/ 106, /*->27429*/
/*27323*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27325*/       OPC_Scope, 50, /*->27377*/ // 2 children in Scope
/*27327*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27329*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27331*/         OPC_Scope, 21, /*->27354*/ // 2 children in Scope
/*27333*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27336*/           OPC_EmitMergeInputChains1_0,
/*27337*/           OPC_EmitInteger, MVT::i32, 14, 
/*27340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27343*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27354*/         /*Scope*/ 21, /*->27376*/
/*27355*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27358*/           OPC_EmitMergeInputChains1_0,
/*27359*/           OPC_EmitInteger, MVT::i32, 14, 
/*27362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27376*/         0, /*End of Scope*/
/*27377*/       /*Scope*/ 50, /*->27428*/
/*27378*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*27380*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27382*/         OPC_Scope, 21, /*->27405*/ // 2 children in Scope
/*27384*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27387*/           OPC_EmitMergeInputChains1_0,
/*27388*/           OPC_EmitInteger, MVT::i32, 14, 
/*27391*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27394*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27405*/         /*Scope*/ 21, /*->27427*/
/*27406*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27409*/           OPC_EmitMergeInputChains1_0,
/*27410*/           OPC_EmitInteger, MVT::i32, 14, 
/*27413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27427*/         0, /*End of Scope*/
/*27428*/       0, /*End of Scope*/
/*27429*/     /*Scope*/ 25, /*->27455*/
/*27430*/       OPC_CheckPredicate, 27, // Predicate_load
/*27432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27434*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27437*/       OPC_EmitMergeInputChains1_0,
/*27438*/       OPC_EmitInteger, MVT::i32, 14, 
/*27441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27455*/     /*Scope*/ 52, /*->27508*/
/*27456*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27458*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27460*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27462*/       OPC_Scope, 21, /*->27485*/ // 2 children in Scope
/*27464*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27467*/         OPC_EmitMergeInputChains1_0,
/*27468*/         OPC_EmitInteger, MVT::i32, 14, 
/*27471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27485*/       /*Scope*/ 21, /*->27507*/
/*27486*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27489*/         OPC_EmitMergeInputChains1_0,
/*27490*/         OPC_EmitInteger, MVT::i32, 14, 
/*27493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27507*/       0, /*End of Scope*/
/*27508*/     /*Scope*/ 29|128,1/*157*/, /*->27667*/
/*27510*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27512*/       OPC_Scope, 50, /*->27564*/ // 3 children in Scope
/*27514*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27516*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27518*/         OPC_Scope, 21, /*->27541*/ // 2 children in Scope
/*27520*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27523*/           OPC_EmitMergeInputChains1_0,
/*27524*/           OPC_EmitInteger, MVT::i32, 14, 
/*27527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27541*/         /*Scope*/ 21, /*->27563*/
/*27542*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27545*/           OPC_EmitMergeInputChains1_0,
/*27546*/           OPC_EmitInteger, MVT::i32, 14, 
/*27549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27563*/         0, /*End of Scope*/
/*27564*/       /*Scope*/ 50, /*->27615*/
/*27565*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27567*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27569*/         OPC_Scope, 21, /*->27592*/ // 2 children in Scope
/*27571*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27574*/           OPC_EmitMergeInputChains1_0,
/*27575*/           OPC_EmitInteger, MVT::i32, 14, 
/*27578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27581*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27592*/         /*Scope*/ 21, /*->27614*/
/*27593*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27596*/           OPC_EmitMergeInputChains1_0,
/*27597*/           OPC_EmitInteger, MVT::i32, 14, 
/*27600*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27603*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27614*/         0, /*End of Scope*/
/*27615*/       /*Scope*/ 50, /*->27666*/
/*27616*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27618*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27620*/         OPC_Scope, 21, /*->27643*/ // 2 children in Scope
/*27622*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27625*/           OPC_EmitMergeInputChains1_0,
/*27626*/           OPC_EmitInteger, MVT::i32, 14, 
/*27629*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27632*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27643*/         /*Scope*/ 21, /*->27665*/
/*27644*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27647*/           OPC_EmitMergeInputChains1_0,
/*27648*/           OPC_EmitInteger, MVT::i32, 14, 
/*27651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27654*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27665*/         0, /*End of Scope*/
/*27666*/       0, /*End of Scope*/
/*27667*/     /*Scope*/ 50, /*->27718*/
/*27668*/       OPC_CheckPredicate, 27, // Predicate_load
/*27670*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27672*/       OPC_Scope, 21, /*->27695*/ // 2 children in Scope
/*27674*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27677*/         OPC_EmitMergeInputChains1_0,
/*27678*/         OPC_EmitInteger, MVT::i32, 14, 
/*27681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27695*/       /*Scope*/ 21, /*->27717*/
/*27696*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27699*/         OPC_EmitMergeInputChains1_0,
/*27700*/         OPC_EmitInteger, MVT::i32, 14, 
/*27703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27717*/       0, /*End of Scope*/
/*27718*/     /*Scope*/ 106, /*->27825*/
/*27719*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27721*/       OPC_Scope, 50, /*->27773*/ // 2 children in Scope
/*27723*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*27725*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27727*/         OPC_Scope, 21, /*->27750*/ // 2 children in Scope
/*27729*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27732*/           OPC_EmitMergeInputChains1_0,
/*27733*/           OPC_EmitInteger, MVT::i32, 14, 
/*27736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27750*/         /*Scope*/ 21, /*->27772*/
/*27751*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27754*/           OPC_EmitMergeInputChains1_0,
/*27755*/           OPC_EmitInteger, MVT::i32, 14, 
/*27758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27761*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27772*/         0, /*End of Scope*/
/*27773*/       /*Scope*/ 50, /*->27824*/
/*27774*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27776*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27778*/         OPC_Scope, 21, /*->27801*/ // 2 children in Scope
/*27780*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27783*/           OPC_EmitMergeInputChains1_0,
/*27784*/           OPC_EmitInteger, MVT::i32, 14, 
/*27787*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27790*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27801*/         /*Scope*/ 21, /*->27823*/
/*27802*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27805*/           OPC_EmitMergeInputChains1_0,
/*27806*/           OPC_EmitInteger, MVT::i32, 14, 
/*27809*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27812*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27823*/         0, /*End of Scope*/
/*27824*/       0, /*End of Scope*/
/*27825*/     /*Scope*/ 106, /*->27932*/
/*27826*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*27828*/       OPC_Scope, 50, /*->27880*/ // 2 children in Scope
/*27830*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*27832*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27834*/         OPC_Scope, 21, /*->27857*/ // 2 children in Scope
/*27836*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27839*/           OPC_EmitMergeInputChains1_0,
/*27840*/           OPC_EmitInteger, MVT::i32, 14, 
/*27843*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27846*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27857*/         /*Scope*/ 21, /*->27879*/
/*27858*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27861*/           OPC_EmitMergeInputChains1_0,
/*27862*/           OPC_EmitInteger, MVT::i32, 14, 
/*27865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27868*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27879*/         0, /*End of Scope*/
/*27880*/       /*Scope*/ 50, /*->27931*/
/*27881*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*27883*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27885*/         OPC_Scope, 21, /*->27908*/ // 2 children in Scope
/*27887*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27890*/           OPC_EmitMergeInputChains1_0,
/*27891*/           OPC_EmitInteger, MVT::i32, 14, 
/*27894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27897*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27908*/         /*Scope*/ 21, /*->27930*/
/*27909*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27912*/           OPC_EmitMergeInputChains1_0,
/*27913*/           OPC_EmitInteger, MVT::i32, 14, 
/*27916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27930*/         0, /*End of Scope*/
/*27931*/       0, /*End of Scope*/
/*27932*/     /*Scope*/ 52, /*->27985*/
/*27933*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27935*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27937*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27939*/       OPC_Scope, 21, /*->27962*/ // 2 children in Scope
/*27941*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27944*/         OPC_EmitMergeInputChains1_0,
/*27945*/         OPC_EmitInteger, MVT::i32, 14, 
/*27948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27962*/       /*Scope*/ 21, /*->27984*/
/*27963*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27966*/         OPC_EmitMergeInputChains1_0,
/*27967*/         OPC_EmitInteger, MVT::i32, 14, 
/*27970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27984*/       0, /*End of Scope*/
/*27985*/     /*Scope*/ 29|128,1/*157*/, /*->28144*/
/*27987*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27989*/       OPC_Scope, 50, /*->28041*/ // 3 children in Scope
/*27991*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27993*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27995*/         OPC_Scope, 21, /*->28018*/ // 2 children in Scope
/*27997*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28000*/           OPC_EmitMergeInputChains1_0,
/*28001*/           OPC_EmitInteger, MVT::i32, 14, 
/*28004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28007*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28018*/         /*Scope*/ 21, /*->28040*/
/*28019*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28022*/           OPC_EmitMergeInputChains1_0,
/*28023*/           OPC_EmitInteger, MVT::i32, 14, 
/*28026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28040*/         0, /*End of Scope*/
/*28041*/       /*Scope*/ 50, /*->28092*/
/*28042*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*28044*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28046*/         OPC_Scope, 21, /*->28069*/ // 2 children in Scope
/*28048*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28051*/           OPC_EmitMergeInputChains1_0,
/*28052*/           OPC_EmitInteger, MVT::i32, 14, 
/*28055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28058*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28069*/         /*Scope*/ 21, /*->28091*/
/*28070*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28073*/           OPC_EmitMergeInputChains1_0,
/*28074*/           OPC_EmitInteger, MVT::i32, 14, 
/*28077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28080*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28091*/         0, /*End of Scope*/
/*28092*/       /*Scope*/ 50, /*->28143*/
/*28093*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*28095*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28097*/         OPC_Scope, 21, /*->28120*/ // 2 children in Scope
/*28099*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28102*/           OPC_EmitMergeInputChains1_0,
/*28103*/           OPC_EmitInteger, MVT::i32, 14, 
/*28106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28120*/         /*Scope*/ 21, /*->28142*/
/*28121*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28124*/           OPC_EmitMergeInputChains1_0,
/*28125*/           OPC_EmitInteger, MVT::i32, 14, 
/*28128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28142*/         0, /*End of Scope*/
/*28143*/       0, /*End of Scope*/
/*28144*/     /*Scope*/ 106|128,3/*490*/, /*->28636*/
/*28146*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*28148*/       OPC_Scope, 88, /*->28238*/ // 4 children in Scope
/*28150*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28152*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28154*/         OPC_Scope, 40, /*->28196*/ // 2 children in Scope
/*28156*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28159*/           OPC_EmitMergeInputChains1_0,
/*28160*/           OPC_EmitInteger, MVT::i32, 14, 
/*28163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28166*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28177*/           OPC_EmitInteger, MVT::i32, 14, 
/*28180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28183*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28193*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28196*/         /*Scope*/ 40, /*->28237*/
/*28197*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28200*/           OPC_EmitMergeInputChains1_0,
/*28201*/           OPC_EmitInteger, MVT::i32, 14, 
/*28204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28207*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28218*/           OPC_EmitInteger, MVT::i32, 14, 
/*28221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28224*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28234*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28237*/         0, /*End of Scope*/
/*28238*/       /*Scope*/ 88, /*->28327*/
/*28239*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28241*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28243*/         OPC_Scope, 40, /*->28285*/ // 2 children in Scope
/*28245*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28248*/           OPC_EmitMergeInputChains1_0,
/*28249*/           OPC_EmitInteger, MVT::i32, 14, 
/*28252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28255*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28266*/           OPC_EmitInteger, MVT::i32, 14, 
/*28269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28272*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28282*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28285*/         /*Scope*/ 40, /*->28326*/
/*28286*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28289*/           OPC_EmitMergeInputChains1_0,
/*28290*/           OPC_EmitInteger, MVT::i32, 14, 
/*28293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28296*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28307*/           OPC_EmitInteger, MVT::i32, 14, 
/*28310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28313*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28323*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28326*/         0, /*End of Scope*/
/*28327*/       /*Scope*/ 24|128,1/*152*/, /*->28481*/
/*28329*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28331*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28333*/         OPC_Scope, 72, /*->28407*/ // 2 children in Scope
/*28335*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28338*/           OPC_EmitMergeInputChains1_0,
/*28339*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28342*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28345*/           OPC_EmitInteger, MVT::i32, 14, 
/*28348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28351*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28362*/           OPC_EmitInteger, MVT::i32, 24, 
/*28365*/           OPC_EmitInteger, MVT::i32, 14, 
/*28368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28371*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28383*/           OPC_EmitInteger, MVT::i32, 24, 
/*28386*/           OPC_EmitInteger, MVT::i32, 14, 
/*28389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28392*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28404*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28407*/         /*Scope*/ 72, /*->28480*/
/*28408*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28411*/           OPC_EmitMergeInputChains1_0,
/*28412*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28415*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28418*/           OPC_EmitInteger, MVT::i32, 14, 
/*28421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28424*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28435*/           OPC_EmitInteger, MVT::i32, 24, 
/*28438*/           OPC_EmitInteger, MVT::i32, 14, 
/*28441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28444*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28456*/           OPC_EmitInteger, MVT::i32, 24, 
/*28459*/           OPC_EmitInteger, MVT::i32, 14, 
/*28462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28465*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28477*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28480*/         0, /*End of Scope*/
/*28481*/       /*Scope*/ 24|128,1/*152*/, /*->28635*/
/*28483*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28487*/         OPC_Scope, 72, /*->28561*/ // 2 children in Scope
/*28489*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28492*/           OPC_EmitMergeInputChains1_0,
/*28493*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28496*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28499*/           OPC_EmitInteger, MVT::i32, 14, 
/*28502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28505*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28516*/           OPC_EmitInteger, MVT::i32, 16, 
/*28519*/           OPC_EmitInteger, MVT::i32, 14, 
/*28522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28525*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28537*/           OPC_EmitInteger, MVT::i32, 16, 
/*28540*/           OPC_EmitInteger, MVT::i32, 14, 
/*28543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28546*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28558*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*28561*/         /*Scope*/ 72, /*->28634*/
/*28562*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28565*/           OPC_EmitMergeInputChains1_0,
/*28566*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28569*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28572*/           OPC_EmitInteger, MVT::i32, 14, 
/*28575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28578*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28589*/           OPC_EmitInteger, MVT::i32, 16, 
/*28592*/           OPC_EmitInteger, MVT::i32, 14, 
/*28595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28598*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28610*/           OPC_EmitInteger, MVT::i32, 16, 
/*28613*/           OPC_EmitInteger, MVT::i32, 14, 
/*28616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28619*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28631*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28634*/         0, /*End of Scope*/
/*28635*/       0, /*End of Scope*/
/*28636*/     0, /*End of Scope*/
/*28637*/   /*Scope*/ 1|128,2/*257*/, /*->28896*/
/*28639*/     OPC_MoveChild, 1,
/*28641*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28644*/     OPC_RecordChild0, // #1 = $addr
/*28645*/     OPC_MoveChild, 0,
/*28647*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28650*/     OPC_MoveParent,
/*28651*/     OPC_MoveParent,
/*28652*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*28654*/     OPC_CheckType, MVT::i32,
/*28656*/     OPC_Scope, 44, /*->28702*/ // 5 children in Scope
/*28658*/       OPC_CheckPredicate, 27, // Predicate_load
/*28660*/       OPC_Scope, 19, /*->28681*/ // 2 children in Scope
/*28662*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28664*/         OPC_EmitMergeInputChains1_0,
/*28665*/         OPC_EmitInteger, MVT::i32, 14, 
/*28668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*28681*/       /*Scope*/ 19, /*->28701*/
/*28682*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28684*/         OPC_EmitMergeInputChains1_0,
/*28685*/         OPC_EmitInteger, MVT::i32, 14, 
/*28688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28701*/       0, /*End of Scope*/
/*28702*/     /*Scope*/ 48, /*->28751*/
/*28703*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*28705*/       OPC_Scope, 21, /*->28728*/ // 2 children in Scope
/*28707*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*28709*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28711*/         OPC_EmitMergeInputChains1_0,
/*28712*/         OPC_EmitInteger, MVT::i32, 14, 
/*28715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28728*/       /*Scope*/ 21, /*->28750*/
/*28729*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*28731*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28733*/         OPC_EmitMergeInputChains1_0,
/*28734*/         OPC_EmitInteger, MVT::i32, 14, 
/*28737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28750*/       0, /*End of Scope*/
/*28751*/     /*Scope*/ 48, /*->28800*/
/*28752*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*28754*/       OPC_Scope, 21, /*->28777*/ // 2 children in Scope
/*28756*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28758*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28760*/         OPC_EmitMergeInputChains1_0,
/*28761*/         OPC_EmitInteger, MVT::i32, 14, 
/*28764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28777*/       /*Scope*/ 21, /*->28799*/
/*28778*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28780*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28782*/         OPC_EmitMergeInputChains1_0,
/*28783*/         OPC_EmitInteger, MVT::i32, 14, 
/*28786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28799*/       0, /*End of Scope*/
/*28800*/     /*Scope*/ 23, /*->28824*/
/*28801*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*28803*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*28805*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28807*/       OPC_EmitMergeInputChains1_0,
/*28808*/       OPC_EmitInteger, MVT::i32, 14, 
/*28811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28824*/     /*Scope*/ 70, /*->28895*/
/*28825*/       OPC_CheckPredicate, 59, // Predicate_extload
/*28827*/       OPC_Scope, 21, /*->28850*/ // 3 children in Scope
/*28829*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*28831*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28833*/         OPC_EmitMergeInputChains1_0,
/*28834*/         OPC_EmitInteger, MVT::i32, 14, 
/*28837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28850*/       /*Scope*/ 21, /*->28872*/
/*28851*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*28853*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28855*/         OPC_EmitMergeInputChains1_0,
/*28856*/         OPC_EmitInteger, MVT::i32, 14, 
/*28859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28872*/       /*Scope*/ 21, /*->28894*/
/*28873*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*28875*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28877*/         OPC_EmitMergeInputChains1_0,
/*28878*/         OPC_EmitInteger, MVT::i32, 14, 
/*28881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28894*/       0, /*End of Scope*/
/*28895*/     0, /*End of Scope*/
/*28896*/   /*Scope*/ 86|128,17/*2262*/, /*->31160*/
/*28898*/     OPC_RecordChild1, // #1 = $addr
/*28899*/     OPC_CheckChild1Type, MVT::i32,
/*28901*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*28903*/     OPC_Scope, 12|128,1/*140*/, /*->29046*/ // 29 children in Scope
/*28906*/       OPC_CheckPredicate, 27, // Predicate_load
/*28908*/       OPC_SwitchType /*2 cases */, 109,  MVT::f64,// ->29020
/*28911*/         OPC_Scope, 25, /*->28938*/ // 2 children in Scope
/*28913*/           OPC_CheckPredicate, 63, // Predicate_alignedload32
/*28915*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28917*/           OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28920*/           OPC_EmitMergeInputChains1_0,
/*28921*/           OPC_EmitInteger, MVT::i32, 14, 
/*28924*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28927*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                    // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28938*/         /*Scope*/ 80, /*->29019*/
/*28939*/           OPC_Scope, 25, /*->28966*/ // 3 children in Scope
/*28941*/             OPC_CheckPredicate, 64, // Predicate_hword_alignedload
/*28943*/             OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*28945*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28948*/             OPC_EmitMergeInputChains1_0,
/*28949*/             OPC_EmitInteger, MVT::i32, 14, 
/*28952*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28955*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                      // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28966*/           /*Scope*/ 25, /*->28992*/
/*28967*/             OPC_CheckPredicate, 65, // Predicate_byte_alignedload
/*28969*/             OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*28971*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28974*/             OPC_EmitMergeInputChains1_0,
/*28975*/             OPC_EmitInteger, MVT::i32, 14, 
/*28978*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28981*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28992*/           /*Scope*/ 25, /*->29018*/
/*28993*/             OPC_CheckPredicate, 66, // Predicate_non_word_alignedload
/*28995*/             OPC_CheckPatternPredicate, 22, // (TLI.isBigEndian())
/*28997*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29000*/             OPC_EmitMergeInputChains1_0,
/*29001*/             OPC_EmitInteger, MVT::i32, 14, 
/*29004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29007*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                      // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*29018*/           0, /*End of Scope*/
/*29019*/         0, /*End of Scope*/
                /*SwitchType*/ 23,  MVT::f32,// ->29045
/*29022*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*29024*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29027*/         OPC_EmitMergeInputChains1_0,
/*29028*/         OPC_EmitInteger, MVT::i32, 14, 
/*29031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
                0, // EndSwitchType
/*29046*/     /*Scope*/ 46, /*->29093*/
/*29047*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29049*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29051*/       OPC_CheckType, MVT::v8i16,
/*29053*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29056*/       OPC_EmitMergeInputChains1_0,
/*29057*/       OPC_EmitInteger, MVT::i32, 14, 
/*29060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29063*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29074*/       OPC_EmitInteger, MVT::i32, 14, 
/*29077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29080*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29090*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29093*/     /*Scope*/ 46, /*->29140*/
/*29094*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29096*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29098*/       OPC_CheckType, MVT::v8i16,
/*29100*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29103*/       OPC_EmitMergeInputChains1_0,
/*29104*/       OPC_EmitInteger, MVT::i32, 14, 
/*29107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29110*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29121*/       OPC_EmitInteger, MVT::i32, 14, 
/*29124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29127*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29137*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29140*/     /*Scope*/ 46, /*->29187*/
/*29141*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29143*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*29145*/       OPC_CheckType, MVT::v8i16,
/*29147*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29150*/       OPC_EmitMergeInputChains1_0,
/*29151*/       OPC_EmitInteger, MVT::i32, 14, 
/*29154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29157*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29168*/       OPC_EmitInteger, MVT::i32, 14, 
/*29171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29174*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29184*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29187*/     /*Scope*/ 46, /*->29234*/
/*29188*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29190*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*29192*/       OPC_CheckType, MVT::v4i32,
/*29194*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29197*/       OPC_EmitMergeInputChains1_0,
/*29198*/       OPC_EmitInteger, MVT::i32, 14, 
/*29201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29204*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29215*/       OPC_EmitInteger, MVT::i32, 14, 
/*29218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29221*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29231*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29234*/     /*Scope*/ 46, /*->29281*/
/*29235*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29237*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*29239*/       OPC_CheckType, MVT::v4i32,
/*29241*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29244*/       OPC_EmitMergeInputChains1_0,
/*29245*/       OPC_EmitInteger, MVT::i32, 14, 
/*29248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29251*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29262*/       OPC_EmitInteger, MVT::i32, 14, 
/*29265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29268*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29278*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29281*/     /*Scope*/ 46, /*->29328*/
/*29282*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29284*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*29286*/       OPC_CheckType, MVT::v4i32,
/*29288*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29291*/       OPC_EmitMergeInputChains1_0,
/*29292*/       OPC_EmitInteger, MVT::i32, 14, 
/*29295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29298*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29309*/       OPC_EmitInteger, MVT::i32, 14, 
/*29312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29315*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29325*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29328*/     /*Scope*/ 46, /*->29375*/
/*29329*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29331*/       OPC_CheckPredicate, 73, // Predicate_extloadvi32
/*29333*/       OPC_CheckType, MVT::v2i64,
/*29335*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29338*/       OPC_EmitMergeInputChains1_0,
/*29339*/       OPC_EmitInteger, MVT::i32, 14, 
/*29342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29345*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29356*/       OPC_EmitInteger, MVT::i32, 14, 
/*29359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29362*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29372*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29375*/     /*Scope*/ 46, /*->29422*/
/*29376*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29378*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi32
/*29380*/       OPC_CheckType, MVT::v2i64,
/*29382*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29385*/       OPC_EmitMergeInputChains1_0,
/*29386*/       OPC_EmitInteger, MVT::i32, 14, 
/*29389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29392*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29403*/       OPC_EmitInteger, MVT::i32, 14, 
/*29406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29409*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29419*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29422*/     /*Scope*/ 46, /*->29469*/
/*29423*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29425*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi32
/*29427*/       OPC_CheckType, MVT::v2i64,
/*29429*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29432*/       OPC_EmitMergeInputChains1_0,
/*29433*/       OPC_EmitInteger, MVT::i32, 14, 
/*29436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29439*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29450*/       OPC_EmitInteger, MVT::i32, 14, 
/*29453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29456*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29466*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29469*/     /*Scope*/ 67, /*->29537*/
/*29470*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29472*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29474*/       OPC_CheckType, MVT::v4i16,
/*29476*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29479*/       OPC_EmitMergeInputChains1_0,
/*29480*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29487*/       OPC_EmitInteger, MVT::i32, 0, 
/*29490*/       OPC_EmitInteger, MVT::i32, 14, 
/*29493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29496*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29509*/       OPC_EmitInteger, MVT::i32, 14, 
/*29512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29515*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29525*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29528*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29537*/     /*Scope*/ 67, /*->29605*/
/*29538*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29540*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29542*/       OPC_CheckType, MVT::v4i16,
/*29544*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29547*/       OPC_EmitMergeInputChains1_0,
/*29548*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29555*/       OPC_EmitInteger, MVT::i32, 0, 
/*29558*/       OPC_EmitInteger, MVT::i32, 14, 
/*29561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29564*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29577*/       OPC_EmitInteger, MVT::i32, 14, 
/*29580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29583*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29593*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29596*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29605*/     /*Scope*/ 67, /*->29673*/
/*29606*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29608*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*29610*/       OPC_CheckType, MVT::v4i16,
/*29612*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29615*/       OPC_EmitMergeInputChains1_0,
/*29616*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29623*/       OPC_EmitInteger, MVT::i32, 0, 
/*29626*/       OPC_EmitInteger, MVT::i32, 14, 
/*29629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29632*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29645*/       OPC_EmitInteger, MVT::i32, 14, 
/*29648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29651*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29661*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29664*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29673*/     /*Scope*/ 67, /*->29741*/
/*29674*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29676*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*29678*/       OPC_CheckType, MVT::v2i32,
/*29680*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29683*/       OPC_EmitMergeInputChains1_0,
/*29684*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29691*/       OPC_EmitInteger, MVT::i32, 0, 
/*29694*/       OPC_EmitInteger, MVT::i32, 14, 
/*29697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29700*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29713*/       OPC_EmitInteger, MVT::i32, 14, 
/*29716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29719*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29729*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29732*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29741*/     /*Scope*/ 67, /*->29809*/
/*29742*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29744*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*29746*/       OPC_CheckType, MVT::v2i32,
/*29748*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29751*/       OPC_EmitMergeInputChains1_0,
/*29752*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29759*/       OPC_EmitInteger, MVT::i32, 0, 
/*29762*/       OPC_EmitInteger, MVT::i32, 14, 
/*29765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29768*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29781*/       OPC_EmitInteger, MVT::i32, 14, 
/*29784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29787*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29797*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29800*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29809*/     /*Scope*/ 67, /*->29877*/
/*29810*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29812*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*29814*/       OPC_CheckType, MVT::v2i32,
/*29816*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29819*/       OPC_EmitMergeInputChains1_0,
/*29820*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29827*/       OPC_EmitInteger, MVT::i32, 0, 
/*29830*/       OPC_EmitInteger, MVT::i32, 14, 
/*29833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29836*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29849*/       OPC_EmitInteger, MVT::i32, 14, 
/*29852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29855*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29865*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29868*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29877*/     /*Scope*/ 86, /*->29964*/
/*29878*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29880*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29882*/       OPC_CheckType, MVT::v4i32,
/*29884*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29887*/       OPC_EmitMergeInputChains1_0,
/*29888*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29895*/       OPC_EmitInteger, MVT::i32, 0, 
/*29898*/       OPC_EmitInteger, MVT::i32, 14, 
/*29901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29904*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29917*/       OPC_EmitInteger, MVT::i32, 14, 
/*29920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29923*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29933*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29936*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29945*/       OPC_EmitInteger, MVT::i32, 14, 
/*29948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29951*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29961*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29964*/     /*Scope*/ 86, /*->30051*/
/*29965*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29967*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29969*/       OPC_CheckType, MVT::v4i32,
/*29971*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29974*/       OPC_EmitMergeInputChains1_0,
/*29975*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29982*/       OPC_EmitInteger, MVT::i32, 0, 
/*29985*/       OPC_EmitInteger, MVT::i32, 14, 
/*29988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29991*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30004*/       OPC_EmitInteger, MVT::i32, 14, 
/*30007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30010*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30020*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30023*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30032*/       OPC_EmitInteger, MVT::i32, 14, 
/*30035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30038*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30048*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30051*/     /*Scope*/ 86, /*->30138*/
/*30052*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30054*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30056*/       OPC_CheckType, MVT::v4i32,
/*30058*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30061*/       OPC_EmitMergeInputChains1_0,
/*30062*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30069*/       OPC_EmitInteger, MVT::i32, 0, 
/*30072*/       OPC_EmitInteger, MVT::i32, 14, 
/*30075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30078*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30091*/       OPC_EmitInteger, MVT::i32, 14, 
/*30094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30097*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30107*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30110*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30119*/       OPC_EmitInteger, MVT::i32, 14, 
/*30122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30125*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30135*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30138*/     /*Scope*/ 86, /*->30225*/
/*30139*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30141*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*30143*/       OPC_CheckType, MVT::v2i64,
/*30145*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30148*/       OPC_EmitMergeInputChains1_0,
/*30149*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30156*/       OPC_EmitInteger, MVT::i32, 0, 
/*30159*/       OPC_EmitInteger, MVT::i32, 14, 
/*30162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30165*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30178*/       OPC_EmitInteger, MVT::i32, 14, 
/*30181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30184*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30194*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30197*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30206*/       OPC_EmitInteger, MVT::i32, 14, 
/*30209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30212*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30222*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30225*/     /*Scope*/ 86, /*->30312*/
/*30226*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30228*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*30230*/       OPC_CheckType, MVT::v2i64,
/*30232*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30235*/       OPC_EmitMergeInputChains1_0,
/*30236*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30243*/       OPC_EmitInteger, MVT::i32, 0, 
/*30246*/       OPC_EmitInteger, MVT::i32, 14, 
/*30249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30252*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30265*/       OPC_EmitInteger, MVT::i32, 14, 
/*30268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30271*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30281*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30284*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30293*/       OPC_EmitInteger, MVT::i32, 14, 
/*30296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30299*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30309*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30312*/     /*Scope*/ 86, /*->30399*/
/*30313*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30315*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*30317*/       OPC_CheckType, MVT::v2i64,
/*30319*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30322*/       OPC_EmitMergeInputChains1_0,
/*30323*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30330*/       OPC_EmitInteger, MVT::i32, 0, 
/*30333*/       OPC_EmitInteger, MVT::i32, 14, 
/*30336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30339*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30352*/       OPC_EmitInteger, MVT::i32, 14, 
/*30355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30358*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30368*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30371*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30380*/       OPC_EmitInteger, MVT::i32, 14, 
/*30383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30386*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30396*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30399*/     /*Scope*/ 95, /*->30495*/
/*30400*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30402*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30404*/       OPC_CheckType, MVT::v2i32,
/*30406*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30409*/       OPC_EmitMergeInputChains1_0,
/*30410*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30417*/       OPC_EmitInteger, MVT::i32, 0, 
/*30420*/       OPC_EmitInteger, MVT::i32, 14, 
/*30423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30426*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30439*/       OPC_EmitInteger, MVT::i32, 14, 
/*30442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30445*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30455*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30458*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30467*/       OPC_EmitInteger, MVT::i32, 14, 
/*30470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30473*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30483*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30486*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30495*/     /*Scope*/ 95, /*->30591*/
/*30496*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30498*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30500*/       OPC_CheckType, MVT::v2i32,
/*30502*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30505*/       OPC_EmitMergeInputChains1_0,
/*30506*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30513*/       OPC_EmitInteger, MVT::i32, 0, 
/*30516*/       OPC_EmitInteger, MVT::i32, 14, 
/*30519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30522*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30535*/       OPC_EmitInteger, MVT::i32, 14, 
/*30538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30541*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30551*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30554*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30563*/       OPC_EmitInteger, MVT::i32, 14, 
/*30566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30569*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30579*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30582*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30591*/     /*Scope*/ 95, /*->30687*/
/*30592*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30594*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30596*/       OPC_CheckType, MVT::v2i32,
/*30598*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30601*/       OPC_EmitMergeInputChains1_0,
/*30602*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30609*/       OPC_EmitInteger, MVT::i32, 0, 
/*30612*/       OPC_EmitInteger, MVT::i32, 14, 
/*30615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30618*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30631*/       OPC_EmitInteger, MVT::i32, 14, 
/*30634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30637*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30647*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30650*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30659*/       OPC_EmitInteger, MVT::i32, 14, 
/*30662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30665*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30675*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30678*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30687*/     /*Scope*/ 114, /*->30802*/
/*30688*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30690*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30692*/       OPC_CheckType, MVT::v2i64,
/*30694*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30697*/       OPC_EmitMergeInputChains1_0,
/*30698*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30705*/       OPC_EmitInteger, MVT::i32, 0, 
/*30708*/       OPC_EmitInteger, MVT::i32, 14, 
/*30711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30714*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30727*/       OPC_EmitInteger, MVT::i32, 14, 
/*30730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30733*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30743*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30746*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30755*/       OPC_EmitInteger, MVT::i32, 14, 
/*30758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30761*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30771*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30774*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30783*/       OPC_EmitInteger, MVT::i32, 14, 
/*30786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30789*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30799*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30802*/     /*Scope*/ 114, /*->30917*/
/*30803*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30805*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30807*/       OPC_CheckType, MVT::v2i64,
/*30809*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30812*/       OPC_EmitMergeInputChains1_0,
/*30813*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30820*/       OPC_EmitInteger, MVT::i32, 0, 
/*30823*/       OPC_EmitInteger, MVT::i32, 14, 
/*30826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30829*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30842*/       OPC_EmitInteger, MVT::i32, 14, 
/*30845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30848*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30858*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30861*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30870*/       OPC_EmitInteger, MVT::i32, 14, 
/*30873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30876*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30886*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30889*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30898*/       OPC_EmitInteger, MVT::i32, 14, 
/*30901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30904*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30914*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30917*/     /*Scope*/ 114, /*->31032*/
/*30918*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30920*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30922*/       OPC_CheckType, MVT::v2i64,
/*30924*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30927*/       OPC_EmitMergeInputChains1_0,
/*30928*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30935*/       OPC_EmitInteger, MVT::i32, 0, 
/*30938*/       OPC_EmitInteger, MVT::i32, 14, 
/*30941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30944*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30957*/       OPC_EmitInteger, MVT::i32, 14, 
/*30960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30963*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30973*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30976*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30985*/       OPC_EmitInteger, MVT::i32, 14, 
/*30988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30991*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31001*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31004*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31013*/       OPC_EmitInteger, MVT::i32, 14, 
/*31016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31019*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31029*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31032*/     /*Scope*/ 126, /*->31159*/
/*31033*/       OPC_CheckPredicate, 27, // Predicate_load
/*31035*/       OPC_CheckType, MVT::v2f64,
/*31037*/       OPC_Scope, 23, /*->31062*/ // 5 children in Scope
/*31039*/         OPC_CheckPredicate, 76, // Predicate_dword_alignedload
/*31041*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31044*/         OPC_EmitMergeInputChains1_0,
/*31045*/         OPC_EmitInteger, MVT::i32, 14, 
/*31048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31062*/       /*Scope*/ 23, /*->31086*/
/*31063*/         OPC_CheckPredicate, 77, // Predicate_word_alignedload
/*31065*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31068*/         OPC_EmitMergeInputChains1_0,
/*31069*/         OPC_EmitInteger, MVT::i32, 14, 
/*31072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                  // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31086*/       /*Scope*/ 25, /*->31112*/
/*31087*/         OPC_CheckPredicate, 64, // Predicate_hword_alignedload
/*31089*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*31091*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31094*/         OPC_EmitMergeInputChains1_0,
/*31095*/         OPC_EmitInteger, MVT::i32, 14, 
/*31098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31112*/       /*Scope*/ 25, /*->31138*/
/*31113*/         OPC_CheckPredicate, 65, // Predicate_byte_alignedload
/*31115*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*31117*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31120*/         OPC_EmitMergeInputChains1_0,
/*31121*/         OPC_EmitInteger, MVT::i32, 14, 
/*31124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                  // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31138*/       /*Scope*/ 19, /*->31158*/
/*31139*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*31141*/         OPC_EmitMergeInputChains1_0,
/*31142*/         OPC_EmitInteger, MVT::i32, 14, 
/*31145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31158*/       0, /*End of Scope*/
/*31159*/     0, /*End of Scope*/
/*31160*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->31364
/*31165*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*31166*/   OPC_MoveChild, 1,
/*31168*/   OPC_Scope, 100, /*->31270*/ // 2 children in Scope
/*31170*/     OPC_CheckInteger, 11, 
/*31172*/     OPC_MoveParent,
/*31173*/     OPC_RecordChild2, // #1 = $cop
/*31174*/     OPC_MoveChild, 2,
/*31176*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31179*/     OPC_MoveParent,
/*31180*/     OPC_RecordChild3, // #2 = $opc1
/*31181*/     OPC_MoveChild, 3,
/*31183*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31186*/     OPC_MoveParent,
/*31187*/     OPC_RecordChild4, // #3 = $CRn
/*31188*/     OPC_MoveChild, 4,
/*31190*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31193*/     OPC_MoveParent,
/*31194*/     OPC_RecordChild5, // #4 = $CRm
/*31195*/     OPC_MoveChild, 5,
/*31197*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31200*/     OPC_MoveParent,
/*31201*/     OPC_RecordChild6, // #5 = $opc2
/*31202*/     OPC_MoveChild, 6,
/*31204*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31207*/     OPC_MoveParent,
/*31208*/     OPC_Scope, 33, /*->31243*/ // 2 children in Scope
/*31210*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31212*/       OPC_EmitMergeInputChains1_0,
/*31213*/       OPC_EmitConvertToTarget, 1,
/*31215*/       OPC_EmitConvertToTarget, 2,
/*31217*/       OPC_EmitConvertToTarget, 3,
/*31219*/       OPC_EmitConvertToTarget, 4,
/*31221*/       OPC_EmitConvertToTarget, 5,
/*31223*/       OPC_EmitInteger, MVT::i32, 14, 
/*31226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31243*/     /*Scope*/ 25, /*->31269*/
/*31244*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*31246*/       OPC_EmitMergeInputChains1_0,
/*31247*/       OPC_EmitConvertToTarget, 1,
/*31249*/       OPC_EmitConvertToTarget, 2,
/*31251*/       OPC_EmitConvertToTarget, 3,
/*31253*/       OPC_EmitConvertToTarget, 4,
/*31255*/       OPC_EmitConvertToTarget, 5,
/*31257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31269*/     0, /*End of Scope*/
/*31270*/   /*Scope*/ 92, /*->31363*/
/*31271*/     OPC_CheckInteger, 12, 
/*31273*/     OPC_MoveParent,
/*31274*/     OPC_RecordChild2, // #1 = $cop
/*31275*/     OPC_MoveChild, 2,
/*31277*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31280*/     OPC_MoveParent,
/*31281*/     OPC_RecordChild3, // #2 = $opc1
/*31282*/     OPC_MoveChild, 3,
/*31284*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31287*/     OPC_MoveParent,
/*31288*/     OPC_RecordChild4, // #3 = $CRn
/*31289*/     OPC_MoveChild, 4,
/*31291*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31294*/     OPC_MoveParent,
/*31295*/     OPC_RecordChild5, // #4 = $CRm
/*31296*/     OPC_MoveChild, 5,
/*31298*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31301*/     OPC_MoveParent,
/*31302*/     OPC_RecordChild6, // #5 = $opc2
/*31303*/     OPC_MoveChild, 6,
/*31305*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31308*/     OPC_MoveParent,
/*31309*/     OPC_Scope, 25, /*->31336*/ // 2 children in Scope
/*31311*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*31313*/       OPC_EmitMergeInputChains1_0,
/*31314*/       OPC_EmitConvertToTarget, 1,
/*31316*/       OPC_EmitConvertToTarget, 2,
/*31318*/       OPC_EmitConvertToTarget, 3,
/*31320*/       OPC_EmitConvertToTarget, 4,
/*31322*/       OPC_EmitConvertToTarget, 5,
/*31324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31336*/     /*Scope*/ 25, /*->31362*/
/*31337*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*31339*/       OPC_EmitMergeInputChains1_0,
/*31340*/       OPC_EmitConvertToTarget, 1,
/*31342*/       OPC_EmitConvertToTarget, 2,
/*31344*/       OPC_EmitConvertToTarget, 3,
/*31346*/       OPC_EmitConvertToTarget, 4,
/*31348*/       OPC_EmitConvertToTarget, 5,
/*31350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31362*/     0, /*End of Scope*/
/*31363*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,7/*899*/,  TARGET_VAL(ISD::XOR),// ->32267
/*31368*/   OPC_Scope, 87|128,1/*215*/, /*->31586*/ // 5 children in Scope
/*31371*/     OPC_RecordChild0, // #0 = $shift
/*31372*/     OPC_Scope, 100, /*->31474*/ // 3 children in Scope
/*31374*/       OPC_MoveChild, 1,
/*31376*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31387*/       OPC_MoveParent,
/*31388*/       OPC_CheckType, MVT::i32,
/*31390*/       OPC_Scope, 27, /*->31419*/ // 3 children in Scope
/*31392*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31394*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*31397*/         OPC_EmitInteger, MVT::i32, 14, 
/*31400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*31419*/       /*Scope*/ 26, /*->31446*/
/*31420*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31422*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*31425*/         OPC_EmitInteger, MVT::i32, 14, 
/*31428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*31446*/       /*Scope*/ 26, /*->31473*/
/*31447*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31449*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*31452*/         OPC_EmitInteger, MVT::i32, 14, 
/*31455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*31473*/       0, /*End of Scope*/
/*31474*/     /*Scope*/ 61, /*->31536*/
/*31475*/       OPC_RecordChild1, // #1 = $shift
/*31476*/       OPC_CheckType, MVT::i32,
/*31478*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31480*/       OPC_Scope, 26, /*->31508*/ // 2 children in Scope
/*31482*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*31485*/         OPC_EmitInteger, MVT::i32, 14, 
/*31488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*31508*/       /*Scope*/ 26, /*->31535*/
/*31509*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*31512*/         OPC_EmitInteger, MVT::i32, 14, 
/*31515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*31535*/       0, /*End of Scope*/
/*31536*/     /*Scope*/ 48, /*->31585*/
/*31537*/       OPC_MoveChild, 0,
/*31539*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31542*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31544*/       OPC_MoveParent,
/*31545*/       OPC_MoveChild, 1,
/*31547*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31558*/       OPC_MoveParent,
/*31559*/       OPC_CheckType, MVT::i32,
/*31561*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31563*/       OPC_EmitConvertToTarget, 0,
/*31565*/       OPC_EmitInteger, MVT::i32, 14, 
/*31568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*31585*/     0, /*End of Scope*/
/*31586*/   /*Scope*/ 49, /*->31636*/
/*31587*/     OPC_MoveChild, 0,
/*31589*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31600*/     OPC_MoveParent,
/*31601*/     OPC_RecordChild1, // #0 = $imm
/*31602*/     OPC_MoveChild, 1,
/*31604*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31607*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31609*/     OPC_MoveParent,
/*31610*/     OPC_CheckType, MVT::i32,
/*31612*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31614*/     OPC_EmitConvertToTarget, 0,
/*31616*/     OPC_EmitInteger, MVT::i32, 14, 
/*31619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*31636*/   /*Scope*/ 86|128,3/*470*/, /*->32108*/
/*31638*/     OPC_RecordChild0, // #0 = $Rn
/*31639*/     OPC_Scope, 117, /*->31758*/ // 4 children in Scope
/*31641*/       OPC_RecordChild1, // #1 = $shift
/*31642*/       OPC_CheckType, MVT::i32,
/*31644*/       OPC_Scope, 27, /*->31673*/ // 4 children in Scope
/*31646*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31648*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*31651*/         OPC_EmitInteger, MVT::i32, 14, 
/*31654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*31673*/       /*Scope*/ 27, /*->31701*/
/*31674*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31676*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*31679*/         OPC_EmitInteger, MVT::i32, 14, 
/*31682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*31701*/       /*Scope*/ 27, /*->31729*/
/*31702*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31704*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*31707*/         OPC_EmitInteger, MVT::i32, 14, 
/*31710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*31729*/       /*Scope*/ 27, /*->31757*/
/*31730*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31732*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*31735*/         OPC_EmitInteger, MVT::i32, 14, 
/*31738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*31757*/       0, /*End of Scope*/
/*31758*/     /*Scope*/ 87, /*->31846*/
/*31759*/       OPC_MoveChild, 1,
/*31761*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31772*/       OPC_MoveParent,
/*31773*/       OPC_CheckType, MVT::i32,
/*31775*/       OPC_Scope, 22, /*->31799*/ // 3 children in Scope
/*31777*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31779*/         OPC_EmitInteger, MVT::i32, 14, 
/*31782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*31799*/       /*Scope*/ 22, /*->31822*/
/*31800*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31802*/         OPC_EmitInteger, MVT::i32, 14, 
/*31805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*31822*/       /*Scope*/ 22, /*->31845*/
/*31823*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31825*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*31828*/         OPC_EmitInteger, MVT::i32, 14, 
/*31831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*31845*/       0, /*End of Scope*/
/*31846*/     /*Scope*/ 22|128,1/*150*/, /*->31998*/
/*31848*/       OPC_RecordChild1, // #1 = $imm
/*31849*/       OPC_Scope, 69, /*->31920*/ // 2 children in Scope
/*31851*/         OPC_MoveChild, 1,
/*31853*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31856*/         OPC_Scope, 30, /*->31888*/ // 2 children in Scope
/*31858*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*31860*/           OPC_MoveParent,
/*31861*/           OPC_CheckType, MVT::i32,
/*31863*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31865*/           OPC_EmitConvertToTarget, 1,
/*31867*/           OPC_EmitInteger, MVT::i32, 14, 
/*31870*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31876*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31888*/         /*Scope*/ 30, /*->31919*/
/*31889*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31891*/           OPC_MoveParent,
/*31892*/           OPC_CheckType, MVT::i32,
/*31894*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31896*/           OPC_EmitConvertToTarget, 1,
/*31898*/           OPC_EmitInteger, MVT::i32, 14, 
/*31901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31907*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*31919*/         0, /*End of Scope*/
/*31920*/       /*Scope*/ 76, /*->31997*/
/*31921*/         OPC_CheckType, MVT::i32,
/*31923*/         OPC_Scope, 23, /*->31948*/ // 3 children in Scope
/*31925*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31927*/           OPC_EmitInteger, MVT::i32, 14, 
/*31930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31933*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31936*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31948*/         /*Scope*/ 23, /*->31972*/
/*31949*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31951*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*31954*/           OPC_EmitInteger, MVT::i32, 14, 
/*31957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31972*/         /*Scope*/ 23, /*->31996*/
/*31973*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31975*/           OPC_EmitInteger, MVT::i32, 14, 
/*31978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31984*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*31996*/         0, /*End of Scope*/
/*31997*/       0, /*End of Scope*/
/*31998*/     /*Scope*/ 108, /*->32107*/
/*31999*/       OPC_MoveChild, 1,
/*32001*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32004*/       OPC_MoveChild, 0,
/*32006*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*32009*/       OPC_MoveChild, 0,
/*32011*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*32014*/       OPC_MoveParent,
/*32015*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*32017*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->32062
/*32020*/         OPC_MoveParent,
/*32021*/         OPC_MoveParent,
/*32022*/         OPC_CheckType, MVT::v2i32,
/*32024*/         OPC_Scope, 18, /*->32044*/ // 2 children in Scope
/*32026*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32028*/           OPC_EmitInteger, MVT::i32, 14, 
/*32031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32034*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*32044*/         /*Scope*/ 16, /*->32061*/
/*32045*/           OPC_EmitInteger, MVT::i32, 14, 
/*32048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32051*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*32061*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->32106
/*32064*/         OPC_MoveParent,
/*32065*/         OPC_MoveParent,
/*32066*/         OPC_CheckType, MVT::v4i32,
/*32068*/         OPC_Scope, 18, /*->32088*/ // 2 children in Scope
/*32070*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32072*/           OPC_EmitInteger, MVT::i32, 14, 
/*32075*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32078*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*32088*/         /*Scope*/ 16, /*->32105*/
/*32089*/           OPC_EmitInteger, MVT::i32, 14, 
/*32092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32095*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*32105*/         0, /*End of Scope*/
                0, // EndSwitchType
/*32107*/     0, /*End of Scope*/
/*32108*/   /*Scope*/ 110, /*->32219*/
/*32109*/     OPC_MoveChild, 0,
/*32111*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32114*/     OPC_MoveChild, 0,
/*32116*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*32119*/     OPC_MoveChild, 0,
/*32121*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*32124*/     OPC_MoveParent,
/*32125*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*32127*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->32173
/*32130*/       OPC_MoveParent,
/*32131*/       OPC_MoveParent,
/*32132*/       OPC_RecordChild1, // #0 = $Vm
/*32133*/       OPC_CheckType, MVT::v2i32,
/*32135*/       OPC_Scope, 18, /*->32155*/ // 2 children in Scope
/*32137*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32139*/         OPC_EmitInteger, MVT::i32, 14, 
/*32142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32145*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*32155*/       /*Scope*/ 16, /*->32172*/
/*32156*/         OPC_EmitInteger, MVT::i32, 14, 
/*32159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32162*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*32172*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->32218
/*32175*/       OPC_MoveParent,
/*32176*/       OPC_MoveParent,
/*32177*/       OPC_RecordChild1, // #0 = $Vm
/*32178*/       OPC_CheckType, MVT::v4i32,
/*32180*/       OPC_Scope, 18, /*->32200*/ // 2 children in Scope
/*32182*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32184*/         OPC_EmitInteger, MVT::i32, 14, 
/*32187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*32200*/       /*Scope*/ 16, /*->32217*/
/*32201*/         OPC_EmitInteger, MVT::i32, 14, 
/*32204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*32217*/       0, /*End of Scope*/
              0, // EndSwitchType
/*32219*/   /*Scope*/ 46, /*->32266*/
/*32220*/     OPC_RecordChild0, // #0 = $Vn
/*32221*/     OPC_RecordChild1, // #1 = $Vm
/*32222*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->32244
/*32225*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32227*/       OPC_EmitInteger, MVT::i32, 14, 
/*32230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->32265
/*32246*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32248*/       OPC_EmitInteger, MVT::i32, 14, 
/*32251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*32266*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,2/*297*/,  TARGET_VAL(ISD::ROTR),// ->32568
/*32271*/   OPC_Scope, 34, /*->32307*/ // 6 children in Scope
/*32273*/     OPC_MoveChild, 0,
/*32275*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*32278*/     OPC_RecordChild0, // #0 = $Rm
/*32279*/     OPC_MoveParent,
/*32280*/     OPC_MoveChild, 1,
/*32282*/     OPC_CheckInteger, 16, 
/*32284*/     OPC_CheckType, MVT::i32,
/*32286*/     OPC_MoveParent,
/*32287*/     OPC_CheckType, MVT::i32,
/*32289*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*32291*/     OPC_EmitInteger, MVT::i32, 14, 
/*32294*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32297*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*32307*/   /*Scope*/ 30, /*->32338*/
/*32308*/     OPC_RecordNode, // #0 = $src
/*32309*/     OPC_CheckType, MVT::i32,
/*32311*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32313*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*32316*/     OPC_EmitInteger, MVT::i32, 14, 
/*32319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*32338*/   /*Scope*/ 56, /*->32395*/
/*32339*/     OPC_MoveChild, 0,
/*32341*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*32344*/     OPC_RecordChild0, // #0 = $Rm
/*32345*/     OPC_MoveParent,
/*32346*/     OPC_MoveChild, 1,
/*32348*/     OPC_CheckInteger, 16, 
/*32350*/     OPC_CheckType, MVT::i32,
/*32352*/     OPC_MoveParent,
/*32353*/     OPC_CheckType, MVT::i32,
/*32355*/     OPC_Scope, 18, /*->32375*/ // 2 children in Scope
/*32357*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*32359*/       OPC_EmitInteger, MVT::i32, 14, 
/*32362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*32375*/     /*Scope*/ 18, /*->32394*/
/*32376*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32378*/       OPC_EmitInteger, MVT::i32, 14, 
/*32381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*32394*/     0, /*End of Scope*/
/*32395*/   /*Scope*/ 43, /*->32439*/
/*32396*/     OPC_RecordChild0, // #0 = $lhs
/*32397*/     OPC_MoveChild, 1,
/*32399*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*32402*/     OPC_RecordChild0, // #1 = $rhs
/*32403*/     OPC_MoveChild, 1,
/*32405*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32408*/     OPC_CheckPredicate, 78, // Predicate_lo5AllOne
/*32410*/     OPC_MoveParent,
/*32411*/     OPC_CheckType, MVT::i32,
/*32413*/     OPC_MoveParent,
/*32414*/     OPC_CheckType, MVT::i32,
/*32416*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32418*/     OPC_EmitInteger, MVT::i32, 14, 
/*32421*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32424*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32427*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*32439*/   /*Scope*/ 29, /*->32469*/
/*32440*/     OPC_RecordNode, // #0 = $src
/*32441*/     OPC_CheckType, MVT::i32,
/*32443*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32445*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*32448*/     OPC_EmitInteger, MVT::i32, 14, 
/*32451*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*32469*/   /*Scope*/ 97, /*->32567*/
/*32470*/     OPC_RecordChild0, // #0 = $Rm
/*32471*/     OPC_RecordChild1, // #1 = $imm
/*32472*/     OPC_Scope, 37, /*->32511*/ // 2 children in Scope
/*32474*/       OPC_MoveChild, 1,
/*32476*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32479*/       OPC_CheckPredicate, 79, // Predicate_imm0_31
/*32481*/       OPC_CheckType, MVT::i32,
/*32483*/       OPC_MoveParent,
/*32484*/       OPC_CheckType, MVT::i32,
/*32486*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32488*/       OPC_EmitConvertToTarget, 1,
/*32490*/       OPC_EmitInteger, MVT::i32, 14, 
/*32493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32496*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32499*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*32511*/     /*Scope*/ 54, /*->32566*/
/*32512*/       OPC_CheckChild1Type, MVT::i32,
/*32514*/       OPC_CheckType, MVT::i32,
/*32516*/       OPC_Scope, 23, /*->32541*/ // 2 children in Scope
/*32518*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32520*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32523*/         OPC_EmitInteger, MVT::i32, 14, 
/*32526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*32541*/       /*Scope*/ 23, /*->32565*/
/*32542*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32544*/         OPC_EmitInteger, MVT::i32, 14, 
/*32547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*32565*/       0, /*End of Scope*/
/*32566*/     0, /*End of Scope*/
/*32567*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->33101
/*32572*/   OPC_RecordMemRef,
/*32573*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*32574*/   OPC_RecordChild1, // #1 = $src
/*32575*/   OPC_CheckChild1Type, MVT::i32,
/*32577*/   OPC_CheckType, MVT::i32,
/*32579*/   OPC_Scope, 26, /*->32607*/ // 14 children in Scope
/*32581*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32583*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32585*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*32588*/     OPC_EmitMergeInputChains1_0,
/*32589*/     OPC_EmitInteger, MVT::i32, 14, 
/*32592*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*32607*/   /*Scope*/ 26, /*->32634*/
/*32608*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32610*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32612*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*32615*/     OPC_EmitMergeInputChains1_0,
/*32616*/     OPC_EmitInteger, MVT::i32, 14, 
/*32619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*32634*/   /*Scope*/ 26, /*->32661*/
/*32635*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32637*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32639*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*32642*/     OPC_EmitMergeInputChains1_0,
/*32643*/     OPC_EmitInteger, MVT::i32, 14, 
/*32646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*32661*/   /*Scope*/ 26, /*->32688*/
/*32662*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32664*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32666*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32669*/     OPC_EmitMergeInputChains1_0,
/*32670*/     OPC_EmitInteger, MVT::i32, 14, 
/*32673*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32676*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32688*/   /*Scope*/ 26, /*->32715*/
/*32689*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32691*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32693*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32696*/     OPC_EmitMergeInputChains1_0,
/*32697*/     OPC_EmitInteger, MVT::i32, 14, 
/*32700*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32703*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32715*/   /*Scope*/ 26, /*->32742*/
/*32716*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32718*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32720*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32723*/     OPC_EmitMergeInputChains1_0,
/*32724*/     OPC_EmitInteger, MVT::i32, 14, 
/*32727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32730*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*32742*/   /*Scope*/ 25, /*->32768*/
/*32743*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32745*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32747*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*32750*/     OPC_EmitMergeInputChains1_0,
/*32751*/     OPC_EmitInteger, MVT::i32, 14, 
/*32754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*32768*/   /*Scope*/ 25, /*->32794*/
/*32769*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32771*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32773*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*32776*/     OPC_EmitMergeInputChains1_0,
/*32777*/     OPC_EmitInteger, MVT::i32, 14, 
/*32780*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32783*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*32794*/   /*Scope*/ 50, /*->32845*/
/*32795*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32797*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32799*/     OPC_Scope, 21, /*->32822*/ // 2 children in Scope
/*32801*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*32804*/       OPC_EmitMergeInputChains1_0,
/*32805*/       OPC_EmitInteger, MVT::i32, 14, 
/*32808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*32822*/     /*Scope*/ 21, /*->32844*/
/*32823*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*32826*/       OPC_EmitMergeInputChains1_0,
/*32827*/       OPC_EmitInteger, MVT::i32, 14, 
/*32830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*32844*/     0, /*End of Scope*/
/*32845*/   /*Scope*/ 50, /*->32896*/
/*32846*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32848*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32850*/     OPC_Scope, 21, /*->32873*/ // 2 children in Scope
/*32852*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*32855*/       OPC_EmitMergeInputChains1_0,
/*32856*/       OPC_EmitInteger, MVT::i32, 14, 
/*32859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*32873*/     /*Scope*/ 21, /*->32895*/
/*32874*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*32877*/       OPC_EmitMergeInputChains1_0,
/*32878*/       OPC_EmitInteger, MVT::i32, 14, 
/*32881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*32895*/     0, /*End of Scope*/
/*32896*/   /*Scope*/ 50, /*->32947*/
/*32897*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32899*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32901*/     OPC_Scope, 21, /*->32924*/ // 2 children in Scope
/*32903*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*32906*/       OPC_EmitMergeInputChains1_0,
/*32907*/       OPC_EmitInteger, MVT::i32, 14, 
/*32910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*32924*/     /*Scope*/ 21, /*->32946*/
/*32925*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*32928*/       OPC_EmitMergeInputChains1_0,
/*32929*/       OPC_EmitInteger, MVT::i32, 14, 
/*32932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*32946*/     0, /*End of Scope*/
/*32947*/   /*Scope*/ 50, /*->32998*/
/*32948*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32950*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32952*/     OPC_Scope, 21, /*->32975*/ // 2 children in Scope
/*32954*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*32957*/       OPC_EmitMergeInputChains1_0,
/*32958*/       OPC_EmitInteger, MVT::i32, 14, 
/*32961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*32975*/     /*Scope*/ 21, /*->32997*/
/*32976*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*32979*/       OPC_EmitMergeInputChains1_0,
/*32980*/       OPC_EmitInteger, MVT::i32, 14, 
/*32983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*32997*/     0, /*End of Scope*/
/*32998*/   /*Scope*/ 50, /*->33049*/
/*32999*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*33001*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33003*/     OPC_Scope, 21, /*->33026*/ // 2 children in Scope
/*33005*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33008*/       OPC_EmitMergeInputChains1_0,
/*33009*/       OPC_EmitInteger, MVT::i32, 14, 
/*33012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33026*/     /*Scope*/ 21, /*->33048*/
/*33027*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33030*/       OPC_EmitMergeInputChains1_0,
/*33031*/       OPC_EmitInteger, MVT::i32, 14, 
/*33034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*33048*/     0, /*End of Scope*/
/*33049*/   /*Scope*/ 50, /*->33100*/
/*33050*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*33052*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33054*/     OPC_Scope, 21, /*->33077*/ // 2 children in Scope
/*33056*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33059*/       OPC_EmitMergeInputChains1_0,
/*33060*/       OPC_EmitInteger, MVT::i32, 14, 
/*33063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*33077*/     /*Scope*/ 21, /*->33099*/
/*33078*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33081*/       OPC_EmitMergeInputChains1_0,
/*33082*/       OPC_EmitInteger, MVT::i32, 14, 
/*33085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*33099*/     0, /*End of Scope*/
/*33100*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->33635
/*33105*/   OPC_RecordMemRef,
/*33106*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*33107*/   OPC_RecordChild1, // #1 = $ptr
/*33108*/   OPC_CheckChild1Type, MVT::i32,
/*33110*/   OPC_RecordChild2, // #2 = $val
/*33111*/   OPC_CheckChild2Type, MVT::i32,
/*33113*/   OPC_Scope, 26, /*->33141*/ // 14 children in Scope
/*33115*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33117*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33119*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*33122*/     OPC_EmitMergeInputChains1_0,
/*33123*/     OPC_EmitInteger, MVT::i32, 14, 
/*33126*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33129*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*33141*/   /*Scope*/ 26, /*->33168*/
/*33142*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33144*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33146*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*33149*/     OPC_EmitMergeInputChains1_0,
/*33150*/     OPC_EmitInteger, MVT::i32, 14, 
/*33153*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33156*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*33168*/   /*Scope*/ 26, /*->33195*/
/*33169*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33171*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33173*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*33176*/     OPC_EmitMergeInputChains1_0,
/*33177*/     OPC_EmitInteger, MVT::i32, 14, 
/*33180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*33195*/   /*Scope*/ 26, /*->33222*/
/*33196*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33198*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33200*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33203*/     OPC_EmitMergeInputChains1_0,
/*33204*/     OPC_EmitInteger, MVT::i32, 14, 
/*33207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33222*/   /*Scope*/ 26, /*->33249*/
/*33223*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33225*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33227*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33230*/     OPC_EmitMergeInputChains1_0,
/*33231*/     OPC_EmitInteger, MVT::i32, 14, 
/*33234*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33249*/   /*Scope*/ 26, /*->33276*/
/*33250*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33252*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33254*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33257*/     OPC_EmitMergeInputChains1_0,
/*33258*/     OPC_EmitInteger, MVT::i32, 14, 
/*33261*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33264*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33276*/   /*Scope*/ 25, /*->33302*/
/*33277*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33279*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33281*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*33284*/     OPC_EmitMergeInputChains1_0,
/*33285*/     OPC_EmitInteger, MVT::i32, 14, 
/*33288*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33291*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*33302*/   /*Scope*/ 25, /*->33328*/
/*33303*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33305*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33307*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*33310*/     OPC_EmitMergeInputChains1_0,
/*33311*/     OPC_EmitInteger, MVT::i32, 14, 
/*33314*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33317*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*33328*/   /*Scope*/ 50, /*->33379*/
/*33329*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33331*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33333*/     OPC_Scope, 21, /*->33356*/ // 2 children in Scope
/*33335*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*33338*/       OPC_EmitMergeInputChains1_0,
/*33339*/       OPC_EmitInteger, MVT::i32, 14, 
/*33342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*33356*/     /*Scope*/ 21, /*->33378*/
/*33357*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*33360*/       OPC_EmitMergeInputChains1_0,
/*33361*/       OPC_EmitInteger, MVT::i32, 14, 
/*33364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*33378*/     0, /*End of Scope*/
/*33379*/   /*Scope*/ 50, /*->33430*/
/*33380*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33382*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33384*/     OPC_Scope, 21, /*->33407*/ // 2 children in Scope
/*33386*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*33389*/       OPC_EmitMergeInputChains1_0,
/*33390*/       OPC_EmitInteger, MVT::i32, 14, 
/*33393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33396*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*33407*/     /*Scope*/ 21, /*->33429*/
/*33408*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*33411*/       OPC_EmitMergeInputChains1_0,
/*33412*/       OPC_EmitInteger, MVT::i32, 14, 
/*33415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*33429*/     0, /*End of Scope*/
/*33430*/   /*Scope*/ 50, /*->33481*/
/*33431*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33433*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33435*/     OPC_Scope, 21, /*->33458*/ // 2 children in Scope
/*33437*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*33440*/       OPC_EmitMergeInputChains1_0,
/*33441*/       OPC_EmitInteger, MVT::i32, 14, 
/*33444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*33458*/     /*Scope*/ 21, /*->33480*/
/*33459*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*33462*/       OPC_EmitMergeInputChains1_0,
/*33463*/       OPC_EmitInteger, MVT::i32, 14, 
/*33466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*33480*/     0, /*End of Scope*/
/*33481*/   /*Scope*/ 50, /*->33532*/
/*33482*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33484*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33486*/     OPC_Scope, 21, /*->33509*/ // 2 children in Scope
/*33488*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33491*/       OPC_EmitMergeInputChains1_0,
/*33492*/       OPC_EmitInteger, MVT::i32, 14, 
/*33495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33509*/     /*Scope*/ 21, /*->33531*/
/*33510*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33513*/       OPC_EmitMergeInputChains1_0,
/*33514*/       OPC_EmitInteger, MVT::i32, 14, 
/*33517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33531*/     0, /*End of Scope*/
/*33532*/   /*Scope*/ 50, /*->33583*/
/*33533*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33535*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33537*/     OPC_Scope, 21, /*->33560*/ // 2 children in Scope
/*33539*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33542*/       OPC_EmitMergeInputChains1_0,
/*33543*/       OPC_EmitInteger, MVT::i32, 14, 
/*33546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33560*/     /*Scope*/ 21, /*->33582*/
/*33561*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33564*/       OPC_EmitMergeInputChains1_0,
/*33565*/       OPC_EmitInteger, MVT::i32, 14, 
/*33568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33571*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33582*/     0, /*End of Scope*/
/*33583*/   /*Scope*/ 50, /*->33634*/
/*33584*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33586*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33588*/     OPC_Scope, 21, /*->33611*/ // 2 children in Scope
/*33590*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33593*/       OPC_EmitMergeInputChains1_0,
/*33594*/       OPC_EmitInteger, MVT::i32, 14, 
/*33597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33611*/     /*Scope*/ 21, /*->33633*/
/*33612*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33615*/       OPC_EmitMergeInputChains1_0,
/*33616*/       OPC_EmitInteger, MVT::i32, 14, 
/*33619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33633*/     0, /*End of Scope*/
/*33634*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->33757
/*33638*/   OPC_Scope, 67, /*->33707*/ // 2 children in Scope
/*33640*/     OPC_MoveChild, 0,
/*33642*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*33645*/     OPC_RecordMemRef,
/*33646*/     OPC_RecordNode, // #0 = 'ld' chained node
/*33647*/     OPC_CheckFoldableChainNode,
/*33648*/     OPC_MoveChild, 1,
/*33650*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*33653*/     OPC_RecordChild0, // #1 = $addr
/*33654*/     OPC_MoveChild, 0,
/*33656*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*33659*/     OPC_MoveParent,
/*33660*/     OPC_MoveParent,
/*33661*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*33663*/     OPC_CheckPredicate, 27, // Predicate_load
/*33665*/     OPC_MoveParent,
/*33666*/     OPC_RecordChild1, // #2 = $cp
/*33667*/     OPC_MoveChild, 1,
/*33669*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33672*/     OPC_MoveParent,
/*33673*/     OPC_CheckType, MVT::i32,
/*33675*/     OPC_Scope, 14, /*->33691*/ // 2 children in Scope
/*33677*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33679*/       OPC_EmitMergeInputChains1_0,
/*33680*/       OPC_EmitConvertToTarget, 2,
/*33682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*33691*/     /*Scope*/ 14, /*->33706*/
/*33692*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33694*/       OPC_EmitMergeInputChains1_0,
/*33695*/       OPC_EmitConvertToTarget, 2,
/*33697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*33706*/     0, /*End of Scope*/
/*33707*/   /*Scope*/ 48, /*->33756*/
/*33708*/     OPC_RecordChild0, // #0 = $a
/*33709*/     OPC_RecordChild1, // #1 = $cp
/*33710*/     OPC_MoveChild, 1,
/*33712*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33715*/     OPC_MoveParent,
/*33716*/     OPC_CheckType, MVT::i32,
/*33718*/     OPC_Scope, 21, /*->33741*/ // 2 children in Scope
/*33720*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33722*/       OPC_EmitConvertToTarget, 1,
/*33724*/       OPC_EmitInteger, MVT::i32, 14, 
/*33727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*33741*/     /*Scope*/ 13, /*->33755*/
/*33742*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*33744*/       OPC_EmitConvertToTarget, 1,
/*33746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*33755*/     0, /*End of Scope*/
/*33756*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->33830
/*33760*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*33761*/   OPC_RecordChild1, // #1 = $cc
/*33762*/   OPC_MoveChild, 1,
/*33764*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33767*/   OPC_MoveParent,
/*33768*/   OPC_RecordChild2, // #2 = $lhs1
/*33769*/   OPC_RecordChild3, // #3 = $lhs2
/*33770*/   OPC_Scope, 31, /*->33803*/ // 2 children in Scope
/*33772*/     OPC_MoveChild, 4,
/*33774*/     OPC_CheckInteger, 0, 
/*33776*/     OPC_MoveParent,
/*33777*/     OPC_MoveChild, 5,
/*33779*/     OPC_CheckInteger, 0, 
/*33781*/     OPC_MoveParent,
/*33782*/     OPC_RecordChild6, // #4 = $dst
/*33783*/     OPC_MoveChild, 6,
/*33785*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*33788*/     OPC_MoveParent,
/*33789*/     OPC_EmitMergeInputChains1_0,
/*33790*/     OPC_EmitConvertToTarget, 1,
/*33792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*33803*/   /*Scope*/ 25, /*->33829*/
/*33804*/     OPC_RecordChild4, // #4 = $rhs1
/*33805*/     OPC_RecordChild5, // #5 = $rhs2
/*33806*/     OPC_RecordChild6, // #6 = $dst
/*33807*/     OPC_MoveChild, 6,
/*33809*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*33812*/     OPC_MoveParent,
/*33813*/     OPC_EmitMergeInputChains1_0,
/*33814*/     OPC_EmitConvertToTarget, 1,
/*33816*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*33829*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,19/*2442*/,  TARGET_VAL(ISD::SUB),// ->36276
/*33834*/   OPC_Scope, 46|128,1/*174*/, /*->34011*/ // 7 children in Scope
/*33837*/     OPC_RecordChild0, // #0 = $Rn
/*33838*/     OPC_RecordChild1, // #1 = $shift
/*33839*/     OPC_CheckType, MVT::i32,
/*33841*/     OPC_Scope, 110, /*->33953*/ // 2 children in Scope
/*33843*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33845*/       OPC_Scope, 26, /*->33873*/ // 4 children in Scope
/*33847*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33850*/         OPC_EmitInteger, MVT::i32, 14, 
/*33853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33873*/       /*Scope*/ 26, /*->33900*/
/*33874*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33877*/         OPC_EmitInteger, MVT::i32, 14, 
/*33880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33900*/       /*Scope*/ 25, /*->33926*/
/*33901*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33904*/         OPC_EmitInteger, MVT::i32, 14, 
/*33907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33926*/       /*Scope*/ 25, /*->33952*/
/*33927*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33930*/         OPC_EmitInteger, MVT::i32, 14, 
/*33933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33952*/       0, /*End of Scope*/
/*33953*/     /*Scope*/ 56, /*->34010*/
/*33954*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33956*/       OPC_Scope, 25, /*->33983*/ // 2 children in Scope
/*33958*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33961*/         OPC_EmitInteger, MVT::i32, 14, 
/*33964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33970*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33983*/       /*Scope*/ 25, /*->34009*/
/*33984*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33987*/         OPC_EmitInteger, MVT::i32, 14, 
/*33990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34009*/       0, /*End of Scope*/
/*34010*/     0, /*End of Scope*/
/*34011*/   /*Scope*/ 30, /*->34042*/
/*34012*/     OPC_MoveChild, 0,
/*34014*/     OPC_CheckInteger, 0, 
/*34016*/     OPC_MoveParent,
/*34017*/     OPC_RecordChild1, // #0 = $Rn
/*34018*/     OPC_CheckType, MVT::i32,
/*34020*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34022*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34025*/     OPC_EmitInteger, MVT::i32, 14, 
/*34028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
              // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*34042*/   /*Scope*/ 88|128,2/*344*/, /*->34388*/
/*34044*/     OPC_RecordChild0, // #0 = $Rn
/*34045*/     OPC_Scope, 36, /*->34083*/ // 6 children in Scope
/*34047*/       OPC_RecordChild1, // #1 = $imm
/*34048*/       OPC_MoveChild, 1,
/*34050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34053*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*34055*/       OPC_MoveParent,
/*34056*/       OPC_CheckType, MVT::i32,
/*34058*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34060*/       OPC_EmitConvertToTarget, 1,
/*34062*/       OPC_EmitInteger, MVT::i32, 14, 
/*34065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34071*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34083*/     /*Scope*/ 36, /*->34120*/
/*34084*/       OPC_MoveChild, 0,
/*34086*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34089*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*34091*/       OPC_MoveParent,
/*34092*/       OPC_RecordChild1, // #1 = $Rn
/*34093*/       OPC_CheckType, MVT::i32,
/*34095*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34097*/       OPC_EmitConvertToTarget, 0,
/*34099*/       OPC_EmitInteger, MVT::i32, 14, 
/*34102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34120*/     /*Scope*/ 66, /*->34187*/
/*34121*/       OPC_RecordChild1, // #1 = $imm
/*34122*/       OPC_MoveChild, 1,
/*34124*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34127*/       OPC_Scope, 30, /*->34159*/ // 2 children in Scope
/*34129*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*34131*/         OPC_MoveParent,
/*34132*/         OPC_CheckType, MVT::i32,
/*34134*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34136*/         OPC_EmitConvertToTarget, 1,
/*34138*/         OPC_EmitInteger, MVT::i32, 14, 
/*34141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*34159*/       /*Scope*/ 26, /*->34186*/
/*34160*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*34162*/         OPC_MoveParent,
/*34163*/         OPC_CheckType, MVT::i32,
/*34165*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34167*/         OPC_EmitConvertToTarget, 1,
/*34169*/         OPC_EmitInteger, MVT::i32, 14, 
/*34172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34186*/       0, /*End of Scope*/
/*34187*/     /*Scope*/ 36, /*->34224*/
/*34188*/       OPC_MoveChild, 0,
/*34190*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34193*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*34195*/       OPC_MoveParent,
/*34196*/       OPC_RecordChild1, // #1 = $Rn
/*34197*/       OPC_CheckType, MVT::i32,
/*34199*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34201*/       OPC_EmitConvertToTarget, 0,
/*34203*/       OPC_EmitInteger, MVT::i32, 14, 
/*34206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34224*/     /*Scope*/ 84, /*->34309*/
/*34225*/       OPC_MoveChild, 1,
/*34227*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->34280
/*34231*/         OPC_RecordChild0, // #1 = $Rn
/*34232*/         OPC_RecordChild1, // #2 = $Rm
/*34233*/         OPC_MoveParent,
/*34234*/         OPC_CheckType, MVT::i32,
/*34236*/         OPC_Scope, 20, /*->34258*/ // 2 children in Scope
/*34238*/           OPC_CheckPatternPredicate, 27, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*34240*/           OPC_EmitInteger, MVT::i32, 14, 
/*34243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34246*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*34258*/         /*Scope*/ 20, /*->34279*/
/*34259*/           OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*34261*/           OPC_EmitInteger, MVT::i32, 14, 
/*34264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*34279*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->34308
/*34283*/         OPC_RecordChild0, // #1 = $Rn
/*34284*/         OPC_RecordChild1, // #2 = $Rm
/*34285*/         OPC_MoveParent,
/*34286*/         OPC_CheckType, MVT::i32,
/*34288*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*34290*/         OPC_EmitInteger, MVT::i32, 14, 
/*34293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*34309*/     /*Scope*/ 77, /*->34387*/
/*34310*/       OPC_RecordChild1, // #1 = $Rm
/*34311*/       OPC_CheckType, MVT::i32,
/*34313*/       OPC_Scope, 23, /*->34338*/ // 3 children in Scope
/*34315*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34317*/         OPC_EmitInteger, MVT::i32, 14, 
/*34320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34338*/       /*Scope*/ 23, /*->34362*/
/*34339*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34341*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34344*/         OPC_EmitInteger, MVT::i32, 14, 
/*34347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34362*/       /*Scope*/ 23, /*->34386*/
/*34363*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34365*/         OPC_EmitInteger, MVT::i32, 14, 
/*34368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*34386*/       0, /*End of Scope*/
/*34387*/     0, /*End of Scope*/
/*34388*/   /*Scope*/ 66|128,1/*194*/, /*->34584*/
/*34390*/     OPC_MoveChild, 0,
/*34392*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34395*/     OPC_MoveChild, 0,
/*34397*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34400*/     OPC_MoveChild, 0,
/*34402*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34405*/     OPC_MoveParent,
/*34406*/     OPC_CheckPredicate, 86, // Predicate_NEONimmAllZerosV
/*34408*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->34496
/*34411*/       OPC_MoveParent,
/*34412*/       OPC_MoveParent,
/*34413*/       OPC_RecordChild1, // #0 = $Vm
/*34414*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->34455
/*34417*/         OPC_Scope, 18, /*->34437*/ // 2 children in Scope
/*34419*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34421*/           OPC_EmitInteger, MVT::i32, 14, 
/*34424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34427*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*34437*/         /*Scope*/ 16, /*->34454*/
/*34438*/           OPC_EmitInteger, MVT::i32, 14, 
/*34441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34444*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*34454*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->34495
/*34457*/         OPC_Scope, 18, /*->34477*/ // 2 children in Scope
/*34459*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34461*/           OPC_EmitInteger, MVT::i32, 14, 
/*34464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34467*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*34477*/         /*Scope*/ 16, /*->34494*/
/*34478*/           OPC_EmitInteger, MVT::i32, 14, 
/*34481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34484*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*34494*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->34583
/*34498*/       OPC_MoveParent,
/*34499*/       OPC_MoveParent,
/*34500*/       OPC_RecordChild1, // #0 = $Vm
/*34501*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->34542
/*34504*/         OPC_Scope, 18, /*->34524*/ // 2 children in Scope
/*34506*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34508*/           OPC_EmitInteger, MVT::i32, 14, 
/*34511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34514*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*34524*/         /*Scope*/ 16, /*->34541*/
/*34525*/           OPC_EmitInteger, MVT::i32, 14, 
/*34528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34531*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*34541*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->34582
/*34544*/         OPC_Scope, 18, /*->34564*/ // 2 children in Scope
/*34546*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34548*/           OPC_EmitInteger, MVT::i32, 14, 
/*34551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34554*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*34564*/         /*Scope*/ 16, /*->34581*/
/*34565*/           OPC_EmitInteger, MVT::i32, 14, 
/*34568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34571*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*34581*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*34584*/   /*Scope*/ 71|128,5/*711*/, /*->35297*/
/*34586*/     OPC_RecordChild0, // #0 = $src1
/*34587*/     OPC_MoveChild, 1,
/*34589*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->35104
/*34594*/       OPC_Scope, 9|128,1/*137*/, /*->34734*/ // 4 children in Scope
/*34597*/         OPC_RecordChild0, // #1 = $Vn
/*34598*/         OPC_MoveChild, 1,
/*34600*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34603*/         OPC_RecordChild0, // #2 = $Vm
/*34604*/         OPC_Scope, 63, /*->34669*/ // 2 children in Scope
/*34606*/           OPC_CheckChild0Type, MVT::v4i16,
/*34608*/           OPC_RecordChild1, // #3 = $lane
/*34609*/           OPC_MoveChild, 1,
/*34611*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34614*/           OPC_MoveParent,
/*34615*/           OPC_MoveParent,
/*34616*/           OPC_MoveParent,
/*34617*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->34643
/*34620*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34622*/             OPC_EmitConvertToTarget, 3,
/*34624*/             OPC_EmitInteger, MVT::i32, 14, 
/*34627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34630*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->34668
/*34645*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34647*/             OPC_EmitConvertToTarget, 3,
/*34649*/             OPC_EmitInteger, MVT::i32, 14, 
/*34652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34655*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34669*/         /*Scope*/ 63, /*->34733*/
/*34670*/           OPC_CheckChild0Type, MVT::v2i32,
/*34672*/           OPC_RecordChild1, // #3 = $lane
/*34673*/           OPC_MoveChild, 1,
/*34675*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34678*/           OPC_MoveParent,
/*34679*/           OPC_MoveParent,
/*34680*/           OPC_MoveParent,
/*34681*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->34707
/*34684*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34686*/             OPC_EmitConvertToTarget, 3,
/*34688*/             OPC_EmitInteger, MVT::i32, 14, 
/*34691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34694*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->34732
/*34709*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34711*/             OPC_EmitConvertToTarget, 3,
/*34713*/             OPC_EmitInteger, MVT::i32, 14, 
/*34716*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34719*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34733*/         0, /*End of Scope*/
/*34734*/       /*Scope*/ 10|128,1/*138*/, /*->34874*/
/*34736*/         OPC_MoveChild, 0,
/*34738*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34741*/         OPC_RecordChild0, // #1 = $Vm
/*34742*/         OPC_Scope, 64, /*->34808*/ // 2 children in Scope
/*34744*/           OPC_CheckChild0Type, MVT::v4i16,
/*34746*/           OPC_RecordChild1, // #2 = $lane
/*34747*/           OPC_MoveChild, 1,
/*34749*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34752*/           OPC_MoveParent,
/*34753*/           OPC_MoveParent,
/*34754*/           OPC_RecordChild1, // #3 = $Vn
/*34755*/           OPC_MoveParent,
/*34756*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->34782
/*34759*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34761*/             OPC_EmitConvertToTarget, 2,
/*34763*/             OPC_EmitInteger, MVT::i32, 14, 
/*34766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34769*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->34807
/*34784*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34786*/             OPC_EmitConvertToTarget, 2,
/*34788*/             OPC_EmitInteger, MVT::i32, 14, 
/*34791*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34794*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34808*/         /*Scope*/ 64, /*->34873*/
/*34809*/           OPC_CheckChild0Type, MVT::v2i32,
/*34811*/           OPC_RecordChild1, // #2 = $lane
/*34812*/           OPC_MoveChild, 1,
/*34814*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34817*/           OPC_MoveParent,
/*34818*/           OPC_MoveParent,
/*34819*/           OPC_RecordChild1, // #3 = $Vn
/*34820*/           OPC_MoveParent,
/*34821*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->34847
/*34824*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34826*/             OPC_EmitConvertToTarget, 2,
/*34828*/             OPC_EmitInteger, MVT::i32, 14, 
/*34831*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34834*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->34872
/*34849*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34851*/             OPC_EmitConvertToTarget, 2,
/*34853*/             OPC_EmitInteger, MVT::i32, 14, 
/*34856*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34859*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34873*/         0, /*End of Scope*/
/*34874*/       /*Scope*/ 113, /*->34988*/
/*34875*/         OPC_RecordChild0, // #1 = $src2
/*34876*/         OPC_MoveChild, 1,
/*34878*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34881*/         OPC_RecordChild0, // #2 = $src3
/*34882*/         OPC_Scope, 51, /*->34935*/ // 2 children in Scope
/*34884*/           OPC_CheckChild0Type, MVT::v8i16,
/*34886*/           OPC_RecordChild1, // #3 = $lane
/*34887*/           OPC_MoveChild, 1,
/*34889*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34892*/           OPC_MoveParent,
/*34893*/           OPC_MoveParent,
/*34894*/           OPC_MoveParent,
/*34895*/           OPC_CheckType, MVT::v8i16,
/*34897*/           OPC_EmitConvertToTarget, 3,
/*34899*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*34902*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*34911*/           OPC_EmitConvertToTarget, 3,
/*34913*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*34916*/           OPC_EmitInteger, MVT::i32, 14, 
/*34919*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34922*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*34935*/         /*Scope*/ 51, /*->34987*/
/*34936*/           OPC_CheckChild0Type, MVT::v4i32,
/*34938*/           OPC_RecordChild1, // #3 = $lane
/*34939*/           OPC_MoveChild, 1,
/*34941*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34944*/           OPC_MoveParent,
/*34945*/           OPC_MoveParent,
/*34946*/           OPC_MoveParent,
/*34947*/           OPC_CheckType, MVT::v4i32,
/*34949*/           OPC_EmitConvertToTarget, 3,
/*34951*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*34954*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*34963*/           OPC_EmitConvertToTarget, 3,
/*34965*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*34968*/           OPC_EmitInteger, MVT::i32, 14, 
/*34971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34974*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*34987*/         0, /*End of Scope*/
/*34988*/       /*Scope*/ 114, /*->35103*/
/*34989*/         OPC_MoveChild, 0,
/*34991*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34994*/         OPC_RecordChild0, // #1 = $src3
/*34995*/         OPC_Scope, 52, /*->35049*/ // 2 children in Scope
/*34997*/           OPC_CheckChild0Type, MVT::v8i16,
/*34999*/           OPC_RecordChild1, // #2 = $lane
/*35000*/           OPC_MoveChild, 1,
/*35002*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35005*/           OPC_MoveParent,
/*35006*/           OPC_MoveParent,
/*35007*/           OPC_RecordChild1, // #3 = $src2
/*35008*/           OPC_MoveParent,
/*35009*/           OPC_CheckType, MVT::v8i16,
/*35011*/           OPC_EmitConvertToTarget, 2,
/*35013*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*35016*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*35025*/           OPC_EmitConvertToTarget, 2,
/*35027*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*35030*/           OPC_EmitInteger, MVT::i32, 14, 
/*35033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35036*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*35049*/         /*Scope*/ 52, /*->35102*/
/*35050*/           OPC_CheckChild0Type, MVT::v4i32,
/*35052*/           OPC_RecordChild1, // #2 = $lane
/*35053*/           OPC_MoveChild, 1,
/*35055*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35058*/           OPC_MoveParent,
/*35059*/           OPC_MoveParent,
/*35060*/           OPC_RecordChild1, // #3 = $src2
/*35061*/           OPC_MoveParent,
/*35062*/           OPC_CheckType, MVT::v4i32,
/*35064*/           OPC_EmitConvertToTarget, 2,
/*35066*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*35069*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*35078*/           OPC_EmitConvertToTarget, 2,
/*35080*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*35083*/           OPC_EmitInteger, MVT::i32, 14, 
/*35086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*35102*/         0, /*End of Scope*/
/*35103*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->35200
/*35107*/       OPC_RecordChild0, // #1 = $Vn
/*35108*/       OPC_Scope, 44, /*->35154*/ // 2 children in Scope
/*35110*/         OPC_CheckChild0Type, MVT::v4i16,
/*35112*/         OPC_MoveChild, 1,
/*35114*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35117*/         OPC_RecordChild0, // #2 = $Vm
/*35118*/         OPC_CheckChild0Type, MVT::v4i16,
/*35120*/         OPC_RecordChild1, // #3 = $lane
/*35121*/         OPC_MoveChild, 1,
/*35123*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35126*/         OPC_MoveParent,
/*35127*/         OPC_MoveParent,
/*35128*/         OPC_MoveParent,
/*35129*/         OPC_CheckType, MVT::v4i32,
/*35131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35133*/         OPC_EmitConvertToTarget, 3,
/*35135*/         OPC_EmitInteger, MVT::i32, 14, 
/*35138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35154*/       /*Scope*/ 44, /*->35199*/
/*35155*/         OPC_CheckChild0Type, MVT::v2i32,
/*35157*/         OPC_MoveChild, 1,
/*35159*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35162*/         OPC_RecordChild0, // #2 = $Vm
/*35163*/         OPC_CheckChild0Type, MVT::v2i32,
/*35165*/         OPC_RecordChild1, // #3 = $lane
/*35166*/         OPC_MoveChild, 1,
/*35168*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35171*/         OPC_MoveParent,
/*35172*/         OPC_MoveParent,
/*35173*/         OPC_MoveParent,
/*35174*/         OPC_CheckType, MVT::v2i64,
/*35176*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35178*/         OPC_EmitConvertToTarget, 3,
/*35180*/         OPC_EmitInteger, MVT::i32, 14, 
/*35183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35199*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->35296
/*35203*/       OPC_RecordChild0, // #1 = $Vn
/*35204*/       OPC_Scope, 44, /*->35250*/ // 2 children in Scope
/*35206*/         OPC_CheckChild0Type, MVT::v4i16,
/*35208*/         OPC_MoveChild, 1,
/*35210*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35213*/         OPC_RecordChild0, // #2 = $Vm
/*35214*/         OPC_CheckChild0Type, MVT::v4i16,
/*35216*/         OPC_RecordChild1, // #3 = $lane
/*35217*/         OPC_MoveChild, 1,
/*35219*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35222*/         OPC_MoveParent,
/*35223*/         OPC_MoveParent,
/*35224*/         OPC_MoveParent,
/*35225*/         OPC_CheckType, MVT::v4i32,
/*35227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35229*/         OPC_EmitConvertToTarget, 3,
/*35231*/         OPC_EmitInteger, MVT::i32, 14, 
/*35234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35250*/       /*Scope*/ 44, /*->35295*/
/*35251*/         OPC_CheckChild0Type, MVT::v2i32,
/*35253*/         OPC_MoveChild, 1,
/*35255*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35258*/         OPC_RecordChild0, // #2 = $Vm
/*35259*/         OPC_CheckChild0Type, MVT::v2i32,
/*35261*/         OPC_RecordChild1, // #3 = $lane
/*35262*/         OPC_MoveChild, 1,
/*35264*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35267*/         OPC_MoveParent,
/*35268*/         OPC_MoveParent,
/*35269*/         OPC_MoveParent,
/*35270*/         OPC_CheckType, MVT::v2i64,
/*35272*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35274*/         OPC_EmitConvertToTarget, 3,
/*35276*/         OPC_EmitInteger, MVT::i32, 14, 
/*35279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35295*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*35297*/   /*Scope*/ 59|128,2/*315*/, /*->35614*/
/*35299*/     OPC_MoveChild, 0,
/*35301*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ARMISD::VMOVIMM),// ->35397
/*35305*/       OPC_MoveChild, 0,
/*35307*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35310*/       OPC_MoveParent,
/*35311*/       OPC_CheckPredicate, 86, // Predicate_NEONimmAllZerosV
/*35313*/       OPC_MoveParent,
/*35314*/       OPC_RecordChild1, // #0 = $Vm
/*35315*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->35356
/*35318*/         OPC_Scope, 18, /*->35338*/ // 2 children in Scope
/*35320*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35322*/           OPC_EmitInteger, MVT::i32, 14, 
/*35325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35328*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*35338*/         /*Scope*/ 16, /*->35355*/
/*35339*/           OPC_EmitInteger, MVT::i32, 14, 
/*35342*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35345*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*35355*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->35396
/*35358*/         OPC_Scope, 18, /*->35378*/ // 2 children in Scope
/*35360*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35362*/           OPC_EmitInteger, MVT::i32, 14, 
/*35365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35368*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*35378*/         /*Scope*/ 16, /*->35395*/
/*35379*/           OPC_EmitInteger, MVT::i32, 14, 
/*35382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*35395*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->35505
/*35400*/       OPC_RecordChild0, // #0 = $Vn
/*35401*/       OPC_Scope, 33, /*->35436*/ // 3 children in Scope
/*35403*/         OPC_CheckChild0Type, MVT::v8i8,
/*35405*/         OPC_MoveParent,
/*35406*/         OPC_MoveChild, 1,
/*35408*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35411*/         OPC_RecordChild0, // #1 = $Vm
/*35412*/         OPC_CheckChild0Type, MVT::v8i8,
/*35414*/         OPC_MoveParent,
/*35415*/         OPC_CheckType, MVT::v8i16,
/*35417*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35419*/         OPC_EmitInteger, MVT::i32, 14, 
/*35422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35436*/       /*Scope*/ 33, /*->35470*/
/*35437*/         OPC_CheckChild0Type, MVT::v4i16,
/*35439*/         OPC_MoveParent,
/*35440*/         OPC_MoveChild, 1,
/*35442*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35445*/         OPC_RecordChild0, // #1 = $Vm
/*35446*/         OPC_CheckChild0Type, MVT::v4i16,
/*35448*/         OPC_MoveParent,
/*35449*/         OPC_CheckType, MVT::v4i32,
/*35451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35453*/         OPC_EmitInteger, MVT::i32, 14, 
/*35456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35470*/       /*Scope*/ 33, /*->35504*/
/*35471*/         OPC_CheckChild0Type, MVT::v2i32,
/*35473*/         OPC_MoveParent,
/*35474*/         OPC_MoveChild, 1,
/*35476*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35479*/         OPC_RecordChild0, // #1 = $Vm
/*35480*/         OPC_CheckChild0Type, MVT::v2i32,
/*35482*/         OPC_MoveParent,
/*35483*/         OPC_CheckType, MVT::v2i64,
/*35485*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35487*/         OPC_EmitInteger, MVT::i32, 14, 
/*35490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35504*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->35613
/*35508*/       OPC_RecordChild0, // #0 = $Vn
/*35509*/       OPC_Scope, 33, /*->35544*/ // 3 children in Scope
/*35511*/         OPC_CheckChild0Type, MVT::v8i8,
/*35513*/         OPC_MoveParent,
/*35514*/         OPC_MoveChild, 1,
/*35516*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35519*/         OPC_RecordChild0, // #1 = $Vm
/*35520*/         OPC_CheckChild0Type, MVT::v8i8,
/*35522*/         OPC_MoveParent,
/*35523*/         OPC_CheckType, MVT::v8i16,
/*35525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35527*/         OPC_EmitInteger, MVT::i32, 14, 
/*35530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35544*/       /*Scope*/ 33, /*->35578*/
/*35545*/         OPC_CheckChild0Type, MVT::v4i16,
/*35547*/         OPC_MoveParent,
/*35548*/         OPC_MoveChild, 1,
/*35550*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35553*/         OPC_RecordChild0, // #1 = $Vm
/*35554*/         OPC_CheckChild0Type, MVT::v4i16,
/*35556*/         OPC_MoveParent,
/*35557*/         OPC_CheckType, MVT::v4i32,
/*35559*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35561*/         OPC_EmitInteger, MVT::i32, 14, 
/*35564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35578*/       /*Scope*/ 33, /*->35612*/
/*35579*/         OPC_CheckChild0Type, MVT::v2i32,
/*35581*/         OPC_MoveParent,
/*35582*/         OPC_MoveChild, 1,
/*35584*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35587*/         OPC_RecordChild0, // #1 = $Vm
/*35588*/         OPC_CheckChild0Type, MVT::v2i32,
/*35590*/         OPC_MoveParent,
/*35591*/         OPC_CheckType, MVT::v2i64,
/*35593*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35595*/         OPC_EmitInteger, MVT::i32, 14, 
/*35598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35612*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*35614*/   /*Scope*/ 19|128,5/*659*/, /*->36275*/
/*35616*/     OPC_RecordChild0, // #0 = $src1
/*35617*/     OPC_Scope, 97|128,3/*481*/, /*->36101*/ // 2 children in Scope
/*35620*/       OPC_MoveChild, 1,
/*35622*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->35764
/*35627*/         OPC_RecordChild0, // #1 = $Vn
/*35628*/         OPC_RecordChild1, // #2 = $Vm
/*35629*/         OPC_MoveParent,
/*35630*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->35653
/*35633*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35635*/           OPC_EmitInteger, MVT::i32, 14, 
/*35638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->35675
/*35655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35657*/           OPC_EmitInteger, MVT::i32, 14, 
/*35660*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35663*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->35697
/*35677*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35679*/           OPC_EmitInteger, MVT::i32, 14, 
/*35682*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35685*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->35719
/*35699*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35701*/           OPC_EmitInteger, MVT::i32, 14, 
/*35704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35707*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->35741
/*35721*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35723*/           OPC_EmitInteger, MVT::i32, 14, 
/*35726*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35729*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->35763
/*35743*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35745*/           OPC_EmitInteger, MVT::i32, 14, 
/*35748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35751*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->35851
/*35767*/         OPC_RecordChild0, // #1 = $Vn
/*35768*/         OPC_Scope, 26, /*->35796*/ // 3 children in Scope
/*35770*/           OPC_CheckChild0Type, MVT::v8i8,
/*35772*/           OPC_RecordChild1, // #2 = $Vm
/*35773*/           OPC_MoveParent,
/*35774*/           OPC_CheckType, MVT::v8i16,
/*35776*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35778*/           OPC_EmitInteger, MVT::i32, 14, 
/*35781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35796*/         /*Scope*/ 26, /*->35823*/
/*35797*/           OPC_CheckChild0Type, MVT::v4i16,
/*35799*/           OPC_RecordChild1, // #2 = $Vm
/*35800*/           OPC_MoveParent,
/*35801*/           OPC_CheckType, MVT::v4i32,
/*35803*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35805*/           OPC_EmitInteger, MVT::i32, 14, 
/*35808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35811*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35823*/         /*Scope*/ 26, /*->35850*/
/*35824*/           OPC_CheckChild0Type, MVT::v2i32,
/*35826*/           OPC_RecordChild1, // #2 = $Vm
/*35827*/           OPC_MoveParent,
/*35828*/           OPC_CheckType, MVT::v2i64,
/*35830*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35832*/           OPC_EmitInteger, MVT::i32, 14, 
/*35835*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35838*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35850*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->35938
/*35854*/         OPC_RecordChild0, // #1 = $Vn
/*35855*/         OPC_Scope, 26, /*->35883*/ // 3 children in Scope
/*35857*/           OPC_CheckChild0Type, MVT::v8i8,
/*35859*/           OPC_RecordChild1, // #2 = $Vm
/*35860*/           OPC_MoveParent,
/*35861*/           OPC_CheckType, MVT::v8i16,
/*35863*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35865*/           OPC_EmitInteger, MVT::i32, 14, 
/*35868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35871*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35883*/         /*Scope*/ 26, /*->35910*/
/*35884*/           OPC_CheckChild0Type, MVT::v4i16,
/*35886*/           OPC_RecordChild1, // #2 = $Vm
/*35887*/           OPC_MoveParent,
/*35888*/           OPC_CheckType, MVT::v4i32,
/*35890*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35892*/           OPC_EmitInteger, MVT::i32, 14, 
/*35895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35910*/         /*Scope*/ 26, /*->35937*/
/*35911*/           OPC_CheckChild0Type, MVT::v2i32,
/*35913*/           OPC_RecordChild1, // #2 = $Vm
/*35914*/           OPC_MoveParent,
/*35915*/           OPC_CheckType, MVT::v2i64,
/*35917*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35919*/           OPC_EmitInteger, MVT::i32, 14, 
/*35922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35925*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35937*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->36019
/*35941*/         OPC_RecordChild0, // #1 = $Vm
/*35942*/         OPC_Scope, 24, /*->35968*/ // 3 children in Scope
/*35944*/           OPC_CheckChild0Type, MVT::v8i8,
/*35946*/           OPC_MoveParent,
/*35947*/           OPC_CheckType, MVT::v8i16,
/*35949*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35951*/           OPC_EmitInteger, MVT::i32, 14, 
/*35954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*35968*/         /*Scope*/ 24, /*->35993*/
/*35969*/           OPC_CheckChild0Type, MVT::v4i16,
/*35971*/           OPC_MoveParent,
/*35972*/           OPC_CheckType, MVT::v4i32,
/*35974*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35976*/           OPC_EmitInteger, MVT::i32, 14, 
/*35979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35982*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*35993*/         /*Scope*/ 24, /*->36018*/
/*35994*/           OPC_CheckChild0Type, MVT::v2i32,
/*35996*/           OPC_MoveParent,
/*35997*/           OPC_CheckType, MVT::v2i64,
/*35999*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36001*/           OPC_EmitInteger, MVT::i32, 14, 
/*36004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36007*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*36018*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->36100
/*36022*/         OPC_RecordChild0, // #1 = $Vm
/*36023*/         OPC_Scope, 24, /*->36049*/ // 3 children in Scope
/*36025*/           OPC_CheckChild0Type, MVT::v8i8,
/*36027*/           OPC_MoveParent,
/*36028*/           OPC_CheckType, MVT::v8i16,
/*36030*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36032*/           OPC_EmitInteger, MVT::i32, 14, 
/*36035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36038*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*36049*/         /*Scope*/ 24, /*->36074*/
/*36050*/           OPC_CheckChild0Type, MVT::v4i16,
/*36052*/           OPC_MoveParent,
/*36053*/           OPC_CheckType, MVT::v4i32,
/*36055*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36057*/           OPC_EmitInteger, MVT::i32, 14, 
/*36060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*36074*/         /*Scope*/ 24, /*->36099*/
/*36075*/           OPC_CheckChild0Type, MVT::v2i32,
/*36077*/           OPC_MoveParent,
/*36078*/           OPC_CheckType, MVT::v2i64,
/*36080*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36082*/           OPC_EmitInteger, MVT::i32, 14, 
/*36085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36088*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*36099*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*36101*/     /*Scope*/ 43|128,1/*171*/, /*->36274*/
/*36103*/       OPC_RecordChild1, // #1 = $Vm
/*36104*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->36126
/*36107*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36109*/         OPC_EmitInteger, MVT::i32, 14, 
/*36112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->36147
/*36128*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36130*/         OPC_EmitInteger, MVT::i32, 14, 
/*36133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->36168
/*36149*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36151*/         OPC_EmitInteger, MVT::i32, 14, 
/*36154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->36189
/*36170*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36172*/         OPC_EmitInteger, MVT::i32, 14, 
/*36175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->36210
/*36191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36193*/         OPC_EmitInteger, MVT::i32, 14, 
/*36196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->36231
/*36212*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36214*/         OPC_EmitInteger, MVT::i32, 14, 
/*36217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->36252
/*36233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36235*/         OPC_EmitInteger, MVT::i32, 14, 
/*36238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->36273
/*36254*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36256*/         OPC_EmitInteger, MVT::i32, 14, 
/*36259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36262*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*36274*/     0, /*End of Scope*/
/*36275*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,3/*474*/,  TARGET_VAL(ARMISD::ADDC),// ->36754
/*36280*/   OPC_RecordChild0, // #0 = $Rn
/*36281*/   OPC_RecordChild1, // #1 = $shift
/*36282*/   OPC_Scope, 27|128,1/*155*/, /*->36440*/ // 3 children in Scope
/*36285*/     OPC_CheckType, MVT::i32,
/*36287*/     OPC_Scope, 75, /*->36364*/ // 4 children in Scope
/*36289*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36291*/       OPC_Scope, 23, /*->36316*/ // 3 children in Scope
/*36293*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36296*/         OPC_EmitInteger, MVT::i32, 14, 
/*36299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36316*/       /*Scope*/ 23, /*->36340*/
/*36317*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36320*/         OPC_EmitInteger, MVT::i32, 14, 
/*36323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36340*/       /*Scope*/ 22, /*->36363*/
/*36341*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36344*/         OPC_EmitInteger, MVT::i32, 14, 
/*36347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36363*/       0, /*End of Scope*/
/*36364*/     /*Scope*/ 24, /*->36389*/
/*36365*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36367*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36370*/       OPC_EmitInteger, MVT::i32, 14, 
/*36373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36376*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36389*/     /*Scope*/ 24, /*->36414*/
/*36390*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36392*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36395*/       OPC_EmitInteger, MVT::i32, 14, 
/*36398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36414*/     /*Scope*/ 24, /*->36439*/
/*36415*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36417*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36420*/       OPC_EmitInteger, MVT::i32, 14, 
/*36423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36439*/     0, /*End of Scope*/
/*36440*/   /*Scope*/ 120|128,1/*248*/, /*->36690*/
/*36442*/     OPC_MoveChild, 1,
/*36444*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36447*/     OPC_Scope, 30, /*->36479*/ // 6 children in Scope
/*36449*/       OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*36451*/       OPC_MoveParent,
/*36452*/       OPC_CheckType, MVT::i32,
/*36454*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36456*/       OPC_EmitConvertToTarget, 1,
/*36458*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*36461*/       OPC_EmitInteger, MVT::i32, 14, 
/*36464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36467*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*36479*/     /*Scope*/ 27, /*->36507*/
/*36480*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*36482*/       OPC_MoveParent,
/*36483*/       OPC_CheckType, MVT::i32,
/*36485*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36487*/       OPC_EmitConvertToTarget, 1,
/*36489*/       OPC_EmitInteger, MVT::i32, 14, 
/*36492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36507*/     /*Scope*/ 30, /*->36538*/
/*36508*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*36510*/       OPC_MoveParent,
/*36511*/       OPC_CheckType, MVT::i32,
/*36513*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36515*/       OPC_EmitConvertToTarget, 1,
/*36517*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*36520*/       OPC_EmitInteger, MVT::i32, 14, 
/*36523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*36538*/     /*Scope*/ 27, /*->36566*/
/*36539*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*36541*/       OPC_MoveParent,
/*36542*/       OPC_CheckType, MVT::i32,
/*36544*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36546*/       OPC_EmitConvertToTarget, 1,
/*36548*/       OPC_EmitInteger, MVT::i32, 14, 
/*36551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*36566*/     /*Scope*/ 30, /*->36597*/
/*36567*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*36569*/       OPC_MoveParent,
/*36570*/       OPC_CheckType, MVT::i32,
/*36572*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36574*/       OPC_EmitConvertToTarget, 1,
/*36576*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*36579*/       OPC_EmitInteger, MVT::i32, 14, 
/*36582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*36597*/     /*Scope*/ 91, /*->36689*/
/*36598*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*36600*/       OPC_MoveParent,
/*36601*/       OPC_CheckType, MVT::i32,
/*36603*/       OPC_Scope, 41, /*->36646*/ // 2 children in Scope
/*36605*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*36607*/         OPC_EmitConvertToTarget, 1,
/*36609*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*36612*/         OPC_EmitInteger, MVT::i32, 14, 
/*36615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36618*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*36628*/         OPC_EmitInteger, MVT::i32, 14, 
/*36631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*36646*/       /*Scope*/ 41, /*->36688*/
/*36647*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36649*/         OPC_EmitConvertToTarget, 1,
/*36651*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*36654*/         OPC_EmitInteger, MVT::i32, 14, 
/*36657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36660*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*36670*/         OPC_EmitInteger, MVT::i32, 14, 
/*36673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*36688*/       0, /*End of Scope*/
/*36689*/     0, /*End of Scope*/
/*36690*/   /*Scope*/ 62, /*->36753*/
/*36691*/     OPC_CheckType, MVT::i32,
/*36693*/     OPC_Scope, 20, /*->36715*/ // 2 children in Scope
/*36695*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36697*/       OPC_EmitInteger, MVT::i32, 14, 
/*36700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36715*/     /*Scope*/ 36, /*->36752*/
/*36716*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36718*/       OPC_EmitInteger, MVT::i32, 14, 
/*36721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36724*/       OPC_Scope, 12, /*->36738*/ // 2 children in Scope
/*36726*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*36738*/       /*Scope*/ 12, /*->36751*/
/*36739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*36751*/       0, /*End of Scope*/
/*36752*/     0, /*End of Scope*/
/*36753*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->37105
/*36758*/   OPC_RecordChild0, // #0 = $Rn
/*36759*/   OPC_Scope, 64|128,1/*192*/, /*->36954*/ // 5 children in Scope
/*36762*/     OPC_RecordChild1, // #1 = $shift
/*36763*/     OPC_Scope, 26|128,1/*154*/, /*->36920*/ // 2 children in Scope
/*36766*/       OPC_CheckType, MVT::i32,
/*36768*/       OPC_Scope, 98, /*->36868*/ // 2 children in Scope
/*36770*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36772*/         OPC_Scope, 23, /*->36797*/ // 4 children in Scope
/*36774*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36777*/           OPC_EmitInteger, MVT::i32, 14, 
/*36780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36783*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36797*/         /*Scope*/ 23, /*->36821*/
/*36798*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36801*/           OPC_EmitInteger, MVT::i32, 14, 
/*36804*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36807*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36821*/         /*Scope*/ 22, /*->36844*/
/*36822*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36825*/           OPC_EmitInteger, MVT::i32, 14, 
/*36828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36844*/         /*Scope*/ 22, /*->36867*/
/*36845*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36848*/           OPC_EmitInteger, MVT::i32, 14, 
/*36851*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36867*/         0, /*End of Scope*/
/*36868*/       /*Scope*/ 50, /*->36919*/
/*36869*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36871*/         OPC_Scope, 22, /*->36895*/ // 2 children in Scope
/*36873*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36876*/           OPC_EmitInteger, MVT::i32, 14, 
/*36879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36895*/         /*Scope*/ 22, /*->36918*/
/*36896*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36899*/           OPC_EmitInteger, MVT::i32, 14, 
/*36902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36905*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36918*/         0, /*End of Scope*/
/*36919*/       0, /*End of Scope*/
/*36920*/     /*Scope*/ 32, /*->36953*/
/*36921*/       OPC_MoveChild, 1,
/*36923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36926*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*36928*/       OPC_MoveParent,
/*36929*/       OPC_CheckType, MVT::i32,
/*36931*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36933*/       OPC_EmitConvertToTarget, 1,
/*36935*/       OPC_EmitInteger, MVT::i32, 14, 
/*36938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36953*/     0, /*End of Scope*/
/*36954*/   /*Scope*/ 33, /*->36988*/
/*36955*/     OPC_MoveChild, 0,
/*36957*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36960*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*36962*/     OPC_MoveParent,
/*36963*/     OPC_RecordChild1, // #1 = $Rn
/*36964*/     OPC_CheckType, MVT::i32,
/*36966*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36968*/     OPC_EmitConvertToTarget, 0,
/*36970*/     OPC_EmitInteger, MVT::i32, 14, 
/*36973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36988*/   /*Scope*/ 33, /*->37022*/
/*36989*/     OPC_RecordChild1, // #1 = $imm
/*36990*/     OPC_MoveChild, 1,
/*36992*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36995*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*36997*/     OPC_MoveParent,
/*36998*/     OPC_CheckType, MVT::i32,
/*37000*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37002*/     OPC_EmitConvertToTarget, 1,
/*37004*/     OPC_EmitInteger, MVT::i32, 14, 
/*37007*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37010*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*37022*/   /*Scope*/ 33, /*->37056*/
/*37023*/     OPC_MoveChild, 0,
/*37025*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37028*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37030*/     OPC_MoveParent,
/*37031*/     OPC_RecordChild1, // #1 = $Rn
/*37032*/     OPC_CheckType, MVT::i32,
/*37034*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37036*/     OPC_EmitConvertToTarget, 0,
/*37038*/     OPC_EmitInteger, MVT::i32, 14, 
/*37041*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37056*/   /*Scope*/ 47, /*->37104*/
/*37057*/     OPC_RecordChild1, // #1 = $Rm
/*37058*/     OPC_CheckType, MVT::i32,
/*37060*/     OPC_Scope, 20, /*->37082*/ // 2 children in Scope
/*37062*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37064*/       OPC_EmitInteger, MVT::i32, 14, 
/*37067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37082*/     /*Scope*/ 20, /*->37103*/
/*37083*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37085*/       OPC_EmitInteger, MVT::i32, 14, 
/*37088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*37103*/     0, /*End of Scope*/
/*37104*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,3/*475*/,  TARGET_VAL(ARMISD::ADDE),// ->37584
/*37109*/   OPC_RecordChild0, // #0 = $Rn
/*37110*/   OPC_RecordChild1, // #1 = $shift
/*37111*/   OPC_Scope, 103, /*->37216*/ // 3 children in Scope
/*37113*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37114*/     OPC_CheckType, MVT::i32,
/*37116*/     OPC_Scope, 65, /*->37183*/ // 2 children in Scope
/*37118*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37120*/       OPC_Scope, 30, /*->37152*/ // 2 children in Scope
/*37122*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*37125*/         OPC_EmitInteger, MVT::i32, 14, 
/*37128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37134*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*37152*/       /*Scope*/ 29, /*->37182*/
/*37153*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*37156*/         OPC_EmitInteger, MVT::i32, 14, 
/*37159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37165*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37168*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37182*/       0, /*End of Scope*/
/*37183*/     /*Scope*/ 31, /*->37215*/
/*37184*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37186*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*37189*/       OPC_EmitInteger, MVT::i32, 14, 
/*37192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37198*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37215*/     0, /*End of Scope*/
/*37216*/   /*Scope*/ 47|128,2/*303*/, /*->37521*/
/*37218*/     OPC_MoveChild, 1,
/*37220*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37223*/     OPC_Scope, 38, /*->37263*/ // 6 children in Scope
/*37225*/       OPC_CheckPredicate, 87, // Predicate_imm0_255_not
/*37227*/       OPC_MoveParent,
/*37228*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37229*/       OPC_CheckType, MVT::i32,
/*37231*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37233*/       OPC_EmitConvertToTarget, 1,
/*37235*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*37238*/       OPC_EmitInteger, MVT::i32, 14, 
/*37241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37247*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*37263*/     /*Scope*/ 35, /*->37299*/
/*37264*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37266*/       OPC_MoveParent,
/*37267*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37268*/       OPC_CheckType, MVT::i32,
/*37270*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37272*/       OPC_EmitConvertToTarget, 1,
/*37274*/       OPC_EmitInteger, MVT::i32, 14, 
/*37277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37283*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37299*/     /*Scope*/ 38, /*->37338*/
/*37300*/       OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*37302*/       OPC_MoveParent,
/*37303*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37304*/       OPC_CheckType, MVT::i32,
/*37306*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37308*/       OPC_EmitConvertToTarget, 1,
/*37310*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37313*/       OPC_EmitInteger, MVT::i32, 14, 
/*37316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37322*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*37338*/     /*Scope*/ 35, /*->37374*/
/*37339*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37341*/       OPC_MoveParent,
/*37342*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37343*/       OPC_CheckType, MVT::i32,
/*37345*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37347*/       OPC_EmitConvertToTarget, 1,
/*37349*/       OPC_EmitInteger, MVT::i32, 14, 
/*37352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37358*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37374*/     /*Scope*/ 38, /*->37413*/
/*37375*/       OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*37377*/       OPC_MoveParent,
/*37378*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37379*/       OPC_CheckType, MVT::i32,
/*37381*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37383*/       OPC_EmitConvertToTarget, 1,
/*37385*/       OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*37388*/       OPC_EmitInteger, MVT::i32, 14, 
/*37391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37397*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*37413*/     /*Scope*/ 106, /*->37520*/
/*37414*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*37416*/       OPC_MoveParent,
/*37417*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37418*/       OPC_CheckType, MVT::i32,
/*37420*/       OPC_Scope, 48, /*->37470*/ // 2 children in Scope
/*37422*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37424*/         OPC_EmitConvertToTarget, 1,
/*37426*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37429*/         OPC_EmitInteger, MVT::i32, 14, 
/*37432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37435*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*37445*/         OPC_EmitInteger, MVT::i32, 14, 
/*37448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37454*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*37470*/       /*Scope*/ 48, /*->37519*/
/*37471*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37473*/         OPC_EmitConvertToTarget, 1,
/*37475*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37478*/         OPC_EmitInteger, MVT::i32, 14, 
/*37481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37484*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*37494*/         OPC_EmitInteger, MVT::i32, 14, 
/*37497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37503*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*37519*/       0, /*End of Scope*/
/*37520*/     0, /*End of Scope*/
/*37521*/   /*Scope*/ 61, /*->37583*/
/*37522*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37523*/     OPC_CheckType, MVT::i32,
/*37525*/     OPC_Scope, 27, /*->37554*/ // 2 children in Scope
/*37527*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37529*/       OPC_EmitInteger, MVT::i32, 14, 
/*37532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37538*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37554*/     /*Scope*/ 27, /*->37582*/
/*37555*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37557*/       OPC_EmitInteger, MVT::i32, 14, 
/*37560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37566*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37582*/     0, /*End of Scope*/
/*37583*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->37952
/*37588*/   OPC_RecordChild0, // #0 = $Rn
/*37589*/   OPC_Scope, 82|128,1/*210*/, /*->37802*/ // 3 children in Scope
/*37592*/     OPC_RecordChild1, // #1 = $shift
/*37593*/     OPC_Scope, 36|128,1/*164*/, /*->37760*/ // 2 children in Scope
/*37596*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37597*/       OPC_CheckType, MVT::i32,
/*37599*/       OPC_Scope, 126, /*->37727*/ // 2 children in Scope
/*37601*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37603*/         OPC_Scope, 30, /*->37635*/ // 4 children in Scope
/*37605*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*37608*/           OPC_EmitInteger, MVT::i32, 14, 
/*37611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37617*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37620*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*37635*/         /*Scope*/ 30, /*->37666*/
/*37636*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*37639*/           OPC_EmitInteger, MVT::i32, 14, 
/*37642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37648*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37651*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*37666*/         /*Scope*/ 29, /*->37696*/
/*37667*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*37670*/           OPC_EmitInteger, MVT::i32, 14, 
/*37673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37679*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37682*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37696*/         /*Scope*/ 29, /*->37726*/
/*37697*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*37700*/           OPC_EmitInteger, MVT::i32, 14, 
/*37703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37709*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37726*/         0, /*End of Scope*/
/*37727*/       /*Scope*/ 31, /*->37759*/
/*37728*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37730*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*37733*/         OPC_EmitInteger, MVT::i32, 14, 
/*37736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37742*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37759*/       0, /*End of Scope*/
/*37760*/     /*Scope*/ 40, /*->37801*/
/*37761*/       OPC_MoveChild, 1,
/*37763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37766*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37768*/       OPC_MoveParent,
/*37769*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37770*/       OPC_CheckType, MVT::i32,
/*37772*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37774*/       OPC_EmitConvertToTarget, 1,
/*37776*/       OPC_EmitInteger, MVT::i32, 14, 
/*37779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37785*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37801*/     0, /*End of Scope*/
/*37802*/   /*Scope*/ 41, /*->37844*/
/*37803*/     OPC_MoveChild, 0,
/*37805*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37808*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*37810*/     OPC_MoveParent,
/*37811*/     OPC_RecordChild1, // #1 = $Rn
/*37812*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37813*/     OPC_CheckType, MVT::i32,
/*37815*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37817*/     OPC_EmitConvertToTarget, 0,
/*37819*/     OPC_EmitInteger, MVT::i32, 14, 
/*37822*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37828*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37844*/   /*Scope*/ 106, /*->37951*/
/*37845*/     OPC_RecordChild1, // #1 = $imm
/*37846*/     OPC_Scope, 40, /*->37888*/ // 2 children in Scope
/*37848*/       OPC_MoveChild, 1,
/*37850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37853*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37855*/       OPC_MoveParent,
/*37856*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37857*/       OPC_CheckType, MVT::i32,
/*37859*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37861*/       OPC_EmitConvertToTarget, 1,
/*37863*/       OPC_EmitInteger, MVT::i32, 14, 
/*37866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37872*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37888*/     /*Scope*/ 61, /*->37950*/
/*37889*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37890*/       OPC_CheckType, MVT::i32,
/*37892*/       OPC_Scope, 27, /*->37921*/ // 2 children in Scope
/*37894*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37896*/         OPC_EmitInteger, MVT::i32, 14, 
/*37899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37905*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37921*/       /*Scope*/ 27, /*->37949*/
/*37922*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37924*/         OPC_EmitInteger, MVT::i32, 14, 
/*37927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37933*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37949*/       0, /*End of Scope*/
/*37950*/     0, /*End of Scope*/
/*37951*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 24|128,2/*280*/,  TARGET_VAL(ARMISD::CMP),// ->38236
/*37956*/   OPC_RecordChild0, // #0 = $Rn
/*37957*/   OPC_CheckChild0Type, MVT::i32,
/*37959*/   OPC_RecordChild1, // #1 = $shift
/*37960*/   OPC_Scope, 49, /*->38011*/ // 6 children in Scope
/*37962*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37964*/     OPC_Scope, 22, /*->37988*/ // 2 children in Scope
/*37966*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*37969*/       OPC_EmitInteger, MVT::i32, 14, 
/*37972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*37988*/     /*Scope*/ 21, /*->38010*/
/*37989*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*37992*/       OPC_EmitInteger, MVT::i32, 14, 
/*37995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38010*/     0, /*End of Scope*/
/*38011*/   /*Scope*/ 23, /*->38035*/
/*38012*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38014*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38017*/     OPC_EmitInteger, MVT::i32, 14, 
/*38020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38023*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38035*/   /*Scope*/ 10|128,1/*138*/, /*->38175*/
/*38037*/     OPC_MoveChild, 1,
/*38039*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38042*/     OPC_Scope, 24, /*->38068*/ // 5 children in Scope
/*38044*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38046*/       OPC_MoveParent,
/*38047*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38049*/       OPC_EmitConvertToTarget, 1,
/*38051*/       OPC_EmitInteger, MVT::i32, 14, 
/*38054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38068*/     /*Scope*/ 27, /*->38096*/
/*38069*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*38071*/       OPC_MoveParent,
/*38072*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38074*/       OPC_EmitConvertToTarget, 1,
/*38076*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*38079*/       OPC_EmitInteger, MVT::i32, 14, 
/*38082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*38096*/     /*Scope*/ 24, /*->38121*/
/*38097*/       OPC_CheckPredicate, 51, // Predicate_imm0_255
/*38099*/       OPC_MoveParent,
/*38100*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38102*/       OPC_EmitConvertToTarget, 1,
/*38104*/       OPC_EmitInteger, MVT::i32, 14, 
/*38107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*38121*/     /*Scope*/ 24, /*->38146*/
/*38122*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38124*/       OPC_MoveParent,
/*38125*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38127*/       OPC_EmitConvertToTarget, 1,
/*38129*/       OPC_EmitInteger, MVT::i32, 14, 
/*38132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38146*/     /*Scope*/ 27, /*->38174*/
/*38147*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*38149*/       OPC_MoveParent,
/*38150*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38152*/       OPC_EmitConvertToTarget, 1,
/*38154*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*38157*/       OPC_EmitInteger, MVT::i32, 14, 
/*38160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*38174*/     0, /*End of Scope*/
/*38175*/   /*Scope*/ 19, /*->38195*/
/*38176*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38178*/     OPC_EmitInteger, MVT::i32, 14, 
/*38181*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38184*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38195*/   /*Scope*/ 19, /*->38215*/
/*38196*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38198*/     OPC_EmitInteger, MVT::i32, 14, 
/*38201*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38204*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38215*/   /*Scope*/ 19, /*->38235*/
/*38216*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38218*/     OPC_EmitInteger, MVT::i32, 14, 
/*38221*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38224*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38235*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::CMN),// ->38317
/*38239*/   OPC_RecordChild0, // #0 = $Rn
/*38240*/   OPC_CheckChild0Type, MVT::i32,
/*38242*/   OPC_Scope, 41, /*->38285*/ // 2 children in Scope
/*38244*/     OPC_MoveChild, 1,
/*38246*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*38249*/     OPC_MoveChild, 0,
/*38251*/     OPC_CheckInteger, 0, 
/*38253*/     OPC_MoveParent,
/*38254*/     OPC_RecordChild1, // #1 = $imm
/*38255*/     OPC_MoveChild, 1,
/*38257*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38260*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38262*/     OPC_MoveParent,
/*38263*/     OPC_MoveParent,
/*38264*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38266*/     OPC_EmitConvertToTarget, 1,
/*38268*/     OPC_EmitInteger, MVT::i32, 14, 
/*38271*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38274*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38285*/   /*Scope*/ 30, /*->38316*/
/*38286*/     OPC_RecordChild1, // #1 = $imm
/*38287*/     OPC_MoveChild, 1,
/*38289*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38292*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*38294*/     OPC_MoveParent,
/*38295*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38297*/     OPC_EmitConvertToTarget, 1,
/*38299*/     OPC_EmitInteger, MVT::i32, 14, 
/*38302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
              // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38316*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->38513
/*38321*/   OPC_Scope, 58, /*->38381*/ // 2 children in Scope
/*38323*/     OPC_RecordNode, // #0 = $src
/*38324*/     OPC_CheckType, MVT::i32,
/*38326*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38328*/     OPC_Scope, 25, /*->38355*/ // 2 children in Scope
/*38330*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38333*/       OPC_EmitInteger, MVT::i32, 14, 
/*38336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38355*/     /*Scope*/ 24, /*->38380*/
/*38356*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38359*/       OPC_EmitInteger, MVT::i32, 14, 
/*38362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38380*/     0, /*End of Scope*/
/*38381*/   /*Scope*/ 1|128,1/*129*/, /*->38512*/
/*38383*/     OPC_RecordChild0, // #0 = $Rm
/*38384*/     OPC_RecordChild1, // #1 = $imm
/*38385*/     OPC_Scope, 69, /*->38456*/ // 2 children in Scope
/*38387*/       OPC_MoveChild, 1,
/*38389*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38392*/       OPC_CheckType, MVT::i32,
/*38394*/       OPC_Scope, 30, /*->38426*/ // 2 children in Scope
/*38396*/         OPC_CheckPredicate, 79, // Predicate_imm0_31
/*38398*/         OPC_MoveParent,
/*38399*/         OPC_CheckType, MVT::i32,
/*38401*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38403*/         OPC_EmitConvertToTarget, 1,
/*38405*/         OPC_EmitInteger, MVT::i32, 14, 
/*38408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38426*/       /*Scope*/ 28, /*->38455*/
/*38427*/         OPC_MoveParent,
/*38428*/         OPC_CheckType, MVT::i32,
/*38430*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38432*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38435*/         OPC_EmitConvertToTarget, 1,
/*38437*/         OPC_EmitInteger, MVT::i32, 14, 
/*38440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*38455*/       0, /*End of Scope*/
/*38456*/     /*Scope*/ 54, /*->38511*/
/*38457*/       OPC_CheckChild1Type, MVT::i32,
/*38459*/       OPC_CheckType, MVT::i32,
/*38461*/       OPC_Scope, 23, /*->38486*/ // 2 children in Scope
/*38463*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38465*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38468*/         OPC_EmitInteger, MVT::i32, 14, 
/*38471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38486*/       /*Scope*/ 23, /*->38510*/
/*38487*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38489*/         OPC_EmitInteger, MVT::i32, 14, 
/*38492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38510*/       0, /*End of Scope*/
/*38511*/     0, /*End of Scope*/
/*38512*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->38712
/*38517*/   OPC_Scope, 58, /*->38577*/ // 2 children in Scope
/*38519*/     OPC_RecordNode, // #0 = $src
/*38520*/     OPC_CheckType, MVT::i32,
/*38522*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38524*/     OPC_Scope, 25, /*->38551*/ // 2 children in Scope
/*38526*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38529*/       OPC_EmitInteger, MVT::i32, 14, 
/*38532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38551*/     /*Scope*/ 24, /*->38576*/
/*38552*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38555*/       OPC_EmitInteger, MVT::i32, 14, 
/*38558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38576*/     0, /*End of Scope*/
/*38577*/   /*Scope*/ 4|128,1/*132*/, /*->38711*/
/*38579*/     OPC_RecordChild0, // #0 = $Rm
/*38580*/     OPC_RecordChild1, // #1 = $imm5
/*38581*/     OPC_Scope, 72, /*->38655*/ // 2 children in Scope
/*38583*/       OPC_MoveChild, 1,
/*38585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38588*/       OPC_CheckPredicate, 25, // Predicate_imm_sr
/*38590*/       OPC_CheckType, MVT::i32,
/*38592*/       OPC_MoveParent,
/*38593*/       OPC_CheckType, MVT::i32,
/*38595*/       OPC_Scope, 28, /*->38625*/ // 2 children in Scope
/*38597*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38599*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38602*/         OPC_EmitConvertToTarget, 1,
/*38604*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38607*/         OPC_EmitInteger, MVT::i32, 14, 
/*38610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38625*/       /*Scope*/ 28, /*->38654*/
/*38626*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38628*/         OPC_EmitConvertToTarget, 1,
/*38630*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38633*/         OPC_EmitInteger, MVT::i32, 14, 
/*38636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38654*/       0, /*End of Scope*/
/*38655*/     /*Scope*/ 54, /*->38710*/
/*38656*/       OPC_CheckChild1Type, MVT::i32,
/*38658*/       OPC_CheckType, MVT::i32,
/*38660*/       OPC_Scope, 23, /*->38685*/ // 2 children in Scope
/*38662*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38664*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38667*/         OPC_EmitInteger, MVT::i32, 14, 
/*38670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38685*/       /*Scope*/ 23, /*->38709*/
/*38686*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38688*/         OPC_EmitInteger, MVT::i32, 14, 
/*38691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38709*/       0, /*End of Scope*/
/*38710*/     0, /*End of Scope*/
/*38711*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 65|128,84/*10817*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->49533
/*38716*/   OPC_MoveChild, 0,
/*38718*/   OPC_Scope, 65, /*->38785*/ // 75 children in Scope
/*38720*/     OPC_CheckInteger, 120, 
/*38722*/     OPC_MoveParent,
/*38723*/     OPC_RecordChild1, // #0 = $a
/*38724*/     OPC_RecordChild2, // #1 = $pos
/*38725*/     OPC_MoveChild, 2,
/*38727*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38730*/     OPC_MoveParent,
/*38731*/     OPC_Scope, 25, /*->38758*/ // 2 children in Scope
/*38733*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38735*/       OPC_EmitConvertToTarget, 1,
/*38737*/       OPC_EmitInteger, MVT::i32, 0, 
/*38740*/       OPC_EmitInteger, MVT::i32, 14, 
/*38743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 120:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*38758*/     /*Scope*/ 25, /*->38784*/
/*38759*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38761*/       OPC_EmitConvertToTarget, 1,
/*38763*/       OPC_EmitInteger, MVT::i32, 0, 
/*38766*/       OPC_EmitInteger, MVT::i32, 14, 
/*38769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 120:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*38784*/     0, /*End of Scope*/
/*38785*/   /*Scope*/ 65, /*->38851*/
/*38786*/     OPC_CheckInteger, 123, 
/*38788*/     OPC_MoveParent,
/*38789*/     OPC_RecordChild1, // #0 = $a
/*38790*/     OPC_RecordChild2, // #1 = $pos
/*38791*/     OPC_MoveChild, 2,
/*38793*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38796*/     OPC_MoveParent,
/*38797*/     OPC_Scope, 25, /*->38824*/ // 2 children in Scope
/*38799*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38801*/       OPC_EmitConvertToTarget, 1,
/*38803*/       OPC_EmitInteger, MVT::i32, 0, 
/*38806*/       OPC_EmitInteger, MVT::i32, 14, 
/*38809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 123:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*38824*/     /*Scope*/ 25, /*->38850*/
/*38825*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38827*/       OPC_EmitConvertToTarget, 1,
/*38829*/       OPC_EmitInteger, MVT::i32, 0, 
/*38832*/       OPC_EmitInteger, MVT::i32, 14, 
/*38835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 123:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*38850*/     0, /*End of Scope*/
/*38851*/   /*Scope*/ 47, /*->38899*/
/*38852*/     OPC_CheckInteger, 117, 
/*38854*/     OPC_MoveParent,
/*38855*/     OPC_RecordChild1, // #0 = $Rm
/*38856*/     OPC_RecordChild2, // #1 = $Rn
/*38857*/     OPC_Scope, 19, /*->38878*/ // 2 children in Scope
/*38859*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38861*/       OPC_EmitInteger, MVT::i32, 14, 
/*38864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*38878*/     /*Scope*/ 19, /*->38898*/
/*38879*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*38881*/       OPC_EmitInteger, MVT::i32, 14, 
/*38884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*38898*/     0, /*End of Scope*/
/*38899*/   /*Scope*/ 47, /*->38947*/
/*38900*/     OPC_CheckInteger, 118, 
/*38902*/     OPC_MoveParent,
/*38903*/     OPC_RecordChild1, // #0 = $Rm
/*38904*/     OPC_RecordChild2, // #1 = $Rn
/*38905*/     OPC_Scope, 19, /*->38926*/ // 2 children in Scope
/*38907*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38909*/       OPC_EmitInteger, MVT::i32, 14, 
/*38912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 118:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*38926*/     /*Scope*/ 19, /*->38946*/
/*38927*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*38929*/       OPC_EmitInteger, MVT::i32, 14, 
/*38932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 118:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*38946*/     0, /*End of Scope*/
/*38947*/   /*Scope*/ 20, /*->38968*/
/*38948*/     OPC_CheckInteger, 5, 
/*38950*/     OPC_MoveParent,
/*38951*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*38953*/     OPC_EmitInteger, MVT::i32, 14, 
/*38956*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38959*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 5:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*38968*/   /*Scope*/ 48, /*->39017*/
/*38969*/     OPC_CheckInteger, 124, 
/*38971*/     OPC_MoveParent,
/*38972*/     OPC_RecordChild1, // #0 = $Dm
/*38973*/     OPC_Scope, 20, /*->38995*/ // 2 children in Scope
/*38975*/       OPC_CheckChild1Type, MVT::f64,
/*38977*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*38979*/       OPC_EmitInteger, MVT::i32, 14, 
/*38982*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38985*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*38995*/     /*Scope*/ 20, /*->39016*/
/*38996*/       OPC_CheckChild1Type, MVT::f32,
/*38998*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*39000*/       OPC_EmitInteger, MVT::i32, 14, 
/*39003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*39016*/     0, /*End of Scope*/
/*39017*/   /*Scope*/ 48, /*->39066*/
/*39018*/     OPC_CheckInteger, 125, 
/*39020*/     OPC_MoveParent,
/*39021*/     OPC_RecordChild1, // #0 = $Dm
/*39022*/     OPC_Scope, 20, /*->39044*/ // 2 children in Scope
/*39024*/       OPC_CheckChild1Type, MVT::f64,
/*39026*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*39028*/       OPC_EmitInteger, MVT::i32, 14, 
/*39031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 125:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*39044*/     /*Scope*/ 20, /*->39065*/
/*39045*/       OPC_CheckChild1Type, MVT::f32,
/*39047*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*39049*/       OPC_EmitInteger, MVT::i32, 14, 
/*39052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 125:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*39065*/     0, /*End of Scope*/
/*39066*/   /*Scope*/ 55|128,5/*695*/, /*->39763*/
/*39068*/     OPC_CheckInteger, 64, 
/*39070*/     OPC_MoveParent,
/*39071*/     OPC_Scope, 55|128,1/*183*/, /*->39257*/ // 5 children in Scope
/*39074*/       OPC_RecordChild1, // #0 = $Vn
/*39075*/       OPC_Scope, 44, /*->39121*/ // 4 children in Scope
/*39077*/         OPC_CheckChild1Type, MVT::v4i16,
/*39079*/         OPC_MoveChild, 2,
/*39081*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39084*/         OPC_RecordChild0, // #1 = $Vm
/*39085*/         OPC_CheckChild0Type, MVT::v4i16,
/*39087*/         OPC_RecordChild1, // #2 = $lane
/*39088*/         OPC_MoveChild, 1,
/*39090*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39093*/         OPC_MoveParent,
/*39094*/         OPC_CheckType, MVT::v4i16,
/*39096*/         OPC_MoveParent,
/*39097*/         OPC_CheckType, MVT::v4i16,
/*39099*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39101*/         OPC_EmitConvertToTarget, 2,
/*39103*/         OPC_EmitInteger, MVT::i32, 14, 
/*39106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39109*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39121*/       /*Scope*/ 44, /*->39166*/
/*39122*/         OPC_CheckChild1Type, MVT::v2i32,
/*39124*/         OPC_MoveChild, 2,
/*39126*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39129*/         OPC_RecordChild0, // #1 = $Vm
/*39130*/         OPC_CheckChild0Type, MVT::v2i32,
/*39132*/         OPC_RecordChild1, // #2 = $lane
/*39133*/         OPC_MoveChild, 1,
/*39135*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39138*/         OPC_MoveParent,
/*39139*/         OPC_CheckType, MVT::v2i32,
/*39141*/         OPC_MoveParent,
/*39142*/         OPC_CheckType, MVT::v2i32,
/*39144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39146*/         OPC_EmitConvertToTarget, 2,
/*39148*/         OPC_EmitInteger, MVT::i32, 14, 
/*39151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39166*/       /*Scope*/ 44, /*->39211*/
/*39167*/         OPC_CheckChild1Type, MVT::v8i16,
/*39169*/         OPC_MoveChild, 2,
/*39171*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39174*/         OPC_RecordChild0, // #1 = $Vm
/*39175*/         OPC_CheckChild0Type, MVT::v4i16,
/*39177*/         OPC_RecordChild1, // #2 = $lane
/*39178*/         OPC_MoveChild, 1,
/*39180*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39183*/         OPC_MoveParent,
/*39184*/         OPC_CheckType, MVT::v8i16,
/*39186*/         OPC_MoveParent,
/*39187*/         OPC_CheckType, MVT::v8i16,
/*39189*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39191*/         OPC_EmitConvertToTarget, 2,
/*39193*/         OPC_EmitInteger, MVT::i32, 14, 
/*39196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39211*/       /*Scope*/ 44, /*->39256*/
/*39212*/         OPC_CheckChild1Type, MVT::v4i32,
/*39214*/         OPC_MoveChild, 2,
/*39216*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39219*/         OPC_RecordChild0, // #1 = $Vm
/*39220*/         OPC_CheckChild0Type, MVT::v2i32,
/*39222*/         OPC_RecordChild1, // #2 = $lane
/*39223*/         OPC_MoveChild, 1,
/*39225*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39228*/         OPC_MoveParent,
/*39229*/         OPC_CheckType, MVT::v4i32,
/*39231*/         OPC_MoveParent,
/*39232*/         OPC_CheckType, MVT::v4i32,
/*39234*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39236*/         OPC_EmitConvertToTarget, 2,
/*39238*/         OPC_EmitInteger, MVT::i32, 14, 
/*39241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39244*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39256*/       0, /*End of Scope*/
/*39257*/     /*Scope*/ 24|128,1/*152*/, /*->39411*/
/*39259*/       OPC_MoveChild, 1,
/*39261*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39264*/       OPC_RecordChild0, // #0 = $Vm
/*39265*/       OPC_Scope, 71, /*->39338*/ // 2 children in Scope
/*39267*/         OPC_CheckChild0Type, MVT::v4i16,
/*39269*/         OPC_RecordChild1, // #1 = $lane
/*39270*/         OPC_MoveChild, 1,
/*39272*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39275*/         OPC_MoveParent,
/*39276*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->39307
/*39279*/           OPC_MoveParent,
/*39280*/           OPC_RecordChild2, // #2 = $Vn
/*39281*/           OPC_CheckChild2Type, MVT::v4i16,
/*39283*/           OPC_CheckType, MVT::v4i16,
/*39285*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39287*/           OPC_EmitConvertToTarget, 1,
/*39289*/           OPC_EmitInteger, MVT::i32, 14, 
/*39292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 64:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->39337
/*39309*/           OPC_MoveParent,
/*39310*/           OPC_RecordChild2, // #2 = $Vn
/*39311*/           OPC_CheckChild2Type, MVT::v8i16,
/*39313*/           OPC_CheckType, MVT::v8i16,
/*39315*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39317*/           OPC_EmitConvertToTarget, 1,
/*39319*/           OPC_EmitInteger, MVT::i32, 14, 
/*39322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39325*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 64:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*39338*/       /*Scope*/ 71, /*->39410*/
/*39339*/         OPC_CheckChild0Type, MVT::v2i32,
/*39341*/         OPC_RecordChild1, // #1 = $lane
/*39342*/         OPC_MoveChild, 1,
/*39344*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39347*/         OPC_MoveParent,
/*39348*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->39379
/*39351*/           OPC_MoveParent,
/*39352*/           OPC_RecordChild2, // #2 = $Vn
/*39353*/           OPC_CheckChild2Type, MVT::v2i32,
/*39355*/           OPC_CheckType, MVT::v2i32,
/*39357*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39359*/           OPC_EmitConvertToTarget, 1,
/*39361*/           OPC_EmitInteger, MVT::i32, 14, 
/*39364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 64:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->39409
/*39381*/           OPC_MoveParent,
/*39382*/           OPC_RecordChild2, // #2 = $Vn
/*39383*/           OPC_CheckChild2Type, MVT::v4i32,
/*39385*/           OPC_CheckType, MVT::v4i32,
/*39387*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39389*/           OPC_EmitConvertToTarget, 1,
/*39391*/           OPC_EmitInteger, MVT::i32, 14, 
/*39394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39397*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*39410*/       0, /*End of Scope*/
/*39411*/     /*Scope*/ 123, /*->39535*/
/*39412*/       OPC_RecordChild1, // #0 = $src1
/*39413*/       OPC_Scope, 59, /*->39474*/ // 2 children in Scope
/*39415*/         OPC_CheckChild1Type, MVT::v8i16,
/*39417*/         OPC_MoveChild, 2,
/*39419*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39422*/         OPC_RecordChild0, // #1 = $src2
/*39423*/         OPC_CheckChild0Type, MVT::v8i16,
/*39425*/         OPC_RecordChild1, // #2 = $lane
/*39426*/         OPC_MoveChild, 1,
/*39428*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39431*/         OPC_MoveParent,
/*39432*/         OPC_CheckType, MVT::v8i16,
/*39434*/         OPC_MoveParent,
/*39435*/         OPC_CheckType, MVT::v8i16,
/*39437*/         OPC_EmitConvertToTarget, 2,
/*39439*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*39442*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*39451*/         OPC_EmitConvertToTarget, 2,
/*39453*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*39456*/         OPC_EmitInteger, MVT::i32, 14, 
/*39459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39474*/       /*Scope*/ 59, /*->39534*/
/*39475*/         OPC_CheckChild1Type, MVT::v4i32,
/*39477*/         OPC_MoveChild, 2,
/*39479*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39482*/         OPC_RecordChild0, // #1 = $src2
/*39483*/         OPC_CheckChild0Type, MVT::v4i32,
/*39485*/         OPC_RecordChild1, // #2 = $lane
/*39486*/         OPC_MoveChild, 1,
/*39488*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39491*/         OPC_MoveParent,
/*39492*/         OPC_CheckType, MVT::v4i32,
/*39494*/         OPC_MoveParent,
/*39495*/         OPC_CheckType, MVT::v4i32,
/*39497*/         OPC_EmitConvertToTarget, 2,
/*39499*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*39502*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*39511*/         OPC_EmitConvertToTarget, 2,
/*39513*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*39516*/         OPC_EmitInteger, MVT::i32, 14, 
/*39519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39534*/       0, /*End of Scope*/
/*39535*/     /*Scope*/ 118, /*->39654*/
/*39536*/       OPC_MoveChild, 1,
/*39538*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39541*/       OPC_RecordChild0, // #0 = $src2
/*39542*/       OPC_Scope, 54, /*->39598*/ // 2 children in Scope
/*39544*/         OPC_CheckChild0Type, MVT::v8i16,
/*39546*/         OPC_RecordChild1, // #1 = $lane
/*39547*/         OPC_MoveChild, 1,
/*39549*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39552*/         OPC_MoveParent,
/*39553*/         OPC_CheckType, MVT::v8i16,
/*39555*/         OPC_MoveParent,
/*39556*/         OPC_RecordChild2, // #2 = $src1
/*39557*/         OPC_CheckChild2Type, MVT::v8i16,
/*39559*/         OPC_CheckType, MVT::v8i16,
/*39561*/         OPC_EmitConvertToTarget, 1,
/*39563*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*39566*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*39575*/         OPC_EmitConvertToTarget, 1,
/*39577*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*39580*/         OPC_EmitInteger, MVT::i32, 14, 
/*39583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39598*/       /*Scope*/ 54, /*->39653*/
/*39599*/         OPC_CheckChild0Type, MVT::v4i32,
/*39601*/         OPC_RecordChild1, // #1 = $lane
/*39602*/         OPC_MoveChild, 1,
/*39604*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39607*/         OPC_MoveParent,
/*39608*/         OPC_CheckType, MVT::v4i32,
/*39610*/         OPC_MoveParent,
/*39611*/         OPC_RecordChild2, // #2 = $src1
/*39612*/         OPC_CheckChild2Type, MVT::v4i32,
/*39614*/         OPC_CheckType, MVT::v4i32,
/*39616*/         OPC_EmitConvertToTarget, 1,
/*39618*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*39621*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*39630*/         OPC_EmitConvertToTarget, 1,
/*39632*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*39635*/         OPC_EmitInteger, MVT::i32, 14, 
/*39638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39641*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39653*/       0, /*End of Scope*/
/*39654*/     /*Scope*/ 107, /*->39762*/
/*39655*/       OPC_RecordChild1, // #0 = $Vn
/*39656*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->39683
/*39659*/         OPC_CheckChild1Type, MVT::v4i16,
/*39661*/         OPC_RecordChild2, // #1 = $Vm
/*39662*/         OPC_CheckChild2Type, MVT::v4i16,
/*39664*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39666*/         OPC_EmitInteger, MVT::i32, 14, 
/*39669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->39709
/*39685*/         OPC_CheckChild1Type, MVT::v2i32,
/*39687*/         OPC_RecordChild2, // #1 = $Vm
/*39688*/         OPC_CheckChild2Type, MVT::v2i32,
/*39690*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39692*/         OPC_EmitInteger, MVT::i32, 14, 
/*39695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->39735
/*39711*/         OPC_CheckChild1Type, MVT::v8i16,
/*39713*/         OPC_RecordChild2, // #1 = $Vm
/*39714*/         OPC_CheckChild2Type, MVT::v8i16,
/*39716*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39718*/         OPC_EmitInteger, MVT::i32, 14, 
/*39721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39724*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->39761
/*39737*/         OPC_CheckChild1Type, MVT::v4i32,
/*39739*/         OPC_RecordChild2, // #1 = $Vm
/*39740*/         OPC_CheckChild2Type, MVT::v4i32,
/*39742*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39744*/         OPC_EmitInteger, MVT::i32, 14, 
/*39747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*39762*/     0, /*End of Scope*/
/*39763*/   /*Scope*/ 55|128,5/*695*/, /*->40460*/
/*39765*/     OPC_CheckInteger, 70, 
/*39767*/     OPC_MoveParent,
/*39768*/     OPC_Scope, 55|128,1/*183*/, /*->39954*/ // 5 children in Scope
/*39771*/       OPC_RecordChild1, // #0 = $Vn
/*39772*/       OPC_Scope, 44, /*->39818*/ // 4 children in Scope
/*39774*/         OPC_CheckChild1Type, MVT::v4i16,
/*39776*/         OPC_MoveChild, 2,
/*39778*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39781*/         OPC_RecordChild0, // #1 = $Vm
/*39782*/         OPC_CheckChild0Type, MVT::v4i16,
/*39784*/         OPC_RecordChild1, // #2 = $lane
/*39785*/         OPC_MoveChild, 1,
/*39787*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39790*/         OPC_MoveParent,
/*39791*/         OPC_CheckType, MVT::v4i16,
/*39793*/         OPC_MoveParent,
/*39794*/         OPC_CheckType, MVT::v4i16,
/*39796*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39798*/         OPC_EmitConvertToTarget, 2,
/*39800*/         OPC_EmitInteger, MVT::i32, 14, 
/*39803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39818*/       /*Scope*/ 44, /*->39863*/
/*39819*/         OPC_CheckChild1Type, MVT::v2i32,
/*39821*/         OPC_MoveChild, 2,
/*39823*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39826*/         OPC_RecordChild0, // #1 = $Vm
/*39827*/         OPC_CheckChild0Type, MVT::v2i32,
/*39829*/         OPC_RecordChild1, // #2 = $lane
/*39830*/         OPC_MoveChild, 1,
/*39832*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39835*/         OPC_MoveParent,
/*39836*/         OPC_CheckType, MVT::v2i32,
/*39838*/         OPC_MoveParent,
/*39839*/         OPC_CheckType, MVT::v2i32,
/*39841*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39843*/         OPC_EmitConvertToTarget, 2,
/*39845*/         OPC_EmitInteger, MVT::i32, 14, 
/*39848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39863*/       /*Scope*/ 44, /*->39908*/
/*39864*/         OPC_CheckChild1Type, MVT::v8i16,
/*39866*/         OPC_MoveChild, 2,
/*39868*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39871*/         OPC_RecordChild0, // #1 = $Vm
/*39872*/         OPC_CheckChild0Type, MVT::v4i16,
/*39874*/         OPC_RecordChild1, // #2 = $lane
/*39875*/         OPC_MoveChild, 1,
/*39877*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39880*/         OPC_MoveParent,
/*39881*/         OPC_CheckType, MVT::v8i16,
/*39883*/         OPC_MoveParent,
/*39884*/         OPC_CheckType, MVT::v8i16,
/*39886*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39888*/         OPC_EmitConvertToTarget, 2,
/*39890*/         OPC_EmitInteger, MVT::i32, 14, 
/*39893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39908*/       /*Scope*/ 44, /*->39953*/
/*39909*/         OPC_CheckChild1Type, MVT::v4i32,
/*39911*/         OPC_MoveChild, 2,
/*39913*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39916*/         OPC_RecordChild0, // #1 = $Vm
/*39917*/         OPC_CheckChild0Type, MVT::v2i32,
/*39919*/         OPC_RecordChild1, // #2 = $lane
/*39920*/         OPC_MoveChild, 1,
/*39922*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39925*/         OPC_MoveParent,
/*39926*/         OPC_CheckType, MVT::v4i32,
/*39928*/         OPC_MoveParent,
/*39929*/         OPC_CheckType, MVT::v4i32,
/*39931*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39933*/         OPC_EmitConvertToTarget, 2,
/*39935*/         OPC_EmitInteger, MVT::i32, 14, 
/*39938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39953*/       0, /*End of Scope*/
/*39954*/     /*Scope*/ 24|128,1/*152*/, /*->40108*/
/*39956*/       OPC_MoveChild, 1,
/*39958*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39961*/       OPC_RecordChild0, // #0 = $Vm
/*39962*/       OPC_Scope, 71, /*->40035*/ // 2 children in Scope
/*39964*/         OPC_CheckChild0Type, MVT::v4i16,
/*39966*/         OPC_RecordChild1, // #1 = $lane
/*39967*/         OPC_MoveChild, 1,
/*39969*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39972*/         OPC_MoveParent,
/*39973*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->40004
/*39976*/           OPC_MoveParent,
/*39977*/           OPC_RecordChild2, // #2 = $Vn
/*39978*/           OPC_CheckChild2Type, MVT::v4i16,
/*39980*/           OPC_CheckType, MVT::v4i16,
/*39982*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39984*/           OPC_EmitConvertToTarget, 1,
/*39986*/           OPC_EmitInteger, MVT::i32, 14, 
/*39989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39992*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 70:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->40034
/*40006*/           OPC_MoveParent,
/*40007*/           OPC_RecordChild2, // #2 = $Vn
/*40008*/           OPC_CheckChild2Type, MVT::v8i16,
/*40010*/           OPC_CheckType, MVT::v8i16,
/*40012*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40014*/           OPC_EmitConvertToTarget, 1,
/*40016*/           OPC_EmitInteger, MVT::i32, 14, 
/*40019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 70:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40035*/       /*Scope*/ 71, /*->40107*/
/*40036*/         OPC_CheckChild0Type, MVT::v2i32,
/*40038*/         OPC_RecordChild1, // #1 = $lane
/*40039*/         OPC_MoveChild, 1,
/*40041*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40044*/         OPC_MoveParent,
/*40045*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->40076
/*40048*/           OPC_MoveParent,
/*40049*/           OPC_RecordChild2, // #2 = $Vn
/*40050*/           OPC_CheckChild2Type, MVT::v2i32,
/*40052*/           OPC_CheckType, MVT::v2i32,
/*40054*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40056*/           OPC_EmitConvertToTarget, 1,
/*40058*/           OPC_EmitInteger, MVT::i32, 14, 
/*40061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40064*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 70:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->40106
/*40078*/           OPC_MoveParent,
/*40079*/           OPC_RecordChild2, // #2 = $Vn
/*40080*/           OPC_CheckChild2Type, MVT::v4i32,
/*40082*/           OPC_CheckType, MVT::v4i32,
/*40084*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40086*/           OPC_EmitConvertToTarget, 1,
/*40088*/           OPC_EmitInteger, MVT::i32, 14, 
/*40091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 70:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40107*/       0, /*End of Scope*/
/*40108*/     /*Scope*/ 123, /*->40232*/
/*40109*/       OPC_RecordChild1, // #0 = $src1
/*40110*/       OPC_Scope, 59, /*->40171*/ // 2 children in Scope
/*40112*/         OPC_CheckChild1Type, MVT::v8i16,
/*40114*/         OPC_MoveChild, 2,
/*40116*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40119*/         OPC_RecordChild0, // #1 = $src2
/*40120*/         OPC_CheckChild0Type, MVT::v8i16,
/*40122*/         OPC_RecordChild1, // #2 = $lane
/*40123*/         OPC_MoveChild, 1,
/*40125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40128*/         OPC_MoveParent,
/*40129*/         OPC_CheckType, MVT::v8i16,
/*40131*/         OPC_MoveParent,
/*40132*/         OPC_CheckType, MVT::v8i16,
/*40134*/         OPC_EmitConvertToTarget, 2,
/*40136*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*40139*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*40148*/         OPC_EmitConvertToTarget, 2,
/*40150*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*40153*/         OPC_EmitInteger, MVT::i32, 14, 
/*40156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40171*/       /*Scope*/ 59, /*->40231*/
/*40172*/         OPC_CheckChild1Type, MVT::v4i32,
/*40174*/         OPC_MoveChild, 2,
/*40176*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40179*/         OPC_RecordChild0, // #1 = $src2
/*40180*/         OPC_CheckChild0Type, MVT::v4i32,
/*40182*/         OPC_RecordChild1, // #2 = $lane
/*40183*/         OPC_MoveChild, 1,
/*40185*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40188*/         OPC_MoveParent,
/*40189*/         OPC_CheckType, MVT::v4i32,
/*40191*/         OPC_MoveParent,
/*40192*/         OPC_CheckType, MVT::v4i32,
/*40194*/         OPC_EmitConvertToTarget, 2,
/*40196*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*40199*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*40208*/         OPC_EmitConvertToTarget, 2,
/*40210*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*40213*/         OPC_EmitInteger, MVT::i32, 14, 
/*40216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40231*/       0, /*End of Scope*/
/*40232*/     /*Scope*/ 118, /*->40351*/
/*40233*/       OPC_MoveChild, 1,
/*40235*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40238*/       OPC_RecordChild0, // #0 = $src2
/*40239*/       OPC_Scope, 54, /*->40295*/ // 2 children in Scope
/*40241*/         OPC_CheckChild0Type, MVT::v8i16,
/*40243*/         OPC_RecordChild1, // #1 = $lane
/*40244*/         OPC_MoveChild, 1,
/*40246*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40249*/         OPC_MoveParent,
/*40250*/         OPC_CheckType, MVT::v8i16,
/*40252*/         OPC_MoveParent,
/*40253*/         OPC_RecordChild2, // #2 = $src1
/*40254*/         OPC_CheckChild2Type, MVT::v8i16,
/*40256*/         OPC_CheckType, MVT::v8i16,
/*40258*/         OPC_EmitConvertToTarget, 1,
/*40260*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*40263*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*40272*/         OPC_EmitConvertToTarget, 1,
/*40274*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*40277*/         OPC_EmitInteger, MVT::i32, 14, 
/*40280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40283*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40295*/       /*Scope*/ 54, /*->40350*/
/*40296*/         OPC_CheckChild0Type, MVT::v4i32,
/*40298*/         OPC_RecordChild1, // #1 = $lane
/*40299*/         OPC_MoveChild, 1,
/*40301*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40304*/         OPC_MoveParent,
/*40305*/         OPC_CheckType, MVT::v4i32,
/*40307*/         OPC_MoveParent,
/*40308*/         OPC_RecordChild2, // #2 = $src1
/*40309*/         OPC_CheckChild2Type, MVT::v4i32,
/*40311*/         OPC_CheckType, MVT::v4i32,
/*40313*/         OPC_EmitConvertToTarget, 1,
/*40315*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*40318*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*40327*/         OPC_EmitConvertToTarget, 1,
/*40329*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*40332*/         OPC_EmitInteger, MVT::i32, 14, 
/*40335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40350*/       0, /*End of Scope*/
/*40351*/     /*Scope*/ 107, /*->40459*/
/*40352*/       OPC_RecordChild1, // #0 = $Vn
/*40353*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->40380
/*40356*/         OPC_CheckChild1Type, MVT::v4i16,
/*40358*/         OPC_RecordChild2, // #1 = $Vm
/*40359*/         OPC_CheckChild2Type, MVT::v4i16,
/*40361*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40363*/         OPC_EmitInteger, MVT::i32, 14, 
/*40366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->40406
/*40382*/         OPC_CheckChild1Type, MVT::v2i32,
/*40384*/         OPC_RecordChild2, // #1 = $Vm
/*40385*/         OPC_CheckChild2Type, MVT::v2i32,
/*40387*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40389*/         OPC_EmitInteger, MVT::i32, 14, 
/*40392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->40432
/*40408*/         OPC_CheckChild1Type, MVT::v8i16,
/*40410*/         OPC_RecordChild2, // #1 = $Vm
/*40411*/         OPC_CheckChild2Type, MVT::v8i16,
/*40413*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40415*/         OPC_EmitInteger, MVT::i32, 14, 
/*40418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->40458
/*40434*/         OPC_CheckChild1Type, MVT::v4i32,
/*40436*/         OPC_RecordChild2, // #1 = $Vm
/*40437*/         OPC_CheckChild2Type, MVT::v4i32,
/*40439*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40441*/         OPC_EmitInteger, MVT::i32, 14, 
/*40444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40447*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*40459*/     0, /*End of Scope*/
/*40460*/   /*Scope*/ 116|128,1/*244*/, /*->40706*/
/*40462*/     OPC_CheckInteger, 65, 
/*40464*/     OPC_MoveParent,
/*40465*/     OPC_Scope, 93, /*->40560*/ // 3 children in Scope
/*40467*/       OPC_RecordChild1, // #0 = $Vn
/*40468*/       OPC_Scope, 44, /*->40514*/ // 2 children in Scope
/*40470*/         OPC_CheckChild1Type, MVT::v4i16,
/*40472*/         OPC_MoveChild, 2,
/*40474*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40477*/         OPC_RecordChild0, // #1 = $Vm
/*40478*/         OPC_CheckChild0Type, MVT::v4i16,
/*40480*/         OPC_RecordChild1, // #2 = $lane
/*40481*/         OPC_MoveChild, 1,
/*40483*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40486*/         OPC_MoveParent,
/*40487*/         OPC_CheckType, MVT::v4i16,
/*40489*/         OPC_MoveParent,
/*40490*/         OPC_CheckType, MVT::v4i32,
/*40492*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40494*/         OPC_EmitConvertToTarget, 2,
/*40496*/         OPC_EmitInteger, MVT::i32, 14, 
/*40499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40514*/       /*Scope*/ 44, /*->40559*/
/*40515*/         OPC_CheckChild1Type, MVT::v2i32,
/*40517*/         OPC_MoveChild, 2,
/*40519*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40522*/         OPC_RecordChild0, // #1 = $Vm
/*40523*/         OPC_CheckChild0Type, MVT::v2i32,
/*40525*/         OPC_RecordChild1, // #2 = $lane
/*40526*/         OPC_MoveChild, 1,
/*40528*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40531*/         OPC_MoveParent,
/*40532*/         OPC_CheckType, MVT::v2i32,
/*40534*/         OPC_MoveParent,
/*40535*/         OPC_CheckType, MVT::v2i64,
/*40537*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40539*/         OPC_EmitConvertToTarget, 2,
/*40541*/         OPC_EmitInteger, MVT::i32, 14, 
/*40544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40559*/       0, /*End of Scope*/
/*40560*/     /*Scope*/ 88, /*->40649*/
/*40561*/       OPC_MoveChild, 1,
/*40563*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40566*/       OPC_RecordChild0, // #0 = $Vm
/*40567*/       OPC_Scope, 39, /*->40608*/ // 2 children in Scope
/*40569*/         OPC_CheckChild0Type, MVT::v4i16,
/*40571*/         OPC_RecordChild1, // #1 = $lane
/*40572*/         OPC_MoveChild, 1,
/*40574*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40577*/         OPC_MoveParent,
/*40578*/         OPC_CheckType, MVT::v4i16,
/*40580*/         OPC_MoveParent,
/*40581*/         OPC_RecordChild2, // #2 = $Vn
/*40582*/         OPC_CheckChild2Type, MVT::v4i16,
/*40584*/         OPC_CheckType, MVT::v4i32,
/*40586*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40588*/         OPC_EmitConvertToTarget, 1,
/*40590*/         OPC_EmitInteger, MVT::i32, 14, 
/*40593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40608*/       /*Scope*/ 39, /*->40648*/
/*40609*/         OPC_CheckChild0Type, MVT::v2i32,
/*40611*/         OPC_RecordChild1, // #1 = $lane
/*40612*/         OPC_MoveChild, 1,
/*40614*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40617*/         OPC_MoveParent,
/*40618*/         OPC_CheckType, MVT::v2i32,
/*40620*/         OPC_MoveParent,
/*40621*/         OPC_RecordChild2, // #2 = $Vn
/*40622*/         OPC_CheckChild2Type, MVT::v2i32,
/*40624*/         OPC_CheckType, MVT::v2i64,
/*40626*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40628*/         OPC_EmitConvertToTarget, 1,
/*40630*/         OPC_EmitInteger, MVT::i32, 14, 
/*40633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40648*/       0, /*End of Scope*/
/*40649*/     /*Scope*/ 55, /*->40705*/
/*40650*/       OPC_RecordChild1, // #0 = $Vn
/*40651*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->40678
/*40654*/         OPC_CheckChild1Type, MVT::v4i16,
/*40656*/         OPC_RecordChild2, // #1 = $Vm
/*40657*/         OPC_CheckChild2Type, MVT::v4i16,
/*40659*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40661*/         OPC_EmitInteger, MVT::i32, 14, 
/*40664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->40704
/*40680*/         OPC_CheckChild1Type, MVT::v2i32,
/*40682*/         OPC_RecordChild2, // #1 = $Vm
/*40683*/         OPC_CheckChild2Type, MVT::v2i32,
/*40685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40687*/         OPC_EmitInteger, MVT::i32, 14, 
/*40690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*40705*/     0, /*End of Scope*/
/*40706*/   /*Scope*/ 62|128,2/*318*/, /*->41026*/
/*40708*/     OPC_CheckInteger, 62, 
/*40710*/     OPC_MoveParent,
/*40711*/     OPC_RecordChild1, // #0 = $src1
/*40712*/     OPC_Scope, 77, /*->40791*/ // 4 children in Scope
/*40714*/       OPC_CheckChild1Type, MVT::v4i32,
/*40716*/       OPC_RecordChild2, // #1 = $Vn
/*40717*/       OPC_CheckChild2Type, MVT::v4i16,
/*40719*/       OPC_Scope, 43, /*->40764*/ // 2 children in Scope
/*40721*/         OPC_MoveChild, 3,
/*40723*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40726*/         OPC_RecordChild0, // #2 = $Vm
/*40727*/         OPC_CheckChild0Type, MVT::v4i16,
/*40729*/         OPC_RecordChild1, // #3 = $lane
/*40730*/         OPC_MoveChild, 1,
/*40732*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40735*/         OPC_MoveParent,
/*40736*/         OPC_CheckType, MVT::v4i16,
/*40738*/         OPC_MoveParent,
/*40739*/         OPC_CheckType, MVT::v4i32,
/*40741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40743*/         OPC_EmitConvertToTarget, 3,
/*40745*/         OPC_EmitInteger, MVT::i32, 14, 
/*40748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40764*/       /*Scope*/ 25, /*->40790*/
/*40765*/         OPC_RecordChild3, // #2 = $Vm
/*40766*/         OPC_CheckChild3Type, MVT::v4i16,
/*40768*/         OPC_CheckType, MVT::v4i32,
/*40770*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40772*/         OPC_EmitInteger, MVT::i32, 14, 
/*40775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40790*/       0, /*End of Scope*/
/*40791*/     /*Scope*/ 77, /*->40869*/
/*40792*/       OPC_CheckChild1Type, MVT::v2i64,
/*40794*/       OPC_RecordChild2, // #1 = $Vn
/*40795*/       OPC_CheckChild2Type, MVT::v2i32,
/*40797*/       OPC_Scope, 43, /*->40842*/ // 2 children in Scope
/*40799*/         OPC_MoveChild, 3,
/*40801*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40804*/         OPC_RecordChild0, // #2 = $Vm
/*40805*/         OPC_CheckChild0Type, MVT::v2i32,
/*40807*/         OPC_RecordChild1, // #3 = $lane
/*40808*/         OPC_MoveChild, 1,
/*40810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40813*/         OPC_MoveParent,
/*40814*/         OPC_CheckType, MVT::v2i32,
/*40816*/         OPC_MoveParent,
/*40817*/         OPC_CheckType, MVT::v2i64,
/*40819*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40821*/         OPC_EmitConvertToTarget, 3,
/*40823*/         OPC_EmitInteger, MVT::i32, 14, 
/*40826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40842*/       /*Scope*/ 25, /*->40868*/
/*40843*/         OPC_RecordChild3, // #2 = $Vm
/*40844*/         OPC_CheckChild3Type, MVT::v2i32,
/*40846*/         OPC_CheckType, MVT::v2i64,
/*40848*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40850*/         OPC_EmitInteger, MVT::i32, 14, 
/*40853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40868*/       0, /*End of Scope*/
/*40869*/     /*Scope*/ 77, /*->40947*/
/*40870*/       OPC_CheckChild1Type, MVT::v4i16,
/*40872*/       OPC_RecordChild2, // #1 = $src1
/*40873*/       OPC_CheckChild2Type, MVT::v4i32,
/*40875*/       OPC_Scope, 43, /*->40920*/ // 2 children in Scope
/*40877*/         OPC_MoveChild, 3,
/*40879*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40882*/         OPC_RecordChild0, // #2 = $Vm
/*40883*/         OPC_CheckChild0Type, MVT::v4i16,
/*40885*/         OPC_RecordChild1, // #3 = $lane
/*40886*/         OPC_MoveChild, 1,
/*40888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40891*/         OPC_MoveParent,
/*40892*/         OPC_CheckType, MVT::v4i16,
/*40894*/         OPC_MoveParent,
/*40895*/         OPC_CheckType, MVT::v4i32,
/*40897*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40899*/         OPC_EmitConvertToTarget, 3,
/*40901*/         OPC_EmitInteger, MVT::i32, 14, 
/*40904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40920*/       /*Scope*/ 25, /*->40946*/
/*40921*/         OPC_RecordChild3, // #2 = $Vm
/*40922*/         OPC_CheckChild3Type, MVT::v4i16,
/*40924*/         OPC_CheckType, MVT::v4i32,
/*40926*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40928*/         OPC_EmitInteger, MVT::i32, 14, 
/*40931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40946*/       0, /*End of Scope*/
/*40947*/     /*Scope*/ 77, /*->41025*/
/*40948*/       OPC_CheckChild1Type, MVT::v2i32,
/*40950*/       OPC_RecordChild2, // #1 = $src1
/*40951*/       OPC_CheckChild2Type, MVT::v2i64,
/*40953*/       OPC_Scope, 43, /*->40998*/ // 2 children in Scope
/*40955*/         OPC_MoveChild, 3,
/*40957*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40960*/         OPC_RecordChild0, // #2 = $Vm
/*40961*/         OPC_CheckChild0Type, MVT::v2i32,
/*40963*/         OPC_RecordChild1, // #3 = $lane
/*40964*/         OPC_MoveChild, 1,
/*40966*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40969*/         OPC_MoveParent,
/*40970*/         OPC_CheckType, MVT::v2i32,
/*40972*/         OPC_MoveParent,
/*40973*/         OPC_CheckType, MVT::v2i64,
/*40975*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40977*/         OPC_EmitConvertToTarget, 3,
/*40979*/         OPC_EmitInteger, MVT::i32, 14, 
/*40982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40998*/       /*Scope*/ 25, /*->41024*/
/*40999*/         OPC_RecordChild3, // #2 = $Vm
/*41000*/         OPC_CheckChild3Type, MVT::v2i32,
/*41002*/         OPC_CheckType, MVT::v2i64,
/*41004*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41006*/         OPC_EmitInteger, MVT::i32, 14, 
/*41009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41024*/       0, /*End of Scope*/
/*41025*/     0, /*End of Scope*/
/*41026*/   /*Scope*/ 62|128,2/*318*/, /*->41346*/
/*41028*/     OPC_CheckInteger, 63, 
/*41030*/     OPC_MoveParent,
/*41031*/     OPC_RecordChild1, // #0 = $src1
/*41032*/     OPC_Scope, 77, /*->41111*/ // 4 children in Scope
/*41034*/       OPC_CheckChild1Type, MVT::v4i32,
/*41036*/       OPC_RecordChild2, // #1 = $Vn
/*41037*/       OPC_CheckChild2Type, MVT::v4i16,
/*41039*/       OPC_Scope, 43, /*->41084*/ // 2 children in Scope
/*41041*/         OPC_MoveChild, 3,
/*41043*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41046*/         OPC_RecordChild0, // #2 = $Vm
/*41047*/         OPC_CheckChild0Type, MVT::v4i16,
/*41049*/         OPC_RecordChild1, // #3 = $lane
/*41050*/         OPC_MoveChild, 1,
/*41052*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41055*/         OPC_MoveParent,
/*41056*/         OPC_CheckType, MVT::v4i16,
/*41058*/         OPC_MoveParent,
/*41059*/         OPC_CheckType, MVT::v4i32,
/*41061*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41063*/         OPC_EmitConvertToTarget, 3,
/*41065*/         OPC_EmitInteger, MVT::i32, 14, 
/*41068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41084*/       /*Scope*/ 25, /*->41110*/
/*41085*/         OPC_RecordChild3, // #2 = $Vm
/*41086*/         OPC_CheckChild3Type, MVT::v4i16,
/*41088*/         OPC_CheckType, MVT::v4i32,
/*41090*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41092*/         OPC_EmitInteger, MVT::i32, 14, 
/*41095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41110*/       0, /*End of Scope*/
/*41111*/     /*Scope*/ 77, /*->41189*/
/*41112*/       OPC_CheckChild1Type, MVT::v2i64,
/*41114*/       OPC_RecordChild2, // #1 = $Vn
/*41115*/       OPC_CheckChild2Type, MVT::v2i32,
/*41117*/       OPC_Scope, 43, /*->41162*/ // 2 children in Scope
/*41119*/         OPC_MoveChild, 3,
/*41121*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41124*/         OPC_RecordChild0, // #2 = $Vm
/*41125*/         OPC_CheckChild0Type, MVT::v2i32,
/*41127*/         OPC_RecordChild1, // #3 = $lane
/*41128*/         OPC_MoveChild, 1,
/*41130*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41133*/         OPC_MoveParent,
/*41134*/         OPC_CheckType, MVT::v2i32,
/*41136*/         OPC_MoveParent,
/*41137*/         OPC_CheckType, MVT::v2i64,
/*41139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41141*/         OPC_EmitConvertToTarget, 3,
/*41143*/         OPC_EmitInteger, MVT::i32, 14, 
/*41146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41162*/       /*Scope*/ 25, /*->41188*/
/*41163*/         OPC_RecordChild3, // #2 = $Vm
/*41164*/         OPC_CheckChild3Type, MVT::v2i32,
/*41166*/         OPC_CheckType, MVT::v2i64,
/*41168*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41170*/         OPC_EmitInteger, MVT::i32, 14, 
/*41173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41188*/       0, /*End of Scope*/
/*41189*/     /*Scope*/ 77, /*->41267*/
/*41190*/       OPC_CheckChild1Type, MVT::v4i16,
/*41192*/       OPC_RecordChild2, // #1 = $src1
/*41193*/       OPC_CheckChild2Type, MVT::v4i32,
/*41195*/       OPC_Scope, 43, /*->41240*/ // 2 children in Scope
/*41197*/         OPC_MoveChild, 3,
/*41199*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41202*/         OPC_RecordChild0, // #2 = $Vm
/*41203*/         OPC_CheckChild0Type, MVT::v4i16,
/*41205*/         OPC_RecordChild1, // #3 = $lane
/*41206*/         OPC_MoveChild, 1,
/*41208*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41211*/         OPC_MoveParent,
/*41212*/         OPC_CheckType, MVT::v4i16,
/*41214*/         OPC_MoveParent,
/*41215*/         OPC_CheckType, MVT::v4i32,
/*41217*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41219*/         OPC_EmitConvertToTarget, 3,
/*41221*/         OPC_EmitInteger, MVT::i32, 14, 
/*41224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41240*/       /*Scope*/ 25, /*->41266*/
/*41241*/         OPC_RecordChild3, // #2 = $Vm
/*41242*/         OPC_CheckChild3Type, MVT::v4i16,
/*41244*/         OPC_CheckType, MVT::v4i32,
/*41246*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41248*/         OPC_EmitInteger, MVT::i32, 14, 
/*41251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41266*/       0, /*End of Scope*/
/*41267*/     /*Scope*/ 77, /*->41345*/
/*41268*/       OPC_CheckChild1Type, MVT::v2i32,
/*41270*/       OPC_RecordChild2, // #1 = $src1
/*41271*/       OPC_CheckChild2Type, MVT::v2i64,
/*41273*/       OPC_Scope, 43, /*->41318*/ // 2 children in Scope
/*41275*/         OPC_MoveChild, 3,
/*41277*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41280*/         OPC_RecordChild0, // #2 = $Vm
/*41281*/         OPC_CheckChild0Type, MVT::v2i32,
/*41283*/         OPC_RecordChild1, // #3 = $lane
/*41284*/         OPC_MoveChild, 1,
/*41286*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41289*/         OPC_MoveParent,
/*41290*/         OPC_CheckType, MVT::v2i32,
/*41292*/         OPC_MoveParent,
/*41293*/         OPC_CheckType, MVT::v2i64,
/*41295*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41297*/         OPC_EmitConvertToTarget, 3,
/*41299*/         OPC_EmitInteger, MVT::i32, 14, 
/*41302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41318*/       /*Scope*/ 25, /*->41344*/
/*41319*/         OPC_RecordChild3, // #2 = $Vm
/*41320*/         OPC_CheckChild3Type, MVT::v2i32,
/*41322*/         OPC_CheckType, MVT::v2i64,
/*41324*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41326*/         OPC_EmitInteger, MVT::i32, 14, 
/*41329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41344*/       0, /*End of Scope*/
/*41345*/     0, /*End of Scope*/
/*41346*/   /*Scope*/ 72, /*->41419*/
/*41347*/     OPC_CheckInteger, 25, 
/*41349*/     OPC_MoveParent,
/*41350*/     OPC_RecordChild1, // #0 = $Vm
/*41351*/     OPC_Scope, 32, /*->41385*/ // 2 children in Scope
/*41353*/       OPC_CheckChild1Type, MVT::v2f32,
/*41355*/       OPC_RecordChild2, // #1 = $SIMM
/*41356*/       OPC_MoveChild, 2,
/*41358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41361*/       OPC_MoveParent,
/*41362*/       OPC_CheckType, MVT::v2i32,
/*41364*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41366*/       OPC_EmitConvertToTarget, 1,
/*41368*/       OPC_EmitInteger, MVT::i32, 14, 
/*41371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*41385*/     /*Scope*/ 32, /*->41418*/
/*41386*/       OPC_CheckChild1Type, MVT::v4f32,
/*41388*/       OPC_RecordChild2, // #1 = $SIMM
/*41389*/       OPC_MoveChild, 2,
/*41391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41394*/       OPC_MoveParent,
/*41395*/       OPC_CheckType, MVT::v4i32,
/*41397*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41399*/       OPC_EmitConvertToTarget, 1,
/*41401*/       OPC_EmitInteger, MVT::i32, 14, 
/*41404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 25:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*41418*/     0, /*End of Scope*/
/*41419*/   /*Scope*/ 72, /*->41492*/
/*41420*/     OPC_CheckInteger, 26, 
/*41422*/     OPC_MoveParent,
/*41423*/     OPC_RecordChild1, // #0 = $Vm
/*41424*/     OPC_Scope, 32, /*->41458*/ // 2 children in Scope
/*41426*/       OPC_CheckChild1Type, MVT::v2f32,
/*41428*/       OPC_RecordChild2, // #1 = $SIMM
/*41429*/       OPC_MoveChild, 2,
/*41431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41434*/       OPC_MoveParent,
/*41435*/       OPC_CheckType, MVT::v2i32,
/*41437*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41439*/       OPC_EmitConvertToTarget, 1,
/*41441*/       OPC_EmitInteger, MVT::i32, 14, 
/*41444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 26:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*41458*/     /*Scope*/ 32, /*->41491*/
/*41459*/       OPC_CheckChild1Type, MVT::v4f32,
/*41461*/       OPC_RecordChild2, // #1 = $SIMM
/*41462*/       OPC_MoveChild, 2,
/*41464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41467*/       OPC_MoveParent,
/*41468*/       OPC_CheckType, MVT::v4i32,
/*41470*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41472*/       OPC_EmitConvertToTarget, 1,
/*41474*/       OPC_EmitInteger, MVT::i32, 14, 
/*41477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 26:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*41491*/     0, /*End of Scope*/
/*41492*/   /*Scope*/ 34|128,1/*162*/, /*->41656*/
/*41494*/     OPC_CheckInteger, 31, 
/*41496*/     OPC_MoveParent,
/*41497*/     OPC_RecordChild1, // #0 = $Vn
/*41498*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41525
/*41501*/       OPC_CheckChild1Type, MVT::v4i16,
/*41503*/       OPC_RecordChild2, // #1 = $Vm
/*41504*/       OPC_CheckChild2Type, MVT::v4i16,
/*41506*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41508*/       OPC_EmitInteger, MVT::i32, 14, 
/*41511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41551
/*41527*/       OPC_CheckChild1Type, MVT::v2i32,
/*41529*/       OPC_RecordChild2, // #1 = $Vm
/*41530*/       OPC_CheckChild2Type, MVT::v2i32,
/*41532*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41534*/       OPC_EmitInteger, MVT::i32, 14, 
/*41537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41577
/*41553*/       OPC_CheckChild1Type, MVT::v8i16,
/*41555*/       OPC_RecordChild2, // #1 = $Vm
/*41556*/       OPC_CheckChild2Type, MVT::v8i16,
/*41558*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41560*/       OPC_EmitInteger, MVT::i32, 14, 
/*41563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41603
/*41579*/       OPC_CheckChild1Type, MVT::v4i32,
/*41581*/       OPC_RecordChild2, // #1 = $Vm
/*41582*/       OPC_CheckChild2Type, MVT::v4i32,
/*41584*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41586*/       OPC_EmitInteger, MVT::i32, 14, 
/*41589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41629
/*41605*/       OPC_CheckChild1Type, MVT::v8i8,
/*41607*/       OPC_RecordChild2, // #1 = $Vm
/*41608*/       OPC_CheckChild2Type, MVT::v8i8,
/*41610*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41612*/       OPC_EmitInteger, MVT::i32, 14, 
/*41615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41655
/*41631*/       OPC_CheckChild1Type, MVT::v16i8,
/*41633*/       OPC_RecordChild2, // #1 = $Vm
/*41634*/       OPC_CheckChild2Type, MVT::v16i8,
/*41636*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41638*/       OPC_EmitInteger, MVT::i32, 14, 
/*41641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41644*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*41656*/   /*Scope*/ 34|128,1/*162*/, /*->41820*/
/*41658*/     OPC_CheckInteger, 32, 
/*41660*/     OPC_MoveParent,
/*41661*/     OPC_RecordChild1, // #0 = $Vn
/*41662*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41689
/*41665*/       OPC_CheckChild1Type, MVT::v4i16,
/*41667*/       OPC_RecordChild2, // #1 = $Vm
/*41668*/       OPC_CheckChild2Type, MVT::v4i16,
/*41670*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41672*/       OPC_EmitInteger, MVT::i32, 14, 
/*41675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41715
/*41691*/       OPC_CheckChild1Type, MVT::v2i32,
/*41693*/       OPC_RecordChild2, // #1 = $Vm
/*41694*/       OPC_CheckChild2Type, MVT::v2i32,
/*41696*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41698*/       OPC_EmitInteger, MVT::i32, 14, 
/*41701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41741
/*41717*/       OPC_CheckChild1Type, MVT::v8i16,
/*41719*/       OPC_RecordChild2, // #1 = $Vm
/*41720*/       OPC_CheckChild2Type, MVT::v8i16,
/*41722*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41724*/       OPC_EmitInteger, MVT::i32, 14, 
/*41727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41767
/*41743*/       OPC_CheckChild1Type, MVT::v4i32,
/*41745*/       OPC_RecordChild2, // #1 = $Vm
/*41746*/       OPC_CheckChild2Type, MVT::v4i32,
/*41748*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41750*/       OPC_EmitInteger, MVT::i32, 14, 
/*41753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41793
/*41769*/       OPC_CheckChild1Type, MVT::v8i8,
/*41771*/       OPC_RecordChild2, // #1 = $Vm
/*41772*/       OPC_CheckChild2Type, MVT::v8i8,
/*41774*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41776*/       OPC_EmitInteger, MVT::i32, 14, 
/*41779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41819
/*41795*/       OPC_CheckChild1Type, MVT::v16i8,
/*41797*/       OPC_RecordChild2, // #1 = $Vm
/*41798*/       OPC_CheckChild2Type, MVT::v16i8,
/*41800*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41802*/       OPC_EmitInteger, MVT::i32, 14, 
/*41805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*41820*/   /*Scope*/ 34|128,1/*162*/, /*->41984*/
/*41822*/     OPC_CheckInteger, 87, 
/*41824*/     OPC_MoveParent,
/*41825*/     OPC_RecordChild1, // #0 = $Vn
/*41826*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41853
/*41829*/       OPC_CheckChild1Type, MVT::v4i16,
/*41831*/       OPC_RecordChild2, // #1 = $Vm
/*41832*/       OPC_CheckChild2Type, MVT::v4i16,
/*41834*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41836*/       OPC_EmitInteger, MVT::i32, 14, 
/*41839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41879
/*41855*/       OPC_CheckChild1Type, MVT::v2i32,
/*41857*/       OPC_RecordChild2, // #1 = $Vm
/*41858*/       OPC_CheckChild2Type, MVT::v2i32,
/*41860*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41862*/       OPC_EmitInteger, MVT::i32, 14, 
/*41865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41905
/*41881*/       OPC_CheckChild1Type, MVT::v8i16,
/*41883*/       OPC_RecordChild2, // #1 = $Vm
/*41884*/       OPC_CheckChild2Type, MVT::v8i16,
/*41886*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41888*/       OPC_EmitInteger, MVT::i32, 14, 
/*41891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41931
/*41907*/       OPC_CheckChild1Type, MVT::v4i32,
/*41909*/       OPC_RecordChild2, // #1 = $Vm
/*41910*/       OPC_CheckChild2Type, MVT::v4i32,
/*41912*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41914*/       OPC_EmitInteger, MVT::i32, 14, 
/*41917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41957
/*41933*/       OPC_CheckChild1Type, MVT::v8i8,
/*41935*/       OPC_RecordChild2, // #1 = $Vm
/*41936*/       OPC_CheckChild2Type, MVT::v8i8,
/*41938*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41940*/       OPC_EmitInteger, MVT::i32, 14, 
/*41943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41983
/*41959*/       OPC_CheckChild1Type, MVT::v16i8,
/*41961*/       OPC_RecordChild2, // #1 = $Vm
/*41962*/       OPC_CheckChild2Type, MVT::v16i8,
/*41964*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41966*/       OPC_EmitInteger, MVT::i32, 14, 
/*41969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*41984*/   /*Scope*/ 34|128,1/*162*/, /*->42148*/
/*41986*/     OPC_CheckInteger, 88, 
/*41988*/     OPC_MoveParent,
/*41989*/     OPC_RecordChild1, // #0 = $Vn
/*41990*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42017
/*41993*/       OPC_CheckChild1Type, MVT::v4i16,
/*41995*/       OPC_RecordChild2, // #1 = $Vm
/*41996*/       OPC_CheckChild2Type, MVT::v4i16,
/*41998*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42000*/       OPC_EmitInteger, MVT::i32, 14, 
/*42003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42043
/*42019*/       OPC_CheckChild1Type, MVT::v2i32,
/*42021*/       OPC_RecordChild2, // #1 = $Vm
/*42022*/       OPC_CheckChild2Type, MVT::v2i32,
/*42024*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42026*/       OPC_EmitInteger, MVT::i32, 14, 
/*42029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42069
/*42045*/       OPC_CheckChild1Type, MVT::v8i16,
/*42047*/       OPC_RecordChild2, // #1 = $Vm
/*42048*/       OPC_CheckChild2Type, MVT::v8i16,
/*42050*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42052*/       OPC_EmitInteger, MVT::i32, 14, 
/*42055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42095
/*42071*/       OPC_CheckChild1Type, MVT::v4i32,
/*42073*/       OPC_RecordChild2, // #1 = $Vm
/*42074*/       OPC_CheckChild2Type, MVT::v4i32,
/*42076*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42078*/       OPC_EmitInteger, MVT::i32, 14, 
/*42081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42121
/*42097*/       OPC_CheckChild1Type, MVT::v8i8,
/*42099*/       OPC_RecordChild2, // #1 = $Vm
/*42100*/       OPC_CheckChild2Type, MVT::v8i8,
/*42102*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42104*/       OPC_EmitInteger, MVT::i32, 14, 
/*42107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42147
/*42123*/       OPC_CheckChild1Type, MVT::v16i8,
/*42125*/       OPC_RecordChild2, // #1 = $Vm
/*42126*/       OPC_CheckChild2Type, MVT::v16i8,
/*42128*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42130*/       OPC_EmitInteger, MVT::i32, 14, 
/*42133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42148*/   /*Scope*/ 86|128,1/*214*/, /*->42364*/
/*42150*/     OPC_CheckInteger, 60, 
/*42152*/     OPC_MoveParent,
/*42153*/     OPC_RecordChild1, // #0 = $Vn
/*42154*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42181
/*42157*/       OPC_CheckChild1Type, MVT::v4i16,
/*42159*/       OPC_RecordChild2, // #1 = $Vm
/*42160*/       OPC_CheckChild2Type, MVT::v4i16,
/*42162*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42164*/       OPC_EmitInteger, MVT::i32, 14, 
/*42167*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42170*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42207
/*42183*/       OPC_CheckChild1Type, MVT::v2i32,
/*42185*/       OPC_RecordChild2, // #1 = $Vm
/*42186*/       OPC_CheckChild2Type, MVT::v2i32,
/*42188*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42190*/       OPC_EmitInteger, MVT::i32, 14, 
/*42193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42233
/*42209*/       OPC_CheckChild1Type, MVT::v8i16,
/*42211*/       OPC_RecordChild2, // #1 = $Vm
/*42212*/       OPC_CheckChild2Type, MVT::v8i16,
/*42214*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42216*/       OPC_EmitInteger, MVT::i32, 14, 
/*42219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42259
/*42235*/       OPC_CheckChild1Type, MVT::v4i32,
/*42237*/       OPC_RecordChild2, // #1 = $Vm
/*42238*/       OPC_CheckChild2Type, MVT::v4i32,
/*42240*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42242*/       OPC_EmitInteger, MVT::i32, 14, 
/*42245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42285
/*42261*/       OPC_CheckChild1Type, MVT::v8i8,
/*42263*/       OPC_RecordChild2, // #1 = $Vm
/*42264*/       OPC_CheckChild2Type, MVT::v8i8,
/*42266*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42268*/       OPC_EmitInteger, MVT::i32, 14, 
/*42271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42311
/*42287*/       OPC_CheckChild1Type, MVT::v16i8,
/*42289*/       OPC_RecordChild2, // #1 = $Vm
/*42290*/       OPC_CheckChild2Type, MVT::v16i8,
/*42292*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42294*/       OPC_EmitInteger, MVT::i32, 14, 
/*42297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42300*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42337
/*42313*/       OPC_CheckChild1Type, MVT::v1i64,
/*42315*/       OPC_RecordChild2, // #1 = $Vm
/*42316*/       OPC_CheckChild2Type, MVT::v1i64,
/*42318*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42320*/       OPC_EmitInteger, MVT::i32, 14, 
/*42323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 60:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42363
/*42339*/       OPC_CheckChild1Type, MVT::v2i64,
/*42341*/       OPC_RecordChild2, // #1 = $Vm
/*42342*/       OPC_CheckChild2Type, MVT::v2i64,
/*42344*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42346*/       OPC_EmitInteger, MVT::i32, 14, 
/*42349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 60:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42364*/   /*Scope*/ 86|128,1/*214*/, /*->42580*/
/*42366*/     OPC_CheckInteger, 61, 
/*42368*/     OPC_MoveParent,
/*42369*/     OPC_RecordChild1, // #0 = $Vn
/*42370*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42397
/*42373*/       OPC_CheckChild1Type, MVT::v4i16,
/*42375*/       OPC_RecordChild2, // #1 = $Vm
/*42376*/       OPC_CheckChild2Type, MVT::v4i16,
/*42378*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42380*/       OPC_EmitInteger, MVT::i32, 14, 
/*42383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 61:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42423
/*42399*/       OPC_CheckChild1Type, MVT::v2i32,
/*42401*/       OPC_RecordChild2, // #1 = $Vm
/*42402*/       OPC_CheckChild2Type, MVT::v2i32,
/*42404*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42406*/       OPC_EmitInteger, MVT::i32, 14, 
/*42409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 61:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42449
/*42425*/       OPC_CheckChild1Type, MVT::v8i16,
/*42427*/       OPC_RecordChild2, // #1 = $Vm
/*42428*/       OPC_CheckChild2Type, MVT::v8i16,
/*42430*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42432*/       OPC_EmitInteger, MVT::i32, 14, 
/*42435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 61:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42475
/*42451*/       OPC_CheckChild1Type, MVT::v4i32,
/*42453*/       OPC_RecordChild2, // #1 = $Vm
/*42454*/       OPC_CheckChild2Type, MVT::v4i32,
/*42456*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42458*/       OPC_EmitInteger, MVT::i32, 14, 
/*42461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42501
/*42477*/       OPC_CheckChild1Type, MVT::v8i8,
/*42479*/       OPC_RecordChild2, // #1 = $Vm
/*42480*/       OPC_CheckChild2Type, MVT::v8i8,
/*42482*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42484*/       OPC_EmitInteger, MVT::i32, 14, 
/*42487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 61:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42527
/*42503*/       OPC_CheckChild1Type, MVT::v16i8,
/*42505*/       OPC_RecordChild2, // #1 = $Vm
/*42506*/       OPC_CheckChild2Type, MVT::v16i8,
/*42508*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42510*/       OPC_EmitInteger, MVT::i32, 14, 
/*42513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 61:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42553
/*42529*/       OPC_CheckChild1Type, MVT::v1i64,
/*42531*/       OPC_RecordChild2, // #1 = $Vm
/*42532*/       OPC_CheckChild2Type, MVT::v1i64,
/*42534*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42536*/       OPC_EmitInteger, MVT::i32, 14, 
/*42539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 61:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42579
/*42555*/       OPC_CheckChild1Type, MVT::v2i64,
/*42557*/       OPC_RecordChild2, // #1 = $Vm
/*42558*/       OPC_CheckChild2Type, MVT::v2i64,
/*42560*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42562*/       OPC_EmitInteger, MVT::i32, 14, 
/*42565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42580*/   /*Scope*/ 84, /*->42665*/
/*42581*/     OPC_CheckInteger, 20, 
/*42583*/     OPC_MoveParent,
/*42584*/     OPC_RecordChild1, // #0 = $Vn
/*42585*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->42612
/*42588*/       OPC_CheckChild1Type, MVT::v8i16,
/*42590*/       OPC_RecordChild2, // #1 = $Vm
/*42591*/       OPC_CheckChild2Type, MVT::v8i16,
/*42593*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42595*/       OPC_EmitInteger, MVT::i32, 14, 
/*42598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 20:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->42638
/*42614*/       OPC_CheckChild1Type, MVT::v4i32,
/*42616*/       OPC_RecordChild2, // #1 = $Vm
/*42617*/       OPC_CheckChild2Type, MVT::v4i32,
/*42619*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42621*/       OPC_EmitInteger, MVT::i32, 14, 
/*42624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 20:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42664
/*42640*/       OPC_CheckChild1Type, MVT::v2i64,
/*42642*/       OPC_RecordChild2, // #1 = $Vm
/*42643*/       OPC_CheckChild2Type, MVT::v2i64,
/*42645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42647*/       OPC_EmitInteger, MVT::i32, 14, 
/*42650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 20:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42665*/   /*Scope*/ 84, /*->42750*/
/*42666*/     OPC_CheckInteger, 84, 
/*42668*/     OPC_MoveParent,
/*42669*/     OPC_RecordChild1, // #0 = $Vn
/*42670*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->42697
/*42673*/       OPC_CheckChild1Type, MVT::v8i16,
/*42675*/       OPC_RecordChild2, // #1 = $Vm
/*42676*/       OPC_CheckChild2Type, MVT::v8i16,
/*42678*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42680*/       OPC_EmitInteger, MVT::i32, 14, 
/*42683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 84:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->42723
/*42699*/       OPC_CheckChild1Type, MVT::v4i32,
/*42701*/       OPC_RecordChild2, // #1 = $Vm
/*42702*/       OPC_CheckChild2Type, MVT::v4i32,
/*42704*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42706*/       OPC_EmitInteger, MVT::i32, 14, 
/*42709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 84:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42749
/*42725*/       OPC_CheckChild1Type, MVT::v2i64,
/*42727*/       OPC_RecordChild2, // #1 = $Vm
/*42728*/       OPC_CheckChild2Type, MVT::v2i64,
/*42730*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42732*/       OPC_EmitInteger, MVT::i32, 14, 
/*42735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 84:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42750*/   /*Scope*/ 58, /*->42809*/
/*42751*/     OPC_CheckInteger, 49, 
/*42753*/     OPC_MoveParent,
/*42754*/     OPC_RecordChild1, // #0 = $Vn
/*42755*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->42782
/*42758*/       OPC_CheckChild1Type, MVT::v8i8,
/*42760*/       OPC_RecordChild2, // #1 = $Vm
/*42761*/       OPC_CheckChild2Type, MVT::v8i8,
/*42763*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42765*/       OPC_EmitInteger, MVT::i32, 14, 
/*42768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42808
/*42784*/       OPC_CheckChild1Type, MVT::v16i8,
/*42786*/       OPC_RecordChild2, // #1 = $Vm
/*42787*/       OPC_CheckChild2Type, MVT::v16i8,
/*42789*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42791*/       OPC_EmitInteger, MVT::i32, 14, 
/*42794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42809*/   /*Scope*/ 30, /*->42840*/
/*42810*/     OPC_CheckInteger, 46, 
/*42812*/     OPC_MoveParent,
/*42813*/     OPC_RecordChild1, // #0 = $Vn
/*42814*/     OPC_CheckChild1Type, MVT::v8i8,
/*42816*/     OPC_RecordChild2, // #1 = $Vm
/*42817*/     OPC_CheckChild2Type, MVT::v8i8,
/*42819*/     OPC_CheckType, MVT::v8i16,
/*42821*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42823*/     OPC_EmitInteger, MVT::i32, 14, 
/*42826*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42829*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 46:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*42840*/   /*Scope*/ 34|128,1/*162*/, /*->43004*/
/*42842*/     OPC_CheckInteger, 33, 
/*42844*/     OPC_MoveParent,
/*42845*/     OPC_RecordChild1, // #0 = $Vn
/*42846*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42873
/*42849*/       OPC_CheckChild1Type, MVT::v4i16,
/*42851*/       OPC_RecordChild2, // #1 = $Vm
/*42852*/       OPC_CheckChild2Type, MVT::v4i16,
/*42854*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42856*/       OPC_EmitInteger, MVT::i32, 14, 
/*42859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42899
/*42875*/       OPC_CheckChild1Type, MVT::v2i32,
/*42877*/       OPC_RecordChild2, // #1 = $Vm
/*42878*/       OPC_CheckChild2Type, MVT::v2i32,
/*42880*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42882*/       OPC_EmitInteger, MVT::i32, 14, 
/*42885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42925
/*42901*/       OPC_CheckChild1Type, MVT::v8i16,
/*42903*/       OPC_RecordChild2, // #1 = $Vm
/*42904*/       OPC_CheckChild2Type, MVT::v8i16,
/*42906*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42908*/       OPC_EmitInteger, MVT::i32, 14, 
/*42911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42914*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42951
/*42927*/       OPC_CheckChild1Type, MVT::v4i32,
/*42929*/       OPC_RecordChild2, // #1 = $Vm
/*42930*/       OPC_CheckChild2Type, MVT::v4i32,
/*42932*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42934*/       OPC_EmitInteger, MVT::i32, 14, 
/*42937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42977
/*42953*/       OPC_CheckChild1Type, MVT::v8i8,
/*42955*/       OPC_RecordChild2, // #1 = $Vm
/*42956*/       OPC_CheckChild2Type, MVT::v8i8,
/*42958*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42960*/       OPC_EmitInteger, MVT::i32, 14, 
/*42963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43003
/*42979*/       OPC_CheckChild1Type, MVT::v16i8,
/*42981*/       OPC_RecordChild2, // #1 = $Vm
/*42982*/       OPC_CheckChild2Type, MVT::v16i8,
/*42984*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42986*/       OPC_EmitInteger, MVT::i32, 14, 
/*42989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43004*/   /*Scope*/ 34|128,1/*162*/, /*->43168*/
/*43006*/     OPC_CheckInteger, 34, 
/*43008*/     OPC_MoveParent,
/*43009*/     OPC_RecordChild1, // #0 = $Vn
/*43010*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43037
/*43013*/       OPC_CheckChild1Type, MVT::v4i16,
/*43015*/       OPC_RecordChild2, // #1 = $Vm
/*43016*/       OPC_CheckChild2Type, MVT::v4i16,
/*43018*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43020*/       OPC_EmitInteger, MVT::i32, 14, 
/*43023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 34:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43063
/*43039*/       OPC_CheckChild1Type, MVT::v2i32,
/*43041*/       OPC_RecordChild2, // #1 = $Vm
/*43042*/       OPC_CheckChild2Type, MVT::v2i32,
/*43044*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43046*/       OPC_EmitInteger, MVT::i32, 14, 
/*43049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43089
/*43065*/       OPC_CheckChild1Type, MVT::v8i16,
/*43067*/       OPC_RecordChild2, // #1 = $Vm
/*43068*/       OPC_CheckChild2Type, MVT::v8i16,
/*43070*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43072*/       OPC_EmitInteger, MVT::i32, 14, 
/*43075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 34:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43115
/*43091*/       OPC_CheckChild1Type, MVT::v4i32,
/*43093*/       OPC_RecordChild2, // #1 = $Vm
/*43094*/       OPC_CheckChild2Type, MVT::v4i32,
/*43096*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43098*/       OPC_EmitInteger, MVT::i32, 14, 
/*43101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43141
/*43117*/       OPC_CheckChild1Type, MVT::v8i8,
/*43119*/       OPC_RecordChild2, // #1 = $Vm
/*43120*/       OPC_CheckChild2Type, MVT::v8i8,
/*43122*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43124*/       OPC_EmitInteger, MVT::i32, 14, 
/*43127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 34:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43167
/*43143*/       OPC_CheckChild1Type, MVT::v16i8,
/*43145*/       OPC_RecordChild2, // #1 = $Vm
/*43146*/       OPC_CheckChild2Type, MVT::v16i8,
/*43148*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43150*/       OPC_EmitInteger, MVT::i32, 14, 
/*43153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 34:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43168*/   /*Scope*/ 86|128,1/*214*/, /*->43384*/
/*43170*/     OPC_CheckInteger, 82, 
/*43172*/     OPC_MoveParent,
/*43173*/     OPC_RecordChild1, // #0 = $Vn
/*43174*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43201
/*43177*/       OPC_CheckChild1Type, MVT::v4i16,
/*43179*/       OPC_RecordChild2, // #1 = $Vm
/*43180*/       OPC_CheckChild2Type, MVT::v4i16,
/*43182*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43184*/       OPC_EmitInteger, MVT::i32, 14, 
/*43187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43227
/*43203*/       OPC_CheckChild1Type, MVT::v2i32,
/*43205*/       OPC_RecordChild2, // #1 = $Vm
/*43206*/       OPC_CheckChild2Type, MVT::v2i32,
/*43208*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43210*/       OPC_EmitInteger, MVT::i32, 14, 
/*43213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43253
/*43229*/       OPC_CheckChild1Type, MVT::v8i16,
/*43231*/       OPC_RecordChild2, // #1 = $Vm
/*43232*/       OPC_CheckChild2Type, MVT::v8i16,
/*43234*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43236*/       OPC_EmitInteger, MVT::i32, 14, 
/*43239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43279
/*43255*/       OPC_CheckChild1Type, MVT::v4i32,
/*43257*/       OPC_RecordChild2, // #1 = $Vm
/*43258*/       OPC_CheckChild2Type, MVT::v4i32,
/*43260*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43262*/       OPC_EmitInteger, MVT::i32, 14, 
/*43265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43305
/*43281*/       OPC_CheckChild1Type, MVT::v8i8,
/*43283*/       OPC_RecordChild2, // #1 = $Vm
/*43284*/       OPC_CheckChild2Type, MVT::v8i8,
/*43286*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43288*/       OPC_EmitInteger, MVT::i32, 14, 
/*43291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43331
/*43307*/       OPC_CheckChild1Type, MVT::v16i8,
/*43309*/       OPC_RecordChild2, // #1 = $Vm
/*43310*/       OPC_CheckChild2Type, MVT::v16i8,
/*43312*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43314*/       OPC_EmitInteger, MVT::i32, 14, 
/*43317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 82:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43357
/*43333*/       OPC_CheckChild1Type, MVT::v1i64,
/*43335*/       OPC_RecordChild2, // #1 = $Vm
/*43336*/       OPC_CheckChild2Type, MVT::v1i64,
/*43338*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43340*/       OPC_EmitInteger, MVT::i32, 14, 
/*43343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 82:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43383
/*43359*/       OPC_CheckChild1Type, MVT::v2i64,
/*43361*/       OPC_RecordChild2, // #1 = $Vm
/*43362*/       OPC_CheckChild2Type, MVT::v2i64,
/*43364*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43366*/       OPC_EmitInteger, MVT::i32, 14, 
/*43369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43384*/   /*Scope*/ 86|128,1/*214*/, /*->43600*/
/*43386*/     OPC_CheckInteger, 83, 
/*43388*/     OPC_MoveParent,
/*43389*/     OPC_RecordChild1, // #0 = $Vn
/*43390*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43417
/*43393*/       OPC_CheckChild1Type, MVT::v4i16,
/*43395*/       OPC_RecordChild2, // #1 = $Vm
/*43396*/       OPC_CheckChild2Type, MVT::v4i16,
/*43398*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43400*/       OPC_EmitInteger, MVT::i32, 14, 
/*43403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 83:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43443
/*43419*/       OPC_CheckChild1Type, MVT::v2i32,
/*43421*/       OPC_RecordChild2, // #1 = $Vm
/*43422*/       OPC_CheckChild2Type, MVT::v2i32,
/*43424*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43426*/       OPC_EmitInteger, MVT::i32, 14, 
/*43429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 83:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43469
/*43445*/       OPC_CheckChild1Type, MVT::v8i16,
/*43447*/       OPC_RecordChild2, // #1 = $Vm
/*43448*/       OPC_CheckChild2Type, MVT::v8i16,
/*43450*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43452*/       OPC_EmitInteger, MVT::i32, 14, 
/*43455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43495
/*43471*/       OPC_CheckChild1Type, MVT::v4i32,
/*43473*/       OPC_RecordChild2, // #1 = $Vm
/*43474*/       OPC_CheckChild2Type, MVT::v4i32,
/*43476*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43478*/       OPC_EmitInteger, MVT::i32, 14, 
/*43481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43521
/*43497*/       OPC_CheckChild1Type, MVT::v8i8,
/*43499*/       OPC_RecordChild2, // #1 = $Vm
/*43500*/       OPC_CheckChild2Type, MVT::v8i8,
/*43502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43504*/       OPC_EmitInteger, MVT::i32, 14, 
/*43507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 83:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43547
/*43523*/       OPC_CheckChild1Type, MVT::v16i8,
/*43525*/       OPC_RecordChild2, // #1 = $Vm
/*43526*/       OPC_CheckChild2Type, MVT::v16i8,
/*43528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43530*/       OPC_EmitInteger, MVT::i32, 14, 
/*43533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 83:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43573
/*43549*/       OPC_CheckChild1Type, MVT::v1i64,
/*43551*/       OPC_RecordChild2, // #1 = $Vm
/*43552*/       OPC_CheckChild2Type, MVT::v1i64,
/*43554*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43556*/       OPC_EmitInteger, MVT::i32, 14, 
/*43559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 83:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43599
/*43575*/       OPC_CheckChild1Type, MVT::v2i64,
/*43577*/       OPC_RecordChild2, // #1 = $Vm
/*43578*/       OPC_CheckChild2Type, MVT::v2i64,
/*43580*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43582*/       OPC_EmitInteger, MVT::i32, 14, 
/*43585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 83:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43600*/   /*Scope*/ 84, /*->43685*/
/*43601*/     OPC_CheckInteger, 108, 
/*43603*/     OPC_MoveParent,
/*43604*/     OPC_RecordChild1, // #0 = $Vn
/*43605*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43632
/*43608*/       OPC_CheckChild1Type, MVT::v8i16,
/*43610*/       OPC_RecordChild2, // #1 = $Vm
/*43611*/       OPC_CheckChild2Type, MVT::v8i16,
/*43613*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43615*/       OPC_EmitInteger, MVT::i32, 14, 
/*43618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 108:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43658
/*43634*/       OPC_CheckChild1Type, MVT::v4i32,
/*43636*/       OPC_RecordChild2, // #1 = $Vm
/*43637*/       OPC_CheckChild2Type, MVT::v4i32,
/*43639*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43641*/       OPC_EmitInteger, MVT::i32, 14, 
/*43644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 108:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43684
/*43660*/       OPC_CheckChild1Type, MVT::v2i64,
/*43662*/       OPC_RecordChild2, // #1 = $Vm
/*43663*/       OPC_CheckChild2Type, MVT::v2i64,
/*43665*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43667*/       OPC_EmitInteger, MVT::i32, 14, 
/*43670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 108:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43685*/   /*Scope*/ 84, /*->43770*/
/*43686*/     OPC_CheckInteger, 94, 
/*43688*/     OPC_MoveParent,
/*43689*/     OPC_RecordChild1, // #0 = $Vn
/*43690*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43717
/*43693*/       OPC_CheckChild1Type, MVT::v8i16,
/*43695*/       OPC_RecordChild2, // #1 = $Vm
/*43696*/       OPC_CheckChild2Type, MVT::v8i16,
/*43698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43700*/       OPC_EmitInteger, MVT::i32, 14, 
/*43703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 94:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43743
/*43719*/       OPC_CheckChild1Type, MVT::v4i32,
/*43721*/       OPC_RecordChild2, // #1 = $Vm
/*43722*/       OPC_CheckChild2Type, MVT::v4i32,
/*43724*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43726*/       OPC_EmitInteger, MVT::i32, 14, 
/*43729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 94:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43769
/*43745*/       OPC_CheckChild1Type, MVT::v2i64,
/*43747*/       OPC_RecordChild2, // #1 = $Vm
/*43748*/       OPC_CheckChild2Type, MVT::v2i64,
/*43750*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43752*/       OPC_EmitInteger, MVT::i32, 14, 
/*43755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 94:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43770*/   /*Scope*/ 24, /*->43795*/
/*43771*/     OPC_CheckInteger, 16, 
/*43773*/     OPC_MoveParent,
/*43774*/     OPC_RecordChild1, // #0 = $Vn
/*43775*/     OPC_RecordChild2, // #1 = $Vm
/*43776*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43778*/     OPC_EmitInteger, MVT::i32, 14, 
/*43781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*43795*/   /*Scope*/ 24, /*->43820*/
/*43796*/     OPC_CheckInteger, 17, 
/*43798*/     OPC_MoveParent,
/*43799*/     OPC_RecordChild1, // #0 = $Vn
/*43800*/     OPC_RecordChild2, // #1 = $Vm
/*43801*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43803*/     OPC_EmitInteger, MVT::i32, 14, 
/*43806*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43809*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 17:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*43820*/   /*Scope*/ 24, /*->43845*/
/*43821*/     OPC_CheckInteger, 18, 
/*43823*/     OPC_MoveParent,
/*43824*/     OPC_RecordChild1, // #0 = $Vn
/*43825*/     OPC_RecordChild2, // #1 = $Vm
/*43826*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43828*/     OPC_EmitInteger, MVT::i32, 14, 
/*43831*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 18:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*43845*/   /*Scope*/ 24, /*->43870*/
/*43846*/     OPC_CheckInteger, 19, 
/*43848*/     OPC_MoveParent,
/*43849*/     OPC_RecordChild1, // #0 = $Vn
/*43850*/     OPC_RecordChild2, // #1 = $Vm
/*43851*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43853*/     OPC_EmitInteger, MVT::i32, 14, 
/*43856*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43859*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 19:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*43870*/   /*Scope*/ 50|128,2/*306*/, /*->44178*/
/*43872*/     OPC_CheckInteger, 21, 
/*43874*/     OPC_MoveParent,
/*43875*/     OPC_RecordChild1, // #0 = $src1
/*43876*/     OPC_SwitchType /*10 cases */, 28,  MVT::v8i8,// ->43907
/*43879*/       OPC_CheckChild1Type, MVT::v8i8,
/*43881*/       OPC_RecordChild2, // #1 = $Vn
/*43882*/       OPC_CheckChild2Type, MVT::v8i8,
/*43884*/       OPC_RecordChild3, // #2 = $Vm
/*43885*/       OPC_CheckChild3Type, MVT::v8i8,
/*43887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43889*/       OPC_EmitInteger, MVT::i32, 14, 
/*43892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 28,  MVT::v4i16,// ->43937
/*43909*/       OPC_CheckChild1Type, MVT::v4i16,
/*43911*/       OPC_RecordChild2, // #1 = $Vn
/*43912*/       OPC_CheckChild2Type, MVT::v4i16,
/*43914*/       OPC_RecordChild3, // #2 = $Vm
/*43915*/       OPC_CheckChild3Type, MVT::v4i16,
/*43917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43919*/       OPC_EmitInteger, MVT::i32, 14, 
/*43922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 28,  MVT::v2i32,// ->43967
/*43939*/       OPC_CheckChild1Type, MVT::v2i32,
/*43941*/       OPC_RecordChild2, // #1 = $Vn
/*43942*/       OPC_CheckChild2Type, MVT::v2i32,
/*43944*/       OPC_RecordChild3, // #2 = $Vm
/*43945*/       OPC_CheckChild3Type, MVT::v2i32,
/*43947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43949*/       OPC_EmitInteger, MVT::i32, 14, 
/*43952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 28,  MVT::v1i64,// ->43997
/*43969*/       OPC_CheckChild1Type, MVT::v1i64,
/*43971*/       OPC_RecordChild2, // #1 = $Vn
/*43972*/       OPC_CheckChild2Type, MVT::v1i64,
/*43974*/       OPC_RecordChild3, // #2 = $Vm
/*43975*/       OPC_CheckChild3Type, MVT::v1i64,
/*43977*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43979*/       OPC_EmitInteger, MVT::i32, 14, 
/*43982*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43985*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v1i64 21:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 28,  MVT::v16i8,// ->44027
/*43999*/       OPC_CheckChild1Type, MVT::v16i8,
/*44001*/       OPC_RecordChild2, // #1 = $Vn
/*44002*/       OPC_CheckChild2Type, MVT::v16i8,
/*44004*/       OPC_RecordChild3, // #2 = $Vm
/*44005*/       OPC_CheckChild3Type, MVT::v16i8,
/*44007*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44009*/       OPC_EmitInteger, MVT::i32, 14, 
/*44012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 28,  MVT::v8i16,// ->44057
/*44029*/       OPC_CheckChild1Type, MVT::v8i16,
/*44031*/       OPC_RecordChild2, // #1 = $Vn
/*44032*/       OPC_CheckChild2Type, MVT::v8i16,
/*44034*/       OPC_RecordChild3, // #2 = $Vm
/*44035*/       OPC_CheckChild3Type, MVT::v8i16,
/*44037*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44039*/       OPC_EmitInteger, MVT::i32, 14, 
/*44042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 28,  MVT::v4i32,// ->44087
/*44059*/       OPC_CheckChild1Type, MVT::v4i32,
/*44061*/       OPC_RecordChild2, // #1 = $Vn
/*44062*/       OPC_CheckChild2Type, MVT::v4i32,
/*44064*/       OPC_RecordChild3, // #2 = $Vm
/*44065*/       OPC_CheckChild3Type, MVT::v4i32,
/*44067*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44069*/       OPC_EmitInteger, MVT::i32, 14, 
/*44072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44075*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 28,  MVT::v2i64,// ->44117
/*44089*/       OPC_CheckChild1Type, MVT::v2i64,
/*44091*/       OPC_RecordChild2, // #1 = $Vn
/*44092*/       OPC_CheckChild2Type, MVT::v2i64,
/*44094*/       OPC_RecordChild3, // #2 = $Vm
/*44095*/       OPC_CheckChild3Type, MVT::v2i64,
/*44097*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44099*/       OPC_EmitInteger, MVT::i32, 14, 
/*44102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i64 21:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              /*SwitchType*/ 28,  MVT::v2f32,// ->44147
/*44119*/       OPC_CheckChild1Type, MVT::v2f32,
/*44121*/       OPC_RecordChild2, // #1 = $Vn
/*44122*/       OPC_CheckChild2Type, MVT::v2f32,
/*44124*/       OPC_RecordChild3, // #2 = $Vm
/*44125*/       OPC_CheckChild3Type, MVT::v2f32,
/*44127*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44129*/       OPC_EmitInteger, MVT::i32, 14, 
/*44132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 21:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 28,  MVT::v4f32,// ->44177
/*44149*/       OPC_CheckChild1Type, MVT::v4f32,
/*44151*/       OPC_RecordChild2, // #1 = $Vn
/*44152*/       OPC_CheckChild2Type, MVT::v4f32,
/*44154*/       OPC_RecordChild3, // #2 = $Vm
/*44155*/       OPC_CheckChild3Type, MVT::v4f32,
/*44157*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44159*/       OPC_EmitInteger, MVT::i32, 14, 
/*44162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 21:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44178*/   /*Scope*/ 86|128,1/*214*/, /*->44394*/
/*44180*/     OPC_CheckInteger, 13, 
/*44182*/     OPC_MoveParent,
/*44183*/     OPC_RecordChild1, // #0 = $Vn
/*44184*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44211
/*44187*/       OPC_CheckChild1Type, MVT::v4i16,
/*44189*/       OPC_RecordChild2, // #1 = $Vm
/*44190*/       OPC_CheckChild2Type, MVT::v4i16,
/*44192*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44194*/       OPC_EmitInteger, MVT::i32, 14, 
/*44197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44237
/*44213*/       OPC_CheckChild1Type, MVT::v2i32,
/*44215*/       OPC_RecordChild2, // #1 = $Vm
/*44216*/       OPC_CheckChild2Type, MVT::v2i32,
/*44218*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44220*/       OPC_EmitInteger, MVT::i32, 14, 
/*44223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44263
/*44239*/       OPC_CheckChild1Type, MVT::v8i16,
/*44241*/       OPC_RecordChild2, // #1 = $Vm
/*44242*/       OPC_CheckChild2Type, MVT::v8i16,
/*44244*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44246*/       OPC_EmitInteger, MVT::i32, 14, 
/*44249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44289
/*44265*/       OPC_CheckChild1Type, MVT::v4i32,
/*44267*/       OPC_RecordChild2, // #1 = $Vm
/*44268*/       OPC_CheckChild2Type, MVT::v4i32,
/*44270*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44272*/       OPC_EmitInteger, MVT::i32, 14, 
/*44275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44315
/*44291*/       OPC_CheckChild1Type, MVT::v8i8,
/*44293*/       OPC_RecordChild2, // #1 = $Vm
/*44294*/       OPC_CheckChild2Type, MVT::v8i8,
/*44296*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44298*/       OPC_EmitInteger, MVT::i32, 14, 
/*44301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44341
/*44317*/       OPC_CheckChild1Type, MVT::v16i8,
/*44319*/       OPC_RecordChild2, // #1 = $Vm
/*44320*/       OPC_CheckChild2Type, MVT::v16i8,
/*44322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44324*/       OPC_EmitInteger, MVT::i32, 14, 
/*44327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->44367
/*44343*/       OPC_CheckChild1Type, MVT::v2f32,
/*44345*/       OPC_RecordChild2, // #1 = $Vm
/*44346*/       OPC_CheckChild2Type, MVT::v2f32,
/*44348*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44350*/       OPC_EmitInteger, MVT::i32, 14, 
/*44353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 13:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44393
/*44369*/       OPC_CheckChild1Type, MVT::v4f32,
/*44371*/       OPC_RecordChild2, // #1 = $Vm
/*44372*/       OPC_CheckChild2Type, MVT::v4f32,
/*44374*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44376*/       OPC_EmitInteger, MVT::i32, 14, 
/*44379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 13:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44394*/   /*Scope*/ 34|128,1/*162*/, /*->44558*/
/*44396*/     OPC_CheckInteger, 14, 
/*44398*/     OPC_MoveParent,
/*44399*/     OPC_RecordChild1, // #0 = $Vn
/*44400*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44427
/*44403*/       OPC_CheckChild1Type, MVT::v4i16,
/*44405*/       OPC_RecordChild2, // #1 = $Vm
/*44406*/       OPC_CheckChild2Type, MVT::v4i16,
/*44408*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44410*/       OPC_EmitInteger, MVT::i32, 14, 
/*44413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44453
/*44429*/       OPC_CheckChild1Type, MVT::v2i32,
/*44431*/       OPC_RecordChild2, // #1 = $Vm
/*44432*/       OPC_CheckChild2Type, MVT::v2i32,
/*44434*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44436*/       OPC_EmitInteger, MVT::i32, 14, 
/*44439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44479
/*44455*/       OPC_CheckChild1Type, MVT::v8i16,
/*44457*/       OPC_RecordChild2, // #1 = $Vm
/*44458*/       OPC_CheckChild2Type, MVT::v8i16,
/*44460*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44462*/       OPC_EmitInteger, MVT::i32, 14, 
/*44465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44505
/*44481*/       OPC_CheckChild1Type, MVT::v4i32,
/*44483*/       OPC_RecordChild2, // #1 = $Vm
/*44484*/       OPC_CheckChild2Type, MVT::v4i32,
/*44486*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44488*/       OPC_EmitInteger, MVT::i32, 14, 
/*44491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44531
/*44507*/       OPC_CheckChild1Type, MVT::v8i8,
/*44509*/       OPC_RecordChild2, // #1 = $Vm
/*44510*/       OPC_CheckChild2Type, MVT::v8i8,
/*44512*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44514*/       OPC_EmitInteger, MVT::i32, 14, 
/*44517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44557
/*44533*/       OPC_CheckChild1Type, MVT::v16i8,
/*44535*/       OPC_RecordChild2, // #1 = $Vm
/*44536*/       OPC_CheckChild2Type, MVT::v16i8,
/*44538*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44540*/       OPC_EmitInteger, MVT::i32, 14, 
/*44543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44558*/   /*Scope*/ 86|128,1/*214*/, /*->44774*/
/*44560*/     OPC_CheckInteger, 42, 
/*44562*/     OPC_MoveParent,
/*44563*/     OPC_RecordChild1, // #0 = $Vn
/*44564*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44591
/*44567*/       OPC_CheckChild1Type, MVT::v4i16,
/*44569*/       OPC_RecordChild2, // #1 = $Vm
/*44570*/       OPC_CheckChild2Type, MVT::v4i16,
/*44572*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44574*/       OPC_EmitInteger, MVT::i32, 14, 
/*44577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44617
/*44593*/       OPC_CheckChild1Type, MVT::v2i32,
/*44595*/       OPC_RecordChild2, // #1 = $Vm
/*44596*/       OPC_CheckChild2Type, MVT::v2i32,
/*44598*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44600*/       OPC_EmitInteger, MVT::i32, 14, 
/*44603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44643
/*44619*/       OPC_CheckChild1Type, MVT::v8i16,
/*44621*/       OPC_RecordChild2, // #1 = $Vm
/*44622*/       OPC_CheckChild2Type, MVT::v8i16,
/*44624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44626*/       OPC_EmitInteger, MVT::i32, 14, 
/*44629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44669
/*44645*/       OPC_CheckChild1Type, MVT::v4i32,
/*44647*/       OPC_RecordChild2, // #1 = $Vm
/*44648*/       OPC_CheckChild2Type, MVT::v4i32,
/*44650*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44652*/       OPC_EmitInteger, MVT::i32, 14, 
/*44655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44695
/*44671*/       OPC_CheckChild1Type, MVT::v8i8,
/*44673*/       OPC_RecordChild2, // #1 = $Vm
/*44674*/       OPC_CheckChild2Type, MVT::v8i8,
/*44676*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44678*/       OPC_EmitInteger, MVT::i32, 14, 
/*44681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 42:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44721
/*44697*/       OPC_CheckChild1Type, MVT::v16i8,
/*44699*/       OPC_RecordChild2, // #1 = $Vm
/*44700*/       OPC_CheckChild2Type, MVT::v16i8,
/*44702*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44704*/       OPC_EmitInteger, MVT::i32, 14, 
/*44707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 42:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->44747
/*44723*/       OPC_CheckChild1Type, MVT::v2f32,
/*44725*/       OPC_RecordChild2, // #1 = $Vm
/*44726*/       OPC_CheckChild2Type, MVT::v2f32,
/*44728*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44730*/       OPC_EmitInteger, MVT::i32, 14, 
/*44733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 42:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44773
/*44749*/       OPC_CheckChild1Type, MVT::v4f32,
/*44751*/       OPC_RecordChild2, // #1 = $Vm
/*44752*/       OPC_CheckChild2Type, MVT::v4f32,
/*44754*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44756*/       OPC_EmitInteger, MVT::i32, 14, 
/*44759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 42:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44774*/   /*Scope*/ 34|128,1/*162*/, /*->44938*/
/*44776*/     OPC_CheckInteger, 43, 
/*44778*/     OPC_MoveParent,
/*44779*/     OPC_RecordChild1, // #0 = $Vn
/*44780*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44807
/*44783*/       OPC_CheckChild1Type, MVT::v4i16,
/*44785*/       OPC_RecordChild2, // #1 = $Vm
/*44786*/       OPC_CheckChild2Type, MVT::v4i16,
/*44788*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44790*/       OPC_EmitInteger, MVT::i32, 14, 
/*44793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44833
/*44809*/       OPC_CheckChild1Type, MVT::v2i32,
/*44811*/       OPC_RecordChild2, // #1 = $Vm
/*44812*/       OPC_CheckChild2Type, MVT::v2i32,
/*44814*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44816*/       OPC_EmitInteger, MVT::i32, 14, 
/*44819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44859
/*44835*/       OPC_CheckChild1Type, MVT::v8i16,
/*44837*/       OPC_RecordChild2, // #1 = $Vm
/*44838*/       OPC_CheckChild2Type, MVT::v8i16,
/*44840*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44842*/       OPC_EmitInteger, MVT::i32, 14, 
/*44845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 43:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44885
/*44861*/       OPC_CheckChild1Type, MVT::v4i32,
/*44863*/       OPC_RecordChild2, // #1 = $Vm
/*44864*/       OPC_CheckChild2Type, MVT::v4i32,
/*44866*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44868*/       OPC_EmitInteger, MVT::i32, 14, 
/*44871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44911
/*44887*/       OPC_CheckChild1Type, MVT::v8i8,
/*44889*/       OPC_RecordChild2, // #1 = $Vm
/*44890*/       OPC_CheckChild2Type, MVT::v8i8,
/*44892*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44894*/       OPC_EmitInteger, MVT::i32, 14, 
/*44897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44937
/*44913*/       OPC_CheckChild1Type, MVT::v16i8,
/*44915*/       OPC_RecordChild2, // #1 = $Vm
/*44916*/       OPC_CheckChild2Type, MVT::v16i8,
/*44918*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44920*/       OPC_EmitInteger, MVT::i32, 14, 
/*44923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 43:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44938*/   /*Scope*/ 86|128,1/*214*/, /*->45154*/
/*44940*/     OPC_CheckInteger, 44, 
/*44942*/     OPC_MoveParent,
/*44943*/     OPC_RecordChild1, // #0 = $Vn
/*44944*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44971
/*44947*/       OPC_CheckChild1Type, MVT::v4i16,
/*44949*/       OPC_RecordChild2, // #1 = $Vm
/*44950*/       OPC_CheckChild2Type, MVT::v4i16,
/*44952*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44954*/       OPC_EmitInteger, MVT::i32, 14, 
/*44957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44997
/*44973*/       OPC_CheckChild1Type, MVT::v2i32,
/*44975*/       OPC_RecordChild2, // #1 = $Vm
/*44976*/       OPC_CheckChild2Type, MVT::v2i32,
/*44978*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44980*/       OPC_EmitInteger, MVT::i32, 14, 
/*44983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45023
/*44999*/       OPC_CheckChild1Type, MVT::v8i16,
/*45001*/       OPC_RecordChild2, // #1 = $Vm
/*45002*/       OPC_CheckChild2Type, MVT::v8i16,
/*45004*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45006*/       OPC_EmitInteger, MVT::i32, 14, 
/*45009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 44:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45049
/*45025*/       OPC_CheckChild1Type, MVT::v4i32,
/*45027*/       OPC_RecordChild2, // #1 = $Vm
/*45028*/       OPC_CheckChild2Type, MVT::v4i32,
/*45030*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45032*/       OPC_EmitInteger, MVT::i32, 14, 
/*45035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45075
/*45051*/       OPC_CheckChild1Type, MVT::v8i8,
/*45053*/       OPC_RecordChild2, // #1 = $Vm
/*45054*/       OPC_CheckChild2Type, MVT::v8i8,
/*45056*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45058*/       OPC_EmitInteger, MVT::i32, 14, 
/*45061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45101
/*45077*/       OPC_CheckChild1Type, MVT::v16i8,
/*45079*/       OPC_RecordChild2, // #1 = $Vm
/*45080*/       OPC_CheckChild2Type, MVT::v16i8,
/*45082*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45084*/       OPC_EmitInteger, MVT::i32, 14, 
/*45087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 44:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45127
/*45103*/       OPC_CheckChild1Type, MVT::v2f32,
/*45105*/       OPC_RecordChild2, // #1 = $Vm
/*45106*/       OPC_CheckChild2Type, MVT::v2f32,
/*45108*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45110*/       OPC_EmitInteger, MVT::i32, 14, 
/*45113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 44:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45153
/*45129*/       OPC_CheckChild1Type, MVT::v4f32,
/*45131*/       OPC_RecordChild2, // #1 = $Vm
/*45132*/       OPC_CheckChild2Type, MVT::v4f32,
/*45134*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45136*/       OPC_EmitInteger, MVT::i32, 14, 
/*45139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 44:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*45154*/   /*Scope*/ 34|128,1/*162*/, /*->45318*/
/*45156*/     OPC_CheckInteger, 45, 
/*45158*/     OPC_MoveParent,
/*45159*/     OPC_RecordChild1, // #0 = $Vn
/*45160*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45187
/*45163*/       OPC_CheckChild1Type, MVT::v4i16,
/*45165*/       OPC_RecordChild2, // #1 = $Vm
/*45166*/       OPC_CheckChild2Type, MVT::v4i16,
/*45168*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45170*/       OPC_EmitInteger, MVT::i32, 14, 
/*45173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45213
/*45189*/       OPC_CheckChild1Type, MVT::v2i32,
/*45191*/       OPC_RecordChild2, // #1 = $Vm
/*45192*/       OPC_CheckChild2Type, MVT::v2i32,
/*45194*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45196*/       OPC_EmitInteger, MVT::i32, 14, 
/*45199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45239
/*45215*/       OPC_CheckChild1Type, MVT::v8i16,
/*45217*/       OPC_RecordChild2, // #1 = $Vm
/*45218*/       OPC_CheckChild2Type, MVT::v8i16,
/*45220*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45222*/       OPC_EmitInteger, MVT::i32, 14, 
/*45225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 45:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45265
/*45241*/       OPC_CheckChild1Type, MVT::v4i32,
/*45243*/       OPC_RecordChild2, // #1 = $Vm
/*45244*/       OPC_CheckChild2Type, MVT::v4i32,
/*45246*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45248*/       OPC_EmitInteger, MVT::i32, 14, 
/*45251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 45:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45291
/*45267*/       OPC_CheckChild1Type, MVT::v8i8,
/*45269*/       OPC_RecordChild2, // #1 = $Vm
/*45270*/       OPC_CheckChild2Type, MVT::v8i8,
/*45272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45274*/       OPC_EmitInteger, MVT::i32, 14, 
/*45277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45317
/*45293*/       OPC_CheckChild1Type, MVT::v16i8,
/*45295*/       OPC_RecordChild2, // #1 = $Vm
/*45296*/       OPC_CheckChild2Type, MVT::v16i8,
/*45298*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45300*/       OPC_EmitInteger, MVT::i32, 14, 
/*45303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 45:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45318*/   /*Scope*/ 110, /*->45429*/
/*45319*/     OPC_CheckInteger, 52, 
/*45321*/     OPC_MoveParent,
/*45322*/     OPC_RecordChild1, // #0 = $Vn
/*45323*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->45350
/*45326*/       OPC_CheckChild1Type, MVT::v8i8,
/*45328*/       OPC_RecordChild2, // #1 = $Vm
/*45329*/       OPC_CheckChild2Type, MVT::v8i8,
/*45331*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45333*/       OPC_EmitInteger, MVT::i32, 14, 
/*45336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 52:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45376
/*45352*/       OPC_CheckChild1Type, MVT::v4i16,
/*45354*/       OPC_RecordChild2, // #1 = $Vm
/*45355*/       OPC_CheckChild2Type, MVT::v4i16,
/*45357*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45359*/       OPC_EmitInteger, MVT::i32, 14, 
/*45362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45402
/*45378*/       OPC_CheckChild1Type, MVT::v2i32,
/*45380*/       OPC_RecordChild2, // #1 = $Vm
/*45381*/       OPC_CheckChild2Type, MVT::v2i32,
/*45383*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45385*/       OPC_EmitInteger, MVT::i32, 14, 
/*45388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45428
/*45404*/       OPC_CheckChild1Type, MVT::v2f32,
/*45406*/       OPC_RecordChild2, // #1 = $Vm
/*45407*/       OPC_CheckChild2Type, MVT::v2f32,
/*45409*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45411*/       OPC_EmitInteger, MVT::i32, 14, 
/*45414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 52:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*45429*/   /*Scope*/ 10|128,1/*138*/, /*->45569*/
/*45431*/     OPC_CheckInteger, 53, 
/*45433*/     OPC_MoveParent,
/*45434*/     OPC_RecordChild1, // #0 = $Vm
/*45435*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->45458
/*45438*/       OPC_CheckChild1Type, MVT::v8i8,
/*45440*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45442*/       OPC_EmitInteger, MVT::i32, 14, 
/*45445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 53:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->45480
/*45460*/       OPC_CheckChild1Type, MVT::v4i16,
/*45462*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45464*/       OPC_EmitInteger, MVT::i32, 14, 
/*45467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 53:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->45502
/*45482*/       OPC_CheckChild1Type, MVT::v2i32,
/*45484*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45486*/       OPC_EmitInteger, MVT::i32, 14, 
/*45489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 53:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->45524
/*45504*/       OPC_CheckChild1Type, MVT::v16i8,
/*45506*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45508*/       OPC_EmitInteger, MVT::i32, 14, 
/*45511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 53:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->45546
/*45526*/       OPC_CheckChild1Type, MVT::v8i16,
/*45528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45530*/       OPC_EmitInteger, MVT::i32, 14, 
/*45533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 53:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->45568
/*45548*/       OPC_CheckChild1Type, MVT::v4i32,
/*45550*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45552*/       OPC_EmitInteger, MVT::i32, 14, 
/*45555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 53:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*45569*/   /*Scope*/ 10|128,1/*138*/, /*->45709*/
/*45571*/     OPC_CheckInteger, 54, 
/*45573*/     OPC_MoveParent,
/*45574*/     OPC_RecordChild1, // #0 = $Vm
/*45575*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->45598
/*45578*/       OPC_CheckChild1Type, MVT::v8i8,
/*45580*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45582*/       OPC_EmitInteger, MVT::i32, 14, 
/*45585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->45620
/*45600*/       OPC_CheckChild1Type, MVT::v4i16,
/*45602*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45604*/       OPC_EmitInteger, MVT::i32, 14, 
/*45607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->45642
/*45622*/       OPC_CheckChild1Type, MVT::v2i32,
/*45624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45626*/       OPC_EmitInteger, MVT::i32, 14, 
/*45629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 54:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->45664
/*45644*/       OPC_CheckChild1Type, MVT::v16i8,
/*45646*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45648*/       OPC_EmitInteger, MVT::i32, 14, 
/*45651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 54:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->45686
/*45666*/       OPC_CheckChild1Type, MVT::v8i16,
/*45668*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45670*/       OPC_EmitInteger, MVT::i32, 14, 
/*45673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 54:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->45708
/*45688*/       OPC_CheckChild1Type, MVT::v4i32,
/*45690*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45692*/       OPC_EmitInteger, MVT::i32, 14, 
/*45695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 54:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*45709*/   /*Scope*/ 34|128,1/*162*/, /*->45873*/
/*45711*/     OPC_CheckInteger, 50, 
/*45713*/     OPC_MoveParent,
/*45714*/     OPC_RecordChild1, // #0 = $src1
/*45715*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45742
/*45718*/       OPC_CheckChild1Type, MVT::v4i16,
/*45720*/       OPC_RecordChild2, // #1 = $Vm
/*45721*/       OPC_CheckChild2Type, MVT::v8i8,
/*45723*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45725*/       OPC_EmitInteger, MVT::i32, 14, 
/*45728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45768
/*45744*/       OPC_CheckChild1Type, MVT::v2i32,
/*45746*/       OPC_RecordChild2, // #1 = $Vm
/*45747*/       OPC_CheckChild2Type, MVT::v4i16,
/*45749*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45751*/       OPC_EmitInteger, MVT::i32, 14, 
/*45754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45794
/*45770*/       OPC_CheckChild1Type, MVT::v1i64,
/*45772*/       OPC_RecordChild2, // #1 = $Vm
/*45773*/       OPC_CheckChild2Type, MVT::v2i32,
/*45775*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45777*/       OPC_EmitInteger, MVT::i32, 14, 
/*45780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 50:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45820
/*45796*/       OPC_CheckChild1Type, MVT::v8i16,
/*45798*/       OPC_RecordChild2, // #1 = $Vm
/*45799*/       OPC_CheckChild2Type, MVT::v16i8,
/*45801*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45803*/       OPC_EmitInteger, MVT::i32, 14, 
/*45806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45846
/*45822*/       OPC_CheckChild1Type, MVT::v4i32,
/*45824*/       OPC_RecordChild2, // #1 = $Vm
/*45825*/       OPC_CheckChild2Type, MVT::v8i16,
/*45827*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45829*/       OPC_EmitInteger, MVT::i32, 14, 
/*45832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45872
/*45848*/       OPC_CheckChild1Type, MVT::v2i64,
/*45850*/       OPC_RecordChild2, // #1 = $Vm
/*45851*/       OPC_CheckChild2Type, MVT::v4i32,
/*45853*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45855*/       OPC_EmitInteger, MVT::i32, 14, 
/*45858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*45873*/   /*Scope*/ 34|128,1/*162*/, /*->46037*/
/*45875*/     OPC_CheckInteger, 51, 
/*45877*/     OPC_MoveParent,
/*45878*/     OPC_RecordChild1, // #0 = $src1
/*45879*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45906
/*45882*/       OPC_CheckChild1Type, MVT::v4i16,
/*45884*/       OPC_RecordChild2, // #1 = $Vm
/*45885*/       OPC_CheckChild2Type, MVT::v8i8,
/*45887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45889*/       OPC_EmitInteger, MVT::i32, 14, 
/*45892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45932
/*45908*/       OPC_CheckChild1Type, MVT::v2i32,
/*45910*/       OPC_RecordChild2, // #1 = $Vm
/*45911*/       OPC_CheckChild2Type, MVT::v4i16,
/*45913*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45915*/       OPC_EmitInteger, MVT::i32, 14, 
/*45918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45958
/*45934*/       OPC_CheckChild1Type, MVT::v1i64,
/*45936*/       OPC_RecordChild2, // #1 = $Vm
/*45937*/       OPC_CheckChild2Type, MVT::v2i32,
/*45939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45941*/       OPC_EmitInteger, MVT::i32, 14, 
/*45944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 51:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45984
/*45960*/       OPC_CheckChild1Type, MVT::v8i16,
/*45962*/       OPC_RecordChild2, // #1 = $Vm
/*45963*/       OPC_CheckChild2Type, MVT::v16i8,
/*45965*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45967*/       OPC_EmitInteger, MVT::i32, 14, 
/*45970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 51:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46010
/*45986*/       OPC_CheckChild1Type, MVT::v4i32,
/*45988*/       OPC_RecordChild2, // #1 = $Vm
/*45989*/       OPC_CheckChild2Type, MVT::v8i16,
/*45991*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45993*/       OPC_EmitInteger, MVT::i32, 14, 
/*45996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46036
/*46012*/       OPC_CheckChild1Type, MVT::v2i64,
/*46014*/       OPC_RecordChild2, // #1 = $Vm
/*46015*/       OPC_CheckChild2Type, MVT::v4i32,
/*46017*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46019*/       OPC_EmitInteger, MVT::i32, 14, 
/*46022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46037*/   /*Scope*/ 110, /*->46148*/
/*46038*/     OPC_CheckInteger, 55, 
/*46040*/     OPC_MoveParent,
/*46041*/     OPC_RecordChild1, // #0 = $Vn
/*46042*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46069
/*46045*/       OPC_CheckChild1Type, MVT::v8i8,
/*46047*/       OPC_RecordChild2, // #1 = $Vm
/*46048*/       OPC_CheckChild2Type, MVT::v8i8,
/*46050*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46052*/       OPC_EmitInteger, MVT::i32, 14, 
/*46055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46095
/*46071*/       OPC_CheckChild1Type, MVT::v4i16,
/*46073*/       OPC_RecordChild2, // #1 = $Vm
/*46074*/       OPC_CheckChild2Type, MVT::v4i16,
/*46076*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46078*/       OPC_EmitInteger, MVT::i32, 14, 
/*46081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46121
/*46097*/       OPC_CheckChild1Type, MVT::v2i32,
/*46099*/       OPC_RecordChild2, // #1 = $Vm
/*46100*/       OPC_CheckChild2Type, MVT::v2i32,
/*46102*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46104*/       OPC_EmitInteger, MVT::i32, 14, 
/*46107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46147
/*46123*/       OPC_CheckChild1Type, MVT::v2f32,
/*46125*/       OPC_RecordChild2, // #1 = $Vm
/*46126*/       OPC_CheckChild2Type, MVT::v2f32,
/*46128*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46130*/       OPC_EmitInteger, MVT::i32, 14, 
/*46133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 55:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46148*/   /*Scope*/ 84, /*->46233*/
/*46149*/     OPC_CheckInteger, 56, 
/*46151*/     OPC_MoveParent,
/*46152*/     OPC_RecordChild1, // #0 = $Vn
/*46153*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46180
/*46156*/       OPC_CheckChild1Type, MVT::v8i8,
/*46158*/       OPC_RecordChild2, // #1 = $Vm
/*46159*/       OPC_CheckChild2Type, MVT::v8i8,
/*46161*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46163*/       OPC_EmitInteger, MVT::i32, 14, 
/*46166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46206
/*46182*/       OPC_CheckChild1Type, MVT::v4i16,
/*46184*/       OPC_RecordChild2, // #1 = $Vm
/*46185*/       OPC_CheckChild2Type, MVT::v4i16,
/*46187*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46189*/       OPC_EmitInteger, MVT::i32, 14, 
/*46192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46232
/*46208*/       OPC_CheckChild1Type, MVT::v2i32,
/*46210*/       OPC_RecordChild2, // #1 = $Vm
/*46211*/       OPC_CheckChild2Type, MVT::v2i32,
/*46213*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46215*/       OPC_EmitInteger, MVT::i32, 14, 
/*46218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*46233*/   /*Scope*/ 110, /*->46344*/
/*46234*/     OPC_CheckInteger, 57, 
/*46236*/     OPC_MoveParent,
/*46237*/     OPC_RecordChild1, // #0 = $Vn
/*46238*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46265
/*46241*/       OPC_CheckChild1Type, MVT::v8i8,
/*46243*/       OPC_RecordChild2, // #1 = $Vm
/*46244*/       OPC_CheckChild2Type, MVT::v8i8,
/*46246*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46248*/       OPC_EmitInteger, MVT::i32, 14, 
/*46251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46291
/*46267*/       OPC_CheckChild1Type, MVT::v4i16,
/*46269*/       OPC_RecordChild2, // #1 = $Vm
/*46270*/       OPC_CheckChild2Type, MVT::v4i16,
/*46272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46274*/       OPC_EmitInteger, MVT::i32, 14, 
/*46277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46317
/*46293*/       OPC_CheckChild1Type, MVT::v2i32,
/*46295*/       OPC_RecordChild2, // #1 = $Vm
/*46296*/       OPC_CheckChild2Type, MVT::v2i32,
/*46298*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46300*/       OPC_EmitInteger, MVT::i32, 14, 
/*46303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46343
/*46319*/       OPC_CheckChild1Type, MVT::v2f32,
/*46321*/       OPC_RecordChild2, // #1 = $Vm
/*46322*/       OPC_CheckChild2Type, MVT::v2f32,
/*46324*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46326*/       OPC_EmitInteger, MVT::i32, 14, 
/*46329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 57:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46344*/   /*Scope*/ 84, /*->46429*/
/*46345*/     OPC_CheckInteger, 58, 
/*46347*/     OPC_MoveParent,
/*46348*/     OPC_RecordChild1, // #0 = $Vn
/*46349*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46376
/*46352*/       OPC_CheckChild1Type, MVT::v8i8,
/*46354*/       OPC_RecordChild2, // #1 = $Vm
/*46355*/       OPC_CheckChild2Type, MVT::v8i8,
/*46357*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46359*/       OPC_EmitInteger, MVT::i32, 14, 
/*46362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 58:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46402
/*46378*/       OPC_CheckChild1Type, MVT::v4i16,
/*46380*/       OPC_RecordChild2, // #1 = $Vm
/*46381*/       OPC_CheckChild2Type, MVT::v4i16,
/*46383*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46385*/       OPC_EmitInteger, MVT::i32, 14, 
/*46388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46428
/*46404*/       OPC_CheckChild1Type, MVT::v2i32,
/*46406*/       OPC_RecordChild2, // #1 = $Vm
/*46407*/       OPC_CheckChild2Type, MVT::v2i32,
/*46409*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46411*/       OPC_EmitInteger, MVT::i32, 14, 
/*46414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*46429*/   /*Scope*/ 94, /*->46524*/
/*46430*/     OPC_CheckInteger, 85, 
/*46432*/     OPC_MoveParent,
/*46433*/     OPC_RecordChild1, // #0 = $Vm
/*46434*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->46457
/*46437*/       OPC_CheckChild1Type, MVT::v2i32,
/*46439*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46441*/       OPC_EmitInteger, MVT::i32, 14, 
/*46444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 85:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46479
/*46459*/       OPC_CheckChild1Type, MVT::v4i32,
/*46461*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46463*/       OPC_EmitInteger, MVT::i32, 14, 
/*46466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 85:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->46501
/*46481*/       OPC_CheckChild1Type, MVT::v2f32,
/*46483*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46485*/       OPC_EmitInteger, MVT::i32, 14, 
/*46488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 85:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->46523
/*46503*/       OPC_CheckChild1Type, MVT::v4f32,
/*46505*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46507*/       OPC_EmitInteger, MVT::i32, 14, 
/*46510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 85:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46524*/   /*Scope*/ 94, /*->46619*/
/*46525*/     OPC_CheckInteger, 92, 
/*46527*/     OPC_MoveParent,
/*46528*/     OPC_RecordChild1, // #0 = $Vm
/*46529*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->46552
/*46532*/       OPC_CheckChild1Type, MVT::v2i32,
/*46534*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46536*/       OPC_EmitInteger, MVT::i32, 14, 
/*46539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 92:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46574
/*46554*/       OPC_CheckChild1Type, MVT::v4i32,
/*46556*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46558*/       OPC_EmitInteger, MVT::i32, 14, 
/*46561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 92:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->46596
/*46576*/       OPC_CheckChild1Type, MVT::v2f32,
/*46578*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46580*/       OPC_EmitInteger, MVT::i32, 14, 
/*46583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 92:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->46618
/*46598*/       OPC_CheckChild1Type, MVT::v4f32,
/*46600*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46602*/       OPC_EmitInteger, MVT::i32, 14, 
/*46605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 92:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46619*/   /*Scope*/ 86|128,1/*214*/, /*->46835*/
/*46621*/     OPC_CheckInteger, 99, 
/*46623*/     OPC_MoveParent,
/*46624*/     OPC_RecordChild1, // #0 = $Vm
/*46625*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46652
/*46628*/       OPC_CheckChild1Type, MVT::v4i16,
/*46630*/       OPC_RecordChild2, // #1 = $Vn
/*46631*/       OPC_CheckChild2Type, MVT::v4i16,
/*46633*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46635*/       OPC_EmitInteger, MVT::i32, 14, 
/*46638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 99:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46678
/*46654*/       OPC_CheckChild1Type, MVT::v2i32,
/*46656*/       OPC_RecordChild2, // #1 = $Vn
/*46657*/       OPC_CheckChild2Type, MVT::v2i32,
/*46659*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46661*/       OPC_EmitInteger, MVT::i32, 14, 
/*46664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 99:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46704
/*46680*/       OPC_CheckChild1Type, MVT::v8i16,
/*46682*/       OPC_RecordChild2, // #1 = $Vn
/*46683*/       OPC_CheckChild2Type, MVT::v8i16,
/*46685*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46687*/       OPC_EmitInteger, MVT::i32, 14, 
/*46690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 99:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46730
/*46706*/       OPC_CheckChild1Type, MVT::v4i32,
/*46708*/       OPC_RecordChild2, // #1 = $Vn
/*46709*/       OPC_CheckChild2Type, MVT::v4i32,
/*46711*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46713*/       OPC_EmitInteger, MVT::i32, 14, 
/*46716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 99:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46756
/*46732*/       OPC_CheckChild1Type, MVT::v8i8,
/*46734*/       OPC_RecordChild2, // #1 = $Vn
/*46735*/       OPC_CheckChild2Type, MVT::v8i8,
/*46737*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46739*/       OPC_EmitInteger, MVT::i32, 14, 
/*46742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46782
/*46758*/       OPC_CheckChild1Type, MVT::v16i8,
/*46760*/       OPC_RecordChild2, // #1 = $Vn
/*46761*/       OPC_CheckChild2Type, MVT::v16i8,
/*46763*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46765*/       OPC_EmitInteger, MVT::i32, 14, 
/*46768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 99:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46808
/*46784*/       OPC_CheckChild1Type, MVT::v1i64,
/*46786*/       OPC_RecordChild2, // #1 = $Vn
/*46787*/       OPC_CheckChild2Type, MVT::v1i64,
/*46789*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46791*/       OPC_EmitInteger, MVT::i32, 14, 
/*46794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 99:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46834
/*46810*/       OPC_CheckChild1Type, MVT::v2i64,
/*46812*/       OPC_RecordChild2, // #1 = $Vn
/*46813*/       OPC_CheckChild2Type, MVT::v2i64,
/*46815*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46817*/       OPC_EmitInteger, MVT::i32, 14, 
/*46820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 99:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*46835*/   /*Scope*/ 86|128,1/*214*/, /*->47051*/
/*46837*/     OPC_CheckInteger, 100, 
/*46839*/     OPC_MoveParent,
/*46840*/     OPC_RecordChild1, // #0 = $Vm
/*46841*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46868
/*46844*/       OPC_CheckChild1Type, MVT::v4i16,
/*46846*/       OPC_RecordChild2, // #1 = $Vn
/*46847*/       OPC_CheckChild2Type, MVT::v4i16,
/*46849*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46851*/       OPC_EmitInteger, MVT::i32, 14, 
/*46854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 100:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46894
/*46870*/       OPC_CheckChild1Type, MVT::v2i32,
/*46872*/       OPC_RecordChild2, // #1 = $Vn
/*46873*/       OPC_CheckChild2Type, MVT::v2i32,
/*46875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46877*/       OPC_EmitInteger, MVT::i32, 14, 
/*46880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 100:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46920
/*46896*/       OPC_CheckChild1Type, MVT::v8i16,
/*46898*/       OPC_RecordChild2, // #1 = $Vn
/*46899*/       OPC_CheckChild2Type, MVT::v8i16,
/*46901*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46903*/       OPC_EmitInteger, MVT::i32, 14, 
/*46906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 100:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46946
/*46922*/       OPC_CheckChild1Type, MVT::v4i32,
/*46924*/       OPC_RecordChild2, // #1 = $Vn
/*46925*/       OPC_CheckChild2Type, MVT::v4i32,
/*46927*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46929*/       OPC_EmitInteger, MVT::i32, 14, 
/*46932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 100:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46972
/*46948*/       OPC_CheckChild1Type, MVT::v8i8,
/*46950*/       OPC_RecordChild2, // #1 = $Vn
/*46951*/       OPC_CheckChild2Type, MVT::v8i8,
/*46953*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46955*/       OPC_EmitInteger, MVT::i32, 14, 
/*46958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 100:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46998
/*46974*/       OPC_CheckChild1Type, MVT::v16i8,
/*46976*/       OPC_RecordChild2, // #1 = $Vn
/*46977*/       OPC_CheckChild2Type, MVT::v16i8,
/*46979*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46981*/       OPC_EmitInteger, MVT::i32, 14, 
/*46984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 100:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47024
/*47000*/       OPC_CheckChild1Type, MVT::v1i64,
/*47002*/       OPC_RecordChild2, // #1 = $Vn
/*47003*/       OPC_CheckChild2Type, MVT::v1i64,
/*47005*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47007*/       OPC_EmitInteger, MVT::i32, 14, 
/*47010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 100:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47050
/*47026*/       OPC_CheckChild1Type, MVT::v2i64,
/*47028*/       OPC_RecordChild2, // #1 = $Vn
/*47029*/       OPC_CheckChild2Type, MVT::v2i64,
/*47031*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47033*/       OPC_EmitInteger, MVT::i32, 14, 
/*47036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 100:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47051*/   /*Scope*/ 86|128,1/*214*/, /*->47267*/
/*47053*/     OPC_CheckInteger, 90, 
/*47055*/     OPC_MoveParent,
/*47056*/     OPC_RecordChild1, // #0 = $Vm
/*47057*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47084
/*47060*/       OPC_CheckChild1Type, MVT::v4i16,
/*47062*/       OPC_RecordChild2, // #1 = $Vn
/*47063*/       OPC_CheckChild2Type, MVT::v4i16,
/*47065*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47067*/       OPC_EmitInteger, MVT::i32, 14, 
/*47070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 90:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47110
/*47086*/       OPC_CheckChild1Type, MVT::v2i32,
/*47088*/       OPC_RecordChild2, // #1 = $Vn
/*47089*/       OPC_CheckChild2Type, MVT::v2i32,
/*47091*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47093*/       OPC_EmitInteger, MVT::i32, 14, 
/*47096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 90:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47136
/*47112*/       OPC_CheckChild1Type, MVT::v8i16,
/*47114*/       OPC_RecordChild2, // #1 = $Vn
/*47115*/       OPC_CheckChild2Type, MVT::v8i16,
/*47117*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47119*/       OPC_EmitInteger, MVT::i32, 14, 
/*47122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 90:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47162
/*47138*/       OPC_CheckChild1Type, MVT::v4i32,
/*47140*/       OPC_RecordChild2, // #1 = $Vn
/*47141*/       OPC_CheckChild2Type, MVT::v4i32,
/*47143*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47145*/       OPC_EmitInteger, MVT::i32, 14, 
/*47148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 90:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47188
/*47164*/       OPC_CheckChild1Type, MVT::v8i8,
/*47166*/       OPC_RecordChild2, // #1 = $Vn
/*47167*/       OPC_CheckChild2Type, MVT::v8i8,
/*47169*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47171*/       OPC_EmitInteger, MVT::i32, 14, 
/*47174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 90:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47214
/*47190*/       OPC_CheckChild1Type, MVT::v16i8,
/*47192*/       OPC_RecordChild2, // #1 = $Vn
/*47193*/       OPC_CheckChild2Type, MVT::v16i8,
/*47195*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47197*/       OPC_EmitInteger, MVT::i32, 14, 
/*47200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 90:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47240
/*47216*/       OPC_CheckChild1Type, MVT::v1i64,
/*47218*/       OPC_RecordChild2, // #1 = $Vn
/*47219*/       OPC_CheckChild2Type, MVT::v1i64,
/*47221*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47223*/       OPC_EmitInteger, MVT::i32, 14, 
/*47226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 90:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47266
/*47242*/       OPC_CheckChild1Type, MVT::v2i64,
/*47244*/       OPC_RecordChild2, // #1 = $Vn
/*47245*/       OPC_CheckChild2Type, MVT::v2i64,
/*47247*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47249*/       OPC_EmitInteger, MVT::i32, 14, 
/*47252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 90:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47267*/   /*Scope*/ 86|128,1/*214*/, /*->47483*/
/*47269*/     OPC_CheckInteger, 91, 
/*47271*/     OPC_MoveParent,
/*47272*/     OPC_RecordChild1, // #0 = $Vm
/*47273*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47300
/*47276*/       OPC_CheckChild1Type, MVT::v4i16,
/*47278*/       OPC_RecordChild2, // #1 = $Vn
/*47279*/       OPC_CheckChild2Type, MVT::v4i16,
/*47281*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47283*/       OPC_EmitInteger, MVT::i32, 14, 
/*47286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 91:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47326
/*47302*/       OPC_CheckChild1Type, MVT::v2i32,
/*47304*/       OPC_RecordChild2, // #1 = $Vn
/*47305*/       OPC_CheckChild2Type, MVT::v2i32,
/*47307*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47309*/       OPC_EmitInteger, MVT::i32, 14, 
/*47312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 91:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47352
/*47328*/       OPC_CheckChild1Type, MVT::v8i16,
/*47330*/       OPC_RecordChild2, // #1 = $Vn
/*47331*/       OPC_CheckChild2Type, MVT::v8i16,
/*47333*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47335*/       OPC_EmitInteger, MVT::i32, 14, 
/*47338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 91:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47378
/*47354*/       OPC_CheckChild1Type, MVT::v4i32,
/*47356*/       OPC_RecordChild2, // #1 = $Vn
/*47357*/       OPC_CheckChild2Type, MVT::v4i32,
/*47359*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47361*/       OPC_EmitInteger, MVT::i32, 14, 
/*47364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 91:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47404
/*47380*/       OPC_CheckChild1Type, MVT::v8i8,
/*47382*/       OPC_RecordChild2, // #1 = $Vn
/*47383*/       OPC_CheckChild2Type, MVT::v8i8,
/*47385*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47387*/       OPC_EmitInteger, MVT::i32, 14, 
/*47390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 91:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47430
/*47406*/       OPC_CheckChild1Type, MVT::v16i8,
/*47408*/       OPC_RecordChild2, // #1 = $Vn
/*47409*/       OPC_CheckChild2Type, MVT::v16i8,
/*47411*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47413*/       OPC_EmitInteger, MVT::i32, 14, 
/*47416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 91:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47456
/*47432*/       OPC_CheckChild1Type, MVT::v1i64,
/*47434*/       OPC_RecordChild2, // #1 = $Vn
/*47435*/       OPC_CheckChild2Type, MVT::v1i64,
/*47437*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47439*/       OPC_EmitInteger, MVT::i32, 14, 
/*47442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 91:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47482
/*47458*/       OPC_CheckChild1Type, MVT::v2i64,
/*47460*/       OPC_RecordChild2, // #1 = $Vn
/*47461*/       OPC_CheckChild2Type, MVT::v2i64,
/*47463*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47465*/       OPC_EmitInteger, MVT::i32, 14, 
/*47468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 91:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47483*/   /*Scope*/ 86|128,1/*214*/, /*->47699*/
/*47485*/     OPC_CheckInteger, 79, 
/*47487*/     OPC_MoveParent,
/*47488*/     OPC_RecordChild1, // #0 = $Vm
/*47489*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47516
/*47492*/       OPC_CheckChild1Type, MVT::v4i16,
/*47494*/       OPC_RecordChild2, // #1 = $Vn
/*47495*/       OPC_CheckChild2Type, MVT::v4i16,
/*47497*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47499*/       OPC_EmitInteger, MVT::i32, 14, 
/*47502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47542
/*47518*/       OPC_CheckChild1Type, MVT::v2i32,
/*47520*/       OPC_RecordChild2, // #1 = $Vn
/*47521*/       OPC_CheckChild2Type, MVT::v2i32,
/*47523*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47525*/       OPC_EmitInteger, MVT::i32, 14, 
/*47528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47568
/*47544*/       OPC_CheckChild1Type, MVT::v8i16,
/*47546*/       OPC_RecordChild2, // #1 = $Vn
/*47547*/       OPC_CheckChild2Type, MVT::v8i16,
/*47549*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47551*/       OPC_EmitInteger, MVT::i32, 14, 
/*47554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47594
/*47570*/       OPC_CheckChild1Type, MVT::v4i32,
/*47572*/       OPC_RecordChild2, // #1 = $Vn
/*47573*/       OPC_CheckChild2Type, MVT::v4i32,
/*47575*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47577*/       OPC_EmitInteger, MVT::i32, 14, 
/*47580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47620
/*47596*/       OPC_CheckChild1Type, MVT::v8i8,
/*47598*/       OPC_RecordChild2, // #1 = $Vn
/*47599*/       OPC_CheckChild2Type, MVT::v8i8,
/*47601*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47603*/       OPC_EmitInteger, MVT::i32, 14, 
/*47606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47646
/*47622*/       OPC_CheckChild1Type, MVT::v16i8,
/*47624*/       OPC_RecordChild2, // #1 = $Vn
/*47625*/       OPC_CheckChild2Type, MVT::v16i8,
/*47627*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47629*/       OPC_EmitInteger, MVT::i32, 14, 
/*47632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47672
/*47648*/       OPC_CheckChild1Type, MVT::v1i64,
/*47650*/       OPC_RecordChild2, // #1 = $Vn
/*47651*/       OPC_CheckChild2Type, MVT::v1i64,
/*47653*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47655*/       OPC_EmitInteger, MVT::i32, 14, 
/*47658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47698
/*47674*/       OPC_CheckChild1Type, MVT::v2i64,
/*47676*/       OPC_RecordChild2, // #1 = $Vn
/*47677*/       OPC_CheckChild2Type, MVT::v2i64,
/*47679*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47681*/       OPC_EmitInteger, MVT::i32, 14, 
/*47684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47699*/   /*Scope*/ 86|128,1/*214*/, /*->47915*/
/*47701*/     OPC_CheckInteger, 81, 
/*47703*/     OPC_MoveParent,
/*47704*/     OPC_RecordChild1, // #0 = $Vm
/*47705*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47732
/*47708*/       OPC_CheckChild1Type, MVT::v4i16,
/*47710*/       OPC_RecordChild2, // #1 = $Vn
/*47711*/       OPC_CheckChild2Type, MVT::v4i16,
/*47713*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47715*/       OPC_EmitInteger, MVT::i32, 14, 
/*47718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 81:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47758
/*47734*/       OPC_CheckChild1Type, MVT::v2i32,
/*47736*/       OPC_RecordChild2, // #1 = $Vn
/*47737*/       OPC_CheckChild2Type, MVT::v2i32,
/*47739*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47741*/       OPC_EmitInteger, MVT::i32, 14, 
/*47744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 81:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47784
/*47760*/       OPC_CheckChild1Type, MVT::v8i16,
/*47762*/       OPC_RecordChild2, // #1 = $Vn
/*47763*/       OPC_CheckChild2Type, MVT::v8i16,
/*47765*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47767*/       OPC_EmitInteger, MVT::i32, 14, 
/*47770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 81:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47810
/*47786*/       OPC_CheckChild1Type, MVT::v4i32,
/*47788*/       OPC_RecordChild2, // #1 = $Vn
/*47789*/       OPC_CheckChild2Type, MVT::v4i32,
/*47791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47793*/       OPC_EmitInteger, MVT::i32, 14, 
/*47796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47836
/*47812*/       OPC_CheckChild1Type, MVT::v8i8,
/*47814*/       OPC_RecordChild2, // #1 = $Vn
/*47815*/       OPC_CheckChild2Type, MVT::v8i8,
/*47817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47819*/       OPC_EmitInteger, MVT::i32, 14, 
/*47822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 81:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47862
/*47838*/       OPC_CheckChild1Type, MVT::v16i8,
/*47840*/       OPC_RecordChild2, // #1 = $Vn
/*47841*/       OPC_CheckChild2Type, MVT::v16i8,
/*47843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47845*/       OPC_EmitInteger, MVT::i32, 14, 
/*47848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 81:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47888
/*47864*/       OPC_CheckChild1Type, MVT::v1i64,
/*47866*/       OPC_RecordChild2, // #1 = $Vn
/*47867*/       OPC_CheckChild2Type, MVT::v1i64,
/*47869*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47871*/       OPC_EmitInteger, MVT::i32, 14, 
/*47874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 81:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47914
/*47890*/       OPC_CheckChild1Type, MVT::v2i64,
/*47892*/       OPC_RecordChild2, // #1 = $Vn
/*47893*/       OPC_CheckChild2Type, MVT::v2i64,
/*47895*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47897*/       OPC_EmitInteger, MVT::i32, 14, 
/*47900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47915*/   /*Scope*/ 86|128,1/*214*/, /*->48131*/
/*47917*/     OPC_CheckInteger, 74, 
/*47919*/     OPC_MoveParent,
/*47920*/     OPC_RecordChild1, // #0 = $Vm
/*47921*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47948
/*47924*/       OPC_CheckChild1Type, MVT::v4i16,
/*47926*/       OPC_RecordChild2, // #1 = $Vn
/*47927*/       OPC_CheckChild2Type, MVT::v4i16,
/*47929*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47931*/       OPC_EmitInteger, MVT::i32, 14, 
/*47934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47974
/*47950*/       OPC_CheckChild1Type, MVT::v2i32,
/*47952*/       OPC_RecordChild2, // #1 = $Vn
/*47953*/       OPC_CheckChild2Type, MVT::v2i32,
/*47955*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47957*/       OPC_EmitInteger, MVT::i32, 14, 
/*47960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48000
/*47976*/       OPC_CheckChild1Type, MVT::v8i16,
/*47978*/       OPC_RecordChild2, // #1 = $Vn
/*47979*/       OPC_CheckChild2Type, MVT::v8i16,
/*47981*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47983*/       OPC_EmitInteger, MVT::i32, 14, 
/*47986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 74:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48026
/*48002*/       OPC_CheckChild1Type, MVT::v4i32,
/*48004*/       OPC_RecordChild2, // #1 = $Vn
/*48005*/       OPC_CheckChild2Type, MVT::v4i32,
/*48007*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48009*/       OPC_EmitInteger, MVT::i32, 14, 
/*48012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 74:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48052
/*48028*/       OPC_CheckChild1Type, MVT::v8i8,
/*48030*/       OPC_RecordChild2, // #1 = $Vn
/*48031*/       OPC_CheckChild2Type, MVT::v8i8,
/*48033*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48035*/       OPC_EmitInteger, MVT::i32, 14, 
/*48038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48078
/*48054*/       OPC_CheckChild1Type, MVT::v16i8,
/*48056*/       OPC_RecordChild2, // #1 = $Vn
/*48057*/       OPC_CheckChild2Type, MVT::v16i8,
/*48059*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48061*/       OPC_EmitInteger, MVT::i32, 14, 
/*48064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 74:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48104
/*48080*/       OPC_CheckChild1Type, MVT::v1i64,
/*48082*/       OPC_RecordChild2, // #1 = $Vn
/*48083*/       OPC_CheckChild2Type, MVT::v1i64,
/*48085*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48087*/       OPC_EmitInteger, MVT::i32, 14, 
/*48090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 74:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48130
/*48106*/       OPC_CheckChild1Type, MVT::v2i64,
/*48108*/       OPC_RecordChild2, // #1 = $Vn
/*48109*/       OPC_CheckChild2Type, MVT::v2i64,
/*48111*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48113*/       OPC_EmitInteger, MVT::i32, 14, 
/*48116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 74:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48131*/   /*Scope*/ 86|128,1/*214*/, /*->48347*/
/*48133*/     OPC_CheckInteger, 75, 
/*48135*/     OPC_MoveParent,
/*48136*/     OPC_RecordChild1, // #0 = $Vm
/*48137*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48164
/*48140*/       OPC_CheckChild1Type, MVT::v4i16,
/*48142*/       OPC_RecordChild2, // #1 = $Vn
/*48143*/       OPC_CheckChild2Type, MVT::v4i16,
/*48145*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48147*/       OPC_EmitInteger, MVT::i32, 14, 
/*48150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48190
/*48166*/       OPC_CheckChild1Type, MVT::v2i32,
/*48168*/       OPC_RecordChild2, // #1 = $Vn
/*48169*/       OPC_CheckChild2Type, MVT::v2i32,
/*48171*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48173*/       OPC_EmitInteger, MVT::i32, 14, 
/*48176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48216
/*48192*/       OPC_CheckChild1Type, MVT::v8i16,
/*48194*/       OPC_RecordChild2, // #1 = $Vn
/*48195*/       OPC_CheckChild2Type, MVT::v8i16,
/*48197*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48199*/       OPC_EmitInteger, MVT::i32, 14, 
/*48202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 75:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48242
/*48218*/       OPC_CheckChild1Type, MVT::v4i32,
/*48220*/       OPC_RecordChild2, // #1 = $Vn
/*48221*/       OPC_CheckChild2Type, MVT::v4i32,
/*48223*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48225*/       OPC_EmitInteger, MVT::i32, 14, 
/*48228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 75:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48268
/*48244*/       OPC_CheckChild1Type, MVT::v8i8,
/*48246*/       OPC_RecordChild2, // #1 = $Vn
/*48247*/       OPC_CheckChild2Type, MVT::v8i8,
/*48249*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48251*/       OPC_EmitInteger, MVT::i32, 14, 
/*48254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48294
/*48270*/       OPC_CheckChild1Type, MVT::v16i8,
/*48272*/       OPC_RecordChild2, // #1 = $Vn
/*48273*/       OPC_CheckChild2Type, MVT::v16i8,
/*48275*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48277*/       OPC_EmitInteger, MVT::i32, 14, 
/*48280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 75:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48320
/*48296*/       OPC_CheckChild1Type, MVT::v1i64,
/*48298*/       OPC_RecordChild2, // #1 = $Vn
/*48299*/       OPC_CheckChild2Type, MVT::v1i64,
/*48301*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48303*/       OPC_EmitInteger, MVT::i32, 14, 
/*48306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 75:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48346
/*48322*/       OPC_CheckChild1Type, MVT::v2i64,
/*48324*/       OPC_RecordChild2, // #1 = $Vn
/*48325*/       OPC_CheckChild2Type, MVT::v2i64,
/*48327*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48329*/       OPC_EmitInteger, MVT::i32, 14, 
/*48332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 75:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48347*/   /*Scope*/ 54|128,1/*182*/, /*->48531*/
/*48349*/     OPC_CheckInteger, 15, 
/*48351*/     OPC_MoveParent,
/*48352*/     OPC_RecordChild1, // #0 = $Vm
/*48353*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->48376
/*48356*/       OPC_CheckChild1Type, MVT::v8i8,
/*48358*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48360*/       OPC_EmitInteger, MVT::i32, 14, 
/*48363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 15:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48398
/*48378*/       OPC_CheckChild1Type, MVT::v4i16,
/*48380*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48382*/       OPC_EmitInteger, MVT::i32, 14, 
/*48385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 15:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48420
/*48400*/       OPC_CheckChild1Type, MVT::v2i32,
/*48402*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48404*/       OPC_EmitInteger, MVT::i32, 14, 
/*48407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48442
/*48422*/       OPC_CheckChild1Type, MVT::v16i8,
/*48424*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48426*/       OPC_EmitInteger, MVT::i32, 14, 
/*48429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 15:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48464
/*48444*/       OPC_CheckChild1Type, MVT::v8i16,
/*48446*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48448*/       OPC_EmitInteger, MVT::i32, 14, 
/*48451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 15:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48486
/*48466*/       OPC_CheckChild1Type, MVT::v4i32,
/*48468*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48470*/       OPC_EmitInteger, MVT::i32, 14, 
/*48473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48508
/*48488*/       OPC_CheckChild1Type, MVT::v2f32,
/*48490*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48492*/       OPC_EmitInteger, MVT::i32, 14, 
/*48495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 15:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48530
/*48510*/       OPC_CheckChild1Type, MVT::v4f32,
/*48512*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48514*/       OPC_EmitInteger, MVT::i32, 14, 
/*48517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 15:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48531*/   /*Scope*/ 10|128,1/*138*/, /*->48671*/
/*48533*/     OPC_CheckInteger, 59, 
/*48535*/     OPC_MoveParent,
/*48536*/     OPC_RecordChild1, // #0 = $Vm
/*48537*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48560
/*48540*/       OPC_CheckChild1Type, MVT::v8i8,
/*48542*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48544*/       OPC_EmitInteger, MVT::i32, 14, 
/*48547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 59:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48582
/*48562*/       OPC_CheckChild1Type, MVT::v4i16,
/*48564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48566*/       OPC_EmitInteger, MVT::i32, 14, 
/*48569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 59:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48604
/*48584*/       OPC_CheckChild1Type, MVT::v2i32,
/*48586*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48588*/       OPC_EmitInteger, MVT::i32, 14, 
/*48591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 59:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48626
/*48606*/       OPC_CheckChild1Type, MVT::v16i8,
/*48608*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48610*/       OPC_EmitInteger, MVT::i32, 14, 
/*48613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 59:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48648
/*48628*/       OPC_CheckChild1Type, MVT::v8i16,
/*48630*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48632*/       OPC_EmitInteger, MVT::i32, 14, 
/*48635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 59:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48670
/*48650*/       OPC_CheckChild1Type, MVT::v4i32,
/*48652*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48654*/       OPC_EmitInteger, MVT::i32, 14, 
/*48657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 59:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48671*/   /*Scope*/ 10|128,1/*138*/, /*->48811*/
/*48673*/     OPC_CheckInteger, 69, 
/*48675*/     OPC_MoveParent,
/*48676*/     OPC_RecordChild1, // #0 = $Vm
/*48677*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48700
/*48680*/       OPC_CheckChild1Type, MVT::v8i8,
/*48682*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48684*/       OPC_EmitInteger, MVT::i32, 14, 
/*48687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48722
/*48702*/       OPC_CheckChild1Type, MVT::v4i16,
/*48704*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48706*/       OPC_EmitInteger, MVT::i32, 14, 
/*48709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48744
/*48724*/       OPC_CheckChild1Type, MVT::v2i32,
/*48726*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48728*/       OPC_EmitInteger, MVT::i32, 14, 
/*48731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48766
/*48746*/       OPC_CheckChild1Type, MVT::v16i8,
/*48748*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48750*/       OPC_EmitInteger, MVT::i32, 14, 
/*48753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48788
/*48768*/       OPC_CheckChild1Type, MVT::v8i16,
/*48770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48772*/       OPC_EmitInteger, MVT::i32, 14, 
/*48775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48810
/*48790*/       OPC_CheckChild1Type, MVT::v4i32,
/*48792*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48794*/       OPC_EmitInteger, MVT::i32, 14, 
/*48797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48811*/   /*Scope*/ 10|128,1/*138*/, /*->48951*/
/*48813*/     OPC_CheckInteger, 22, 
/*48815*/     OPC_MoveParent,
/*48816*/     OPC_RecordChild1, // #0 = $Vm
/*48817*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48840
/*48820*/       OPC_CheckChild1Type, MVT::v8i8,
/*48822*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48824*/       OPC_EmitInteger, MVT::i32, 14, 
/*48827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48862
/*48842*/       OPC_CheckChild1Type, MVT::v4i16,
/*48844*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48846*/       OPC_EmitInteger, MVT::i32, 14, 
/*48849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48852*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48884
/*48864*/       OPC_CheckChild1Type, MVT::v2i32,
/*48866*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48868*/       OPC_EmitInteger, MVT::i32, 14, 
/*48871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48906
/*48886*/       OPC_CheckChild1Type, MVT::v16i8,
/*48888*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48890*/       OPC_EmitInteger, MVT::i32, 14, 
/*48893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48928
/*48908*/       OPC_CheckChild1Type, MVT::v8i16,
/*48910*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48912*/       OPC_EmitInteger, MVT::i32, 14, 
/*48915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48950
/*48930*/       OPC_CheckChild1Type, MVT::v4i32,
/*48932*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48934*/       OPC_EmitInteger, MVT::i32, 14, 
/*48937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48951*/   /*Scope*/ 72, /*->49024*/
/*48952*/     OPC_CheckInteger, 66, 
/*48954*/     OPC_MoveParent,
/*48955*/     OPC_RecordChild1, // #0 = $Vm
/*48956*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->48979
/*48959*/       OPC_CheckChild1Type, MVT::v8i16,
/*48961*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48963*/       OPC_EmitInteger, MVT::i32, 14, 
/*48966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 66:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49001
/*48981*/       OPC_CheckChild1Type, MVT::v4i32,
/*48983*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48985*/       OPC_EmitInteger, MVT::i32, 14, 
/*48988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 66:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49023
/*49003*/       OPC_CheckChild1Type, MVT::v2i64,
/*49005*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49007*/       OPC_EmitInteger, MVT::i32, 14, 
/*49010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 66:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49024*/   /*Scope*/ 72, /*->49097*/
/*49025*/     OPC_CheckInteger, 68, 
/*49027*/     OPC_MoveParent,
/*49028*/     OPC_RecordChild1, // #0 = $Vm
/*49029*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49052
/*49032*/       OPC_CheckChild1Type, MVT::v8i16,
/*49034*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49036*/       OPC_EmitInteger, MVT::i32, 14, 
/*49039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49074
/*49054*/       OPC_CheckChild1Type, MVT::v4i32,
/*49056*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49058*/       OPC_EmitInteger, MVT::i32, 14, 
/*49061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49096
/*49076*/       OPC_CheckChild1Type, MVT::v2i64,
/*49078*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49080*/       OPC_EmitInteger, MVT::i32, 14, 
/*49083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49097*/   /*Scope*/ 72, /*->49170*/
/*49098*/     OPC_CheckInteger, 67, 
/*49100*/     OPC_MoveParent,
/*49101*/     OPC_RecordChild1, // #0 = $Vm
/*49102*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49125
/*49105*/       OPC_CheckChild1Type, MVT::v8i16,
/*49107*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49109*/       OPC_EmitInteger, MVT::i32, 14, 
/*49112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49147
/*49127*/       OPC_CheckChild1Type, MVT::v4i32,
/*49129*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49131*/       OPC_EmitInteger, MVT::i32, 14, 
/*49134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49169
/*49149*/       OPC_CheckChild1Type, MVT::v2i64,
/*49151*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49153*/       OPC_EmitInteger, MVT::i32, 14, 
/*49156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49170*/   /*Scope*/ 22, /*->49193*/
/*49171*/     OPC_CheckInteger, 27, 
/*49173*/     OPC_MoveParent,
/*49174*/     OPC_RecordChild1, // #0 = $Vm
/*49175*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*49177*/     OPC_EmitInteger, MVT::i32, 14, 
/*49180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 27:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*49193*/   /*Scope*/ 24, /*->49218*/
/*49194*/     OPC_CheckInteger, 109, 
/*49196*/     OPC_MoveParent,
/*49197*/     OPC_RecordChild1, // #0 = $Vn
/*49198*/     OPC_RecordChild2, // #1 = $Vm
/*49199*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49201*/     OPC_EmitInteger, MVT::i32, 14, 
/*49204*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49207*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 109:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*49218*/   /*Scope*/ 26, /*->49245*/
/*49219*/     OPC_CheckInteger, 113, 
/*49221*/     OPC_MoveParent,
/*49222*/     OPC_RecordChild1, // #0 = $orig
/*49223*/     OPC_RecordChild2, // #1 = $Vn
/*49224*/     OPC_RecordChild3, // #2 = $Vm
/*49225*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49227*/     OPC_EmitInteger, MVT::i32, 14, 
/*49230*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49233*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 113:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*49245*/   /*Scope*/ 72, /*->49318*/
/*49246*/     OPC_CheckInteger, 28, 
/*49248*/     OPC_MoveParent,
/*49249*/     OPC_RecordChild1, // #0 = $Vm
/*49250*/     OPC_Scope, 32, /*->49284*/ // 2 children in Scope
/*49252*/       OPC_CheckChild1Type, MVT::v2i32,
/*49254*/       OPC_RecordChild2, // #1 = $SIMM
/*49255*/       OPC_MoveChild, 2,
/*49257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49260*/       OPC_MoveParent,
/*49261*/       OPC_CheckType, MVT::v2f32,
/*49263*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49265*/       OPC_EmitConvertToTarget, 1,
/*49267*/       OPC_EmitInteger, MVT::i32, 14, 
/*49270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 28:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*49284*/     /*Scope*/ 32, /*->49317*/
/*49285*/       OPC_CheckChild1Type, MVT::v4i32,
/*49287*/       OPC_RecordChild2, // #1 = $SIMM
/*49288*/       OPC_MoveChild, 2,
/*49290*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49293*/       OPC_MoveParent,
/*49294*/       OPC_CheckType, MVT::v4f32,
/*49296*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49298*/       OPC_EmitConvertToTarget, 1,
/*49300*/       OPC_EmitInteger, MVT::i32, 14, 
/*49303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 28:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*49317*/     0, /*End of Scope*/
/*49318*/   /*Scope*/ 72, /*->49391*/
/*49319*/     OPC_CheckInteger, 29, 
/*49321*/     OPC_MoveParent,
/*49322*/     OPC_RecordChild1, // #0 = $Vm
/*49323*/     OPC_Scope, 32, /*->49357*/ // 2 children in Scope
/*49325*/       OPC_CheckChild1Type, MVT::v2i32,
/*49327*/       OPC_RecordChild2, // #1 = $SIMM
/*49328*/       OPC_MoveChild, 2,
/*49330*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49333*/       OPC_MoveParent,
/*49334*/       OPC_CheckType, MVT::v2f32,
/*49336*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49338*/       OPC_EmitConvertToTarget, 1,
/*49340*/       OPC_EmitInteger, MVT::i32, 14, 
/*49343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 29:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*49357*/     /*Scope*/ 32, /*->49390*/
/*49358*/       OPC_CheckChild1Type, MVT::v4i32,
/*49360*/       OPC_RecordChild2, // #1 = $SIMM
/*49361*/       OPC_MoveChild, 2,
/*49363*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49366*/       OPC_MoveParent,
/*49367*/       OPC_CheckType, MVT::v4f32,
/*49369*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49371*/       OPC_EmitConvertToTarget, 1,
/*49373*/       OPC_EmitInteger, MVT::i32, 14, 
/*49376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 29:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*49390*/     0, /*End of Scope*/
/*49391*/   /*Scope*/ 58, /*->49450*/
/*49392*/     OPC_CheckInteger, 86, 
/*49394*/     OPC_MoveParent,
/*49395*/     OPC_RecordChild1, // #0 = $Vn
/*49396*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->49423
/*49399*/       OPC_CheckChild1Type, MVT::v2f32,
/*49401*/       OPC_RecordChild2, // #1 = $Vm
/*49402*/       OPC_CheckChild2Type, MVT::v2f32,
/*49404*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49406*/       OPC_EmitInteger, MVT::i32, 14, 
/*49409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 86:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->49449
/*49425*/       OPC_CheckChild1Type, MVT::v4f32,
/*49427*/       OPC_RecordChild2, // #1 = $Vm
/*49428*/       OPC_CheckChild2Type, MVT::v4f32,
/*49430*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49432*/       OPC_EmitInteger, MVT::i32, 14, 
/*49435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 86:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49450*/   /*Scope*/ 58, /*->49509*/
/*49451*/     OPC_CheckInteger, 93, 
/*49453*/     OPC_MoveParent,
/*49454*/     OPC_RecordChild1, // #0 = $Vn
/*49455*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->49482
/*49458*/       OPC_CheckChild1Type, MVT::v2f32,
/*49460*/       OPC_RecordChild2, // #1 = $Vm
/*49461*/       OPC_CheckChild2Type, MVT::v2f32,
/*49463*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49465*/       OPC_EmitInteger, MVT::i32, 14, 
/*49468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 93:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->49508
/*49484*/       OPC_CheckChild1Type, MVT::v4f32,
/*49486*/       OPC_RecordChild2, // #1 = $Vm
/*49487*/       OPC_CheckChild2Type, MVT::v4f32,
/*49489*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49491*/       OPC_EmitInteger, MVT::i32, 14, 
/*49494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 93:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49509*/   /*Scope*/ 22, /*->49532*/
/*49510*/     OPC_CheckInteger, 30, 
/*49512*/     OPC_MoveParent,
/*49513*/     OPC_RecordChild1, // #0 = $Vm
/*49514*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*49516*/     OPC_EmitInteger, MVT::i32, 14, 
/*49519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49522*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 30:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*49532*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->49824
/*49537*/   OPC_Scope, 6|128,1/*134*/, /*->49674*/ // 2 children in Scope
/*49540*/     OPC_MoveChild, 0,
/*49542*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*49545*/     OPC_RecordChild0, // #0 = $Rm
/*49546*/     OPC_RecordChild1, // #1 = $rot
/*49547*/     OPC_MoveChild, 1,
/*49549*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49552*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*49554*/     OPC_CheckType, MVT::i32,
/*49556*/     OPC_MoveParent,
/*49557*/     OPC_MoveParent,
/*49558*/     OPC_MoveChild, 1,
/*49560*/     OPC_Scope, 55, /*->49617*/ // 2 children in Scope
/*49562*/       OPC_CheckValueType, MVT::i8,
/*49564*/       OPC_MoveParent,
/*49565*/       OPC_Scope, 24, /*->49591*/ // 2 children in Scope
/*49567*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49569*/         OPC_EmitConvertToTarget, 1,
/*49571*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49574*/         OPC_EmitInteger, MVT::i32, 14, 
/*49577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49591*/       /*Scope*/ 24, /*->49616*/
/*49592*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49594*/         OPC_EmitConvertToTarget, 1,
/*49596*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49599*/         OPC_EmitInteger, MVT::i32, 14, 
/*49602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49616*/       0, /*End of Scope*/
/*49617*/     /*Scope*/ 55, /*->49673*/
/*49618*/       OPC_CheckValueType, MVT::i16,
/*49620*/       OPC_MoveParent,
/*49621*/       OPC_Scope, 24, /*->49647*/ // 2 children in Scope
/*49623*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49625*/         OPC_EmitConvertToTarget, 1,
/*49627*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49630*/         OPC_EmitInteger, MVT::i32, 14, 
/*49633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49647*/       /*Scope*/ 24, /*->49672*/
/*49648*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49650*/         OPC_EmitConvertToTarget, 1,
/*49652*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49655*/         OPC_EmitInteger, MVT::i32, 14, 
/*49658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49672*/       0, /*End of Scope*/
/*49673*/     0, /*End of Scope*/
/*49674*/   /*Scope*/ 19|128,1/*147*/, /*->49823*/
/*49676*/     OPC_RecordChild0, // #0 = $Src
/*49677*/     OPC_MoveChild, 1,
/*49679*/     OPC_Scope, 70, /*->49751*/ // 2 children in Scope
/*49681*/       OPC_CheckValueType, MVT::i8,
/*49683*/       OPC_MoveParent,
/*49684*/       OPC_Scope, 22, /*->49708*/ // 3 children in Scope
/*49686*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49688*/         OPC_EmitInteger, MVT::i32, 0, 
/*49691*/         OPC_EmitInteger, MVT::i32, 14, 
/*49694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*49708*/       /*Scope*/ 18, /*->49727*/
/*49709*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*49711*/         OPC_EmitInteger, MVT::i32, 14, 
/*49714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*49727*/       /*Scope*/ 22, /*->49750*/
/*49728*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49730*/         OPC_EmitInteger, MVT::i32, 0, 
/*49733*/         OPC_EmitInteger, MVT::i32, 14, 
/*49736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*49750*/       0, /*End of Scope*/
/*49751*/     /*Scope*/ 70, /*->49822*/
/*49752*/       OPC_CheckValueType, MVT::i16,
/*49754*/       OPC_MoveParent,
/*49755*/       OPC_Scope, 22, /*->49779*/ // 3 children in Scope
/*49757*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49759*/         OPC_EmitInteger, MVT::i32, 0, 
/*49762*/         OPC_EmitInteger, MVT::i32, 14, 
/*49765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49768*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*49779*/       /*Scope*/ 18, /*->49798*/
/*49780*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*49782*/         OPC_EmitInteger, MVT::i32, 14, 
/*49785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*49798*/       /*Scope*/ 22, /*->49821*/
/*49799*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49801*/         OPC_EmitInteger, MVT::i32, 0, 
/*49804*/         OPC_EmitInteger, MVT::i32, 14, 
/*49807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*49821*/       0, /*End of Scope*/
/*49822*/     0, /*End of Scope*/
/*49823*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->49890
/*49827*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*49828*/   OPC_CaptureGlueInput,
/*49829*/   OPC_RecordChild1, // #1 = $amt1
/*49830*/   OPC_MoveChild, 1,
/*49832*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->49862
/*49836*/     OPC_MoveParent,
/*49837*/     OPC_RecordChild2, // #2 = $amt2
/*49838*/     OPC_MoveChild, 2,
/*49840*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*49843*/     OPC_MoveParent,
/*49844*/     OPC_EmitMergeInputChains1_0,
/*49845*/     OPC_EmitInteger, MVT::i32, 14, 
/*49848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->49889
/*49865*/     OPC_MoveParent,
/*49866*/     OPC_RecordChild2, // #2 = $amt2
/*49867*/     OPC_MoveChild, 2,
/*49869*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49872*/     OPC_MoveParent,
/*49873*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*49875*/     OPC_EmitMergeInputChains1_0,
/*49876*/     OPC_EmitConvertToTarget, 1,
/*49878*/     OPC_EmitConvertToTarget, 2,
/*49880*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->49975
/*49893*/   OPC_RecordChild0, // #0 = $dst
/*49894*/   OPC_MoveChild, 0,
/*49896*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*49899*/   OPC_MoveParent,
/*49900*/   OPC_RecordChild1, // #1 = $id
/*49901*/   OPC_MoveChild, 1,
/*49903*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49906*/   OPC_MoveParent,
/*49907*/   OPC_Scope, 21, /*->49930*/ // 3 children in Scope
/*49909*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49911*/     OPC_EmitConvertToTarget, 1,
/*49913*/     OPC_EmitInteger, MVT::i32, 14, 
/*49916*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49919*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*49930*/   /*Scope*/ 21, /*->49952*/
/*49931*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*49933*/     OPC_EmitConvertToTarget, 1,
/*49935*/     OPC_EmitInteger, MVT::i32, 14, 
/*49938*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*49952*/   /*Scope*/ 21, /*->49974*/
/*49953*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49955*/     OPC_EmitConvertToTarget, 1,
/*49957*/     OPC_EmitInteger, MVT::i32, 14, 
/*49960*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49963*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*49974*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->50012
/*49978*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*49979*/   OPC_RecordChild1, // #1 = $target
/*49980*/   OPC_CheckChild1Type, MVT::i32,
/*49982*/   OPC_RecordChild2, // #2 = $index
/*49983*/   OPC_RecordChild3, // #3 = $jt
/*49984*/   OPC_MoveChild, 3,
/*49986*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*49989*/   OPC_MoveParent,
/*49990*/   OPC_RecordChild4, // #4 = $id
/*49991*/   OPC_MoveChild, 4,
/*49993*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49996*/   OPC_MoveParent,
/*49997*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49999*/   OPC_EmitMergeInputChains1_0,
/*50000*/   OPC_EmitConvertToTarget, 4,
/*50002*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->50048
/*50015*/   OPC_RecordNode,   // #0 = 'ARMcopystructbyval' chained node
/*50016*/   OPC_CaptureGlueInput,
/*50017*/   OPC_RecordChild1, // #1 = $dst
/*50018*/   OPC_RecordChild2, // #2 = $src
/*50019*/   OPC_RecordChild3, // #3 = $size
/*50020*/   OPC_MoveChild, 3,
/*50022*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50025*/   OPC_MoveParent,
/*50026*/   OPC_RecordChild4, // #4 = $alignment
/*50027*/   OPC_MoveChild, 4,
/*50029*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50032*/   OPC_MoveParent,
/*50033*/   OPC_EmitMergeInputChains1_0,
/*50034*/   OPC_EmitConvertToTarget, 3,
/*50036*/   OPC_EmitConvertToTarget, 4,
/*50038*/   OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
            // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
            // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->50110
/*50051*/   OPC_RecordChild0, // #0 = $src
/*50052*/   OPC_RecordChild1, // #1 = $Rn
/*50053*/   OPC_RecordChild2, // #2 = $imm
/*50054*/   OPC_MoveChild, 2,
/*50056*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50059*/   OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*50061*/   OPC_MoveParent,
/*50062*/   OPC_Scope, 22, /*->50086*/ // 2 children in Scope
/*50064*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*50066*/     OPC_EmitConvertToTarget, 2,
/*50068*/     OPC_EmitInteger, MVT::i32, 14, 
/*50071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*50086*/   /*Scope*/ 22, /*->50109*/
/*50087*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*50089*/     OPC_EmitConvertToTarget, 2,
/*50091*/     OPC_EmitInteger, MVT::i32, 14, 
/*50094*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50097*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*50109*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->50283
/*50114*/   OPC_RecordChild0, // #0 = $lhs
/*50115*/   OPC_RecordChild1, // #1 = $rhs
/*50116*/   OPC_Scope, 9|128,1/*137*/, /*->50256*/ // 2 children in Scope
/*50119*/     OPC_MoveChild, 1,
/*50121*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50124*/     OPC_Scope, 30, /*->50156*/ // 4 children in Scope
/*50126*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*50128*/       OPC_MoveParent,
/*50129*/       OPC_CheckType, MVT::i32,
/*50131*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50133*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50136*/       OPC_EmitConvertToTarget, 1,
/*50138*/       OPC_EmitInteger, MVT::i32, 14, 
/*50141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*50156*/     /*Scope*/ 30, /*->50187*/
/*50157*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*50159*/       OPC_MoveParent,
/*50160*/       OPC_CheckType, MVT::i32,
/*50162*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50164*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50167*/       OPC_EmitConvertToTarget, 1,
/*50169*/       OPC_EmitInteger, MVT::i32, 14, 
/*50172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*50187*/     /*Scope*/ 33, /*->50221*/
/*50188*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*50190*/       OPC_MoveParent,
/*50191*/       OPC_CheckType, MVT::i32,
/*50193*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50195*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50198*/       OPC_EmitConvertToTarget, 1,
/*50200*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*50203*/       OPC_EmitInteger, MVT::i32, 14, 
/*50206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50209*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*50221*/     /*Scope*/ 33, /*->50255*/
/*50222*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*50224*/       OPC_MoveParent,
/*50225*/       OPC_CheckType, MVT::i32,
/*50227*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50229*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50232*/       OPC_EmitConvertToTarget, 1,
/*50234*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*50237*/       OPC_EmitInteger, MVT::i32, 14, 
/*50240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*50255*/     0, /*End of Scope*/
/*50256*/   /*Scope*/ 25, /*->50282*/
/*50257*/     OPC_CheckType, MVT::i32,
/*50259*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50261*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50264*/     OPC_EmitInteger, MVT::i32, 14, 
/*50267*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50270*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*50282*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->50330
/*50286*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*50287*/   OPC_RecordChild1, // #1 = $amt
/*50288*/   OPC_MoveChild, 1,
/*50290*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->50312
/*50294*/     OPC_MoveParent,
/*50295*/     OPC_EmitMergeInputChains1_0,
/*50296*/     OPC_EmitInteger, MVT::i32, 14, 
/*50299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->50329
/*50315*/     OPC_MoveParent,
/*50316*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50318*/     OPC_EmitMergeInputChains1_0,
/*50319*/     OPC_EmitConvertToTarget, 1,
/*50321*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->50456
/*50333*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*50334*/   OPC_CaptureGlueInput,
/*50335*/   OPC_RecordChild1, // #1 = $func
/*50336*/   OPC_Scope, 80, /*->50418*/ // 2 children in Scope
/*50338*/     OPC_MoveChild, 1,
/*50340*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->50379
/*50344*/       OPC_MoveParent,
/*50345*/       OPC_Scope, 11, /*->50358*/ // 2 children in Scope
/*50347*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50349*/         OPC_EmitMergeInputChains1_0,
/*50350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*50358*/       /*Scope*/ 19, /*->50378*/
/*50359*/         OPC_CheckPatternPredicate, 30, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*50361*/         OPC_EmitMergeInputChains1_0,
/*50362*/         OPC_EmitInteger, MVT::i32, 14, 
/*50365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*50378*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->50417
/*50382*/       OPC_MoveParent,
/*50383*/       OPC_Scope, 11, /*->50396*/ // 2 children in Scope
/*50385*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50387*/         OPC_EmitMergeInputChains1_0,
/*50388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*50396*/       /*Scope*/ 19, /*->50416*/
/*50397*/         OPC_CheckPatternPredicate, 30, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*50399*/         OPC_EmitMergeInputChains1_0,
/*50400*/         OPC_EmitInteger, MVT::i32, 14, 
/*50403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*50416*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*50418*/   /*Scope*/ 36, /*->50455*/
/*50419*/     OPC_CheckChild1Type, MVT::i32,
/*50421*/     OPC_Scope, 11, /*->50434*/ // 2 children in Scope
/*50423*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*50425*/       OPC_EmitMergeInputChains1_0,
/*50426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*50434*/     /*Scope*/ 19, /*->50454*/
/*50435*/       OPC_CheckPatternPredicate, 30, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*50437*/       OPC_EmitMergeInputChains1_0,
/*50438*/       OPC_EmitInteger, MVT::i32, 14, 
/*50441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*50454*/     0, /*End of Scope*/
/*50455*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->50512
/*50459*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*50460*/   OPC_CaptureGlueInput,
/*50461*/   OPC_RecordChild1, // #1 = $func
/*50462*/   OPC_Scope, 25, /*->50489*/ // 2 children in Scope
/*50464*/     OPC_MoveChild, 1,
/*50466*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*50469*/     OPC_MoveParent,
/*50470*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50472*/     OPC_EmitMergeInputChains1_0,
/*50473*/     OPC_EmitInteger, MVT::i32, 14, 
/*50476*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50479*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*50489*/   /*Scope*/ 21, /*->50511*/
/*50490*/     OPC_CheckChild1Type, MVT::i32,
/*50492*/     OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*50494*/     OPC_EmitMergeInputChains1_0,
/*50495*/     OPC_EmitInteger, MVT::i32, 14, 
/*50498*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50501*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*50511*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->50596
/*50515*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*50516*/   OPC_CaptureGlueInput,
/*50517*/   OPC_RecordChild1, // #1 = $func
/*50518*/   OPC_Scope, 34, /*->50554*/ // 2 children in Scope
/*50520*/     OPC_MoveChild, 1,
/*50522*/     OPC_SwitchOpcode /*2 cases */, 12,  TARGET_VAL(ISD::TargetGlobalAddress),// ->50538
/*50526*/       OPC_MoveParent,
/*50527*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50529*/       OPC_EmitMergeInputChains1_0,
/*50530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::TargetExternalSymbol),// ->50553
/*50541*/       OPC_MoveParent,
/*50542*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50544*/       OPC_EmitMergeInputChains1_0,
/*50545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*50554*/   /*Scope*/ 40, /*->50595*/
/*50555*/     OPC_CheckChild1Type, MVT::i32,
/*50557*/     OPC_Scope, 11, /*->50570*/ // 3 children in Scope
/*50559*/       OPC_CheckPatternPredicate, 31, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*50561*/       OPC_EmitMergeInputChains1_0,
/*50562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*50570*/     /*Scope*/ 11, /*->50582*/
/*50571*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*50573*/       OPC_EmitMergeInputChains1_0,
/*50574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*50582*/     /*Scope*/ 11, /*->50594*/
/*50583*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50585*/       OPC_EmitMergeInputChains1_0,
/*50586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*50594*/     0, /*End of Scope*/
/*50595*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->50637
/*50599*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*50600*/   OPC_RecordChild1, // #1 = $opt
/*50601*/   OPC_MoveChild, 1,
/*50603*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50606*/   OPC_CheckType, MVT::i32,
/*50608*/   OPC_MoveParent,
/*50609*/   OPC_Scope, 12, /*->50623*/ // 2 children in Scope
/*50611*/     OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*50613*/     OPC_EmitMergeInputChains1_0,
/*50614*/     OPC_EmitConvertToTarget, 1,
/*50616*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*50623*/   /*Scope*/ 12, /*->50636*/
/*50624*/     OPC_CheckPatternPredicate, 34, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*50626*/     OPC_EmitMergeInputChains1_0,
/*50627*/     OPC_EmitConvertToTarget, 1,
/*50629*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*50636*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->50673
/*50640*/   OPC_RecordChild0, // #0 = $addr
/*50641*/   OPC_MoveChild, 0,
/*50643*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*50646*/   OPC_MoveParent,
/*50647*/   OPC_CheckType, MVT::i32,
/*50649*/   OPC_Scope, 10, /*->50661*/ // 2 children in Scope
/*50651*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*50653*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*50661*/   /*Scope*/ 10, /*->50672*/
/*50662*/     OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*50664*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*50672*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->50709
/*50676*/   OPC_RecordChild0, // #0 = $addr
/*50677*/   OPC_MoveChild, 0,
/*50679*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*50682*/   OPC_MoveParent,
/*50683*/   OPC_CheckType, MVT::i32,
/*50685*/   OPC_Scope, 10, /*->50697*/ // 2 children in Scope
/*50687*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*50689*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*50697*/   /*Scope*/ 10, /*->50708*/
/*50698*/     OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*50700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*50708*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->50870
/*50713*/   OPC_RecordChild0, // #0 = $dst
/*50714*/   OPC_MoveChild, 0,
/*50716*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->50804
/*50720*/     OPC_MoveParent,
/*50721*/     OPC_CheckType, MVT::i32,
/*50723*/     OPC_Scope, 18, /*->50743*/ // 5 children in Scope
/*50725*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*50727*/       OPC_EmitInteger, MVT::i32, 14, 
/*50730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*50743*/     /*Scope*/ 10, /*->50754*/
/*50744*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*50746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*50754*/     /*Scope*/ 18, /*->50773*/
/*50755*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50757*/       OPC_EmitInteger, MVT::i32, 14, 
/*50760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*50773*/     /*Scope*/ 18, /*->50792*/
/*50774*/       OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*50776*/       OPC_EmitInteger, MVT::i32, 14, 
/*50779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*50792*/     /*Scope*/ 10, /*->50803*/
/*50793*/       OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*50795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*50803*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->50869
/*50807*/     OPC_MoveParent,
/*50808*/     OPC_CheckType, MVT::i32,
/*50810*/     OPC_Scope, 18, /*->50830*/ // 3 children in Scope
/*50812*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50814*/       OPC_EmitInteger, MVT::i32, 14, 
/*50817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*50830*/     /*Scope*/ 18, /*->50849*/
/*50831*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50833*/       OPC_EmitInteger, MVT::i32, 14, 
/*50836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*50849*/     /*Scope*/ 18, /*->50868*/
/*50850*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*50852*/       OPC_EmitInteger, MVT::i32, 14, 
/*50855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*50868*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->50922
/*50873*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*50874*/   OPC_CaptureGlueInput,
/*50875*/   OPC_RecordChild1, // #1 = $dst
/*50876*/   OPC_Scope, 32, /*->50910*/ // 2 children in Scope
/*50878*/     OPC_MoveChild, 1,
/*50880*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->50895
/*50884*/       OPC_CheckType, MVT::i32,
/*50886*/       OPC_MoveParent,
/*50887*/       OPC_EmitMergeInputChains1_0,
/*50888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->50909
/*50898*/       OPC_CheckType, MVT::i32,
/*50900*/       OPC_MoveParent,
/*50901*/       OPC_EmitMergeInputChains1_0,
/*50902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              0, // EndSwitchOpcode
/*50910*/   /*Scope*/ 10, /*->50921*/
/*50911*/     OPC_CheckChild1Type, MVT::i32,
/*50913*/     OPC_EmitMergeInputChains1_0,
/*50914*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*50921*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->51003
/*50925*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*50926*/   OPC_CaptureGlueInput,
/*50927*/   OPC_RecordChild1, // #1 = $func
/*50928*/   OPC_Scope, 50, /*->50980*/ // 2 children in Scope
/*50930*/     OPC_MoveChild, 1,
/*50932*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->50956
/*50936*/       OPC_MoveParent,
/*50937*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*50939*/       OPC_EmitMergeInputChains1_0,
/*50940*/       OPC_EmitInteger, MVT::i32, 14, 
/*50943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->50979
/*50959*/       OPC_MoveParent,
/*50960*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*50962*/       OPC_EmitMergeInputChains1_0,
/*50963*/       OPC_EmitInteger, MVT::i32, 14, 
/*50966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*50980*/   /*Scope*/ 21, /*->51002*/
/*50981*/     OPC_CheckChild1Type, MVT::i32,
/*50983*/     OPC_CheckPatternPredicate, 30, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*50985*/     OPC_EmitMergeInputChains1_0,
/*50986*/     OPC_EmitInteger, MVT::i32, 14, 
/*50989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*51002*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->51164
/*51007*/   OPC_RecordChild0, // #0 = $V
/*51008*/   OPC_Scope, 30, /*->51040*/ // 4 children in Scope
/*51010*/     OPC_CheckChild0Type, MVT::v8i8,
/*51012*/     OPC_RecordChild1, // #1 = $lane
/*51013*/     OPC_MoveChild, 1,
/*51015*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51018*/     OPC_MoveParent,
/*51019*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51021*/     OPC_EmitConvertToTarget, 1,
/*51023*/     OPC_EmitInteger, MVT::i32, 14, 
/*51026*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51029*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*51040*/   /*Scope*/ 30, /*->51071*/
/*51041*/     OPC_CheckChild0Type, MVT::v4i16,
/*51043*/     OPC_RecordChild1, // #1 = $lane
/*51044*/     OPC_MoveChild, 1,
/*51046*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51049*/     OPC_MoveParent,
/*51050*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51052*/     OPC_EmitConvertToTarget, 1,
/*51054*/     OPC_EmitInteger, MVT::i32, 14, 
/*51057*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*51071*/   /*Scope*/ 45, /*->51117*/
/*51072*/     OPC_CheckChild0Type, MVT::v16i8,
/*51074*/     OPC_RecordChild1, // #1 = $lane
/*51075*/     OPC_MoveChild, 1,
/*51077*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51080*/     OPC_MoveParent,
/*51081*/     OPC_EmitConvertToTarget, 1,
/*51083*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*51086*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*51095*/     OPC_EmitConvertToTarget, 1,
/*51097*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*51100*/     OPC_EmitInteger, MVT::i32, 14, 
/*51103*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51106*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*51117*/   /*Scope*/ 45, /*->51163*/
/*51118*/     OPC_CheckChild0Type, MVT::v8i16,
/*51120*/     OPC_RecordChild1, // #1 = $lane
/*51121*/     OPC_MoveChild, 1,
/*51123*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51126*/     OPC_MoveParent,
/*51127*/     OPC_EmitConvertToTarget, 1,
/*51129*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*51132*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*51141*/     OPC_EmitConvertToTarget, 1,
/*51143*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*51146*/     OPC_EmitInteger, MVT::i32, 14, 
/*51149*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51152*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*51163*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->51325
/*51168*/   OPC_RecordChild0, // #0 = $V
/*51169*/   OPC_Scope, 30, /*->51201*/ // 4 children in Scope
/*51171*/     OPC_CheckChild0Type, MVT::v8i8,
/*51173*/     OPC_RecordChild1, // #1 = $lane
/*51174*/     OPC_MoveChild, 1,
/*51176*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51179*/     OPC_MoveParent,
/*51180*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51182*/     OPC_EmitConvertToTarget, 1,
/*51184*/     OPC_EmitInteger, MVT::i32, 14, 
/*51187*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51190*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*51201*/   /*Scope*/ 30, /*->51232*/
/*51202*/     OPC_CheckChild0Type, MVT::v4i16,
/*51204*/     OPC_RecordChild1, // #1 = $lane
/*51205*/     OPC_MoveChild, 1,
/*51207*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51210*/     OPC_MoveParent,
/*51211*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51213*/     OPC_EmitConvertToTarget, 1,
/*51215*/     OPC_EmitInteger, MVT::i32, 14, 
/*51218*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51221*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*51232*/   /*Scope*/ 45, /*->51278*/
/*51233*/     OPC_CheckChild0Type, MVT::v16i8,
/*51235*/     OPC_RecordChild1, // #1 = $lane
/*51236*/     OPC_MoveChild, 1,
/*51238*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51241*/     OPC_MoveParent,
/*51242*/     OPC_EmitConvertToTarget, 1,
/*51244*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*51247*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*51256*/     OPC_EmitConvertToTarget, 1,
/*51258*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*51261*/     OPC_EmitInteger, MVT::i32, 14, 
/*51264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*51278*/   /*Scope*/ 45, /*->51324*/
/*51279*/     OPC_CheckChild0Type, MVT::v8i16,
/*51281*/     OPC_RecordChild1, // #1 = $lane
/*51282*/     OPC_MoveChild, 1,
/*51284*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51287*/     OPC_MoveParent,
/*51288*/     OPC_EmitConvertToTarget, 1,
/*51290*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*51293*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*51302*/     OPC_EmitConvertToTarget, 1,
/*51304*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*51307*/     OPC_EmitInteger, MVT::i32, 14, 
/*51310*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51313*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*51324*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,1/*250*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->51579
/*51329*/   OPC_RecordChild0, // #0 = $V
/*51330*/   OPC_Scope, 64, /*->51396*/ // 5 children in Scope
/*51332*/     OPC_CheckChild0Type, MVT::v2i32,
/*51334*/     OPC_RecordChild1, // #1 = $lane
/*51335*/     OPC_MoveChild, 1,
/*51337*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51340*/     OPC_MoveParent,
/*51341*/     OPC_CheckType, MVT::i32,
/*51343*/     OPC_Scope, 21, /*->51366*/ // 2 children in Scope
/*51345*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*51347*/       OPC_EmitConvertToTarget, 1,
/*51349*/       OPC_EmitInteger, MVT::i32, 14, 
/*51352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*51366*/     /*Scope*/ 28, /*->51395*/
/*51367*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*51369*/       OPC_EmitConvertToTarget, 1,
/*51371*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*51374*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*51383*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*51386*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*51395*/     0, /*End of Scope*/
/*51396*/   /*Scope*/ 81, /*->51478*/
/*51397*/     OPC_CheckChild0Type, MVT::v4i32,
/*51399*/     OPC_RecordChild1, // #1 = $lane
/*51400*/     OPC_MoveChild, 1,
/*51402*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51405*/     OPC_MoveParent,
/*51406*/     OPC_CheckType, MVT::i32,
/*51408*/     OPC_Scope, 38, /*->51448*/ // 2 children in Scope
/*51410*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*51412*/       OPC_EmitConvertToTarget, 1,
/*51414*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*51417*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*51426*/       OPC_EmitConvertToTarget, 1,
/*51428*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*51431*/       OPC_EmitInteger, MVT::i32, 14, 
/*51434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*51448*/     /*Scope*/ 28, /*->51477*/
/*51449*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*51451*/       OPC_EmitConvertToTarget, 1,
/*51453*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*51456*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*51465*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*51468*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*51477*/     0, /*End of Scope*/
/*51478*/   /*Scope*/ 23, /*->51502*/
/*51479*/     OPC_RecordChild1, // #1 = $src2
/*51480*/     OPC_MoveChild, 1,
/*51482*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51485*/     OPC_MoveParent,
/*51486*/     OPC_CheckType, MVT::f64,
/*51488*/     OPC_EmitConvertToTarget, 1,
/*51490*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*51493*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*51502*/   /*Scope*/ 37, /*->51540*/
/*51503*/     OPC_CheckChild0Type, MVT::v2f32,
/*51505*/     OPC_RecordChild1, // #1 = $src2
/*51506*/     OPC_MoveChild, 1,
/*51508*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51511*/     OPC_MoveParent,
/*51512*/     OPC_CheckType, MVT::f32,
/*51514*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51517*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*51526*/     OPC_EmitConvertToTarget, 1,
/*51528*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*51531*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*51540*/   /*Scope*/ 37, /*->51578*/
/*51541*/     OPC_CheckChild0Type, MVT::v4f32,
/*51543*/     OPC_RecordChild1, // #1 = $src2
/*51544*/     OPC_MoveChild, 1,
/*51546*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51549*/     OPC_MoveParent,
/*51550*/     OPC_CheckType, MVT::f32,
/*51552*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*51555*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*51564*/     OPC_EmitConvertToTarget, 1,
/*51566*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*51569*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*51578*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->51909
/*51583*/   OPC_RecordNode,   // #0 = $imm
/*51584*/   OPC_CheckType, MVT::i32,
/*51586*/   OPC_Scope, 26, /*->51614*/ // 11 children in Scope
/*51588*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*51590*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51592*/     OPC_EmitConvertToTarget, 0,
/*51594*/     OPC_EmitInteger, MVT::i32, 14, 
/*51597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51603*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*51614*/   /*Scope*/ 26, /*->51641*/
/*51615*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*51617*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51619*/     OPC_EmitConvertToTarget, 0,
/*51621*/     OPC_EmitInteger, MVT::i32, 14, 
/*51624*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51627*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51630*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*51641*/   /*Scope*/ 22, /*->51664*/
/*51642*/     OPC_CheckPredicate, 88, // Predicate_imm0_65535
/*51644*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*51646*/     OPC_EmitConvertToTarget, 0,
/*51648*/     OPC_EmitInteger, MVT::i32, 14, 
/*51651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*51664*/   /*Scope*/ 29, /*->51694*/
/*51665*/     OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*51667*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51669*/     OPC_EmitConvertToTarget, 0,
/*51671*/     OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*51674*/     OPC_EmitInteger, MVT::i32, 14, 
/*51677*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51680*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51683*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*51694*/   /*Scope*/ 14, /*->51709*/
/*51695*/     OPC_CheckPredicate, 89, // Predicate_arm_i32imm
/*51697*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51699*/     OPC_EmitConvertToTarget, 0,
/*51701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*51709*/   /*Scope*/ 26, /*->51736*/
/*51710*/     OPC_CheckPredicate, 51, // Predicate_imm0_255
/*51712*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51714*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51717*/     OPC_EmitConvertToTarget, 0,
/*51719*/     OPC_EmitInteger, MVT::i32, 14, 
/*51722*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51725*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*51736*/   /*Scope*/ 22, /*->51759*/
/*51737*/     OPC_CheckPredicate, 88, // Predicate_imm0_65535
/*51739*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51741*/     OPC_EmitConvertToTarget, 0,
/*51743*/     OPC_EmitInteger, MVT::i32, 14, 
/*51746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*51759*/   /*Scope*/ 29, /*->51789*/
/*51760*/     OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*51762*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51764*/     OPC_EmitConvertToTarget, 0,
/*51766*/     OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*51769*/     OPC_EmitInteger, MVT::i32, 14, 
/*51772*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51775*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51778*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*51789*/   /*Scope*/ 55, /*->51845*/
/*51790*/     OPC_CheckPredicate, 90, // Predicate_thumb_immshifted
/*51792*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51794*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51797*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51800*/     OPC_EmitConvertToTarget, 0,
/*51802*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*51805*/     OPC_EmitInteger, MVT::i32, 14, 
/*51808*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51811*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*51822*/     OPC_EmitConvertToTarget, 0,
/*51824*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*51827*/     OPC_EmitInteger, MVT::i32, 14, 
/*51830*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51833*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*51845*/   /*Scope*/ 49, /*->51895*/
/*51846*/     OPC_CheckPredicate, 91, // Predicate_imm0_255_comp
/*51848*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51850*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51853*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51856*/     OPC_EmitConvertToTarget, 0,
/*51858*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*51861*/     OPC_EmitInteger, MVT::i32, 14, 
/*51864*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51867*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*51878*/     OPC_EmitInteger, MVT::i32, 14, 
/*51881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*51895*/   /*Scope*/ 12, /*->51908*/
/*51896*/     OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*51898*/     OPC_EmitConvertToTarget, 0,
/*51900*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*51908*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->51964
/*51912*/   OPC_RecordMemRef,
/*51913*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*51914*/   OPC_RecordChild1, // #1 = $ptr
/*51915*/   OPC_CheckChild1Type, MVT::i32,
/*51917*/   OPC_RecordChild2, // #2 = $incr
/*51918*/   OPC_CheckType, MVT::i32,
/*51920*/   OPC_Scope, 13, /*->51935*/ // 3 children in Scope
/*51922*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_add_8
/*51924*/     OPC_EmitMergeInputChains1_0,
/*51925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51935*/   /*Scope*/ 13, /*->51949*/
/*51936*/     OPC_CheckPredicate, 93, // Predicate_atomic_load_add_16
/*51938*/     OPC_EmitMergeInputChains1_0,
/*51939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51949*/   /*Scope*/ 13, /*->51963*/
/*51950*/     OPC_CheckPredicate, 94, // Predicate_atomic_load_add_32
/*51952*/     OPC_EmitMergeInputChains1_0,
/*51953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51963*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->52019
/*51967*/   OPC_RecordMemRef,
/*51968*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*51969*/   OPC_RecordChild1, // #1 = $ptr
/*51970*/   OPC_CheckChild1Type, MVT::i32,
/*51972*/   OPC_RecordChild2, // #2 = $incr
/*51973*/   OPC_CheckType, MVT::i32,
/*51975*/   OPC_Scope, 13, /*->51990*/ // 3 children in Scope
/*51977*/     OPC_CheckPredicate, 95, // Predicate_atomic_load_sub_8
/*51979*/     OPC_EmitMergeInputChains1_0,
/*51980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*51990*/   /*Scope*/ 13, /*->52004*/
/*51991*/     OPC_CheckPredicate, 96, // Predicate_atomic_load_sub_16
/*51993*/     OPC_EmitMergeInputChains1_0,
/*51994*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52004*/   /*Scope*/ 13, /*->52018*/
/*52005*/     OPC_CheckPredicate, 97, // Predicate_atomic_load_sub_32
/*52007*/     OPC_EmitMergeInputChains1_0,
/*52008*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52018*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->52074
/*52022*/   OPC_RecordMemRef,
/*52023*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*52024*/   OPC_RecordChild1, // #1 = $ptr
/*52025*/   OPC_CheckChild1Type, MVT::i32,
/*52027*/   OPC_RecordChild2, // #2 = $incr
/*52028*/   OPC_CheckType, MVT::i32,
/*52030*/   OPC_Scope, 13, /*->52045*/ // 3 children in Scope
/*52032*/     OPC_CheckPredicate, 98, // Predicate_atomic_load_and_8
/*52034*/     OPC_EmitMergeInputChains1_0,
/*52035*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52045*/   /*Scope*/ 13, /*->52059*/
/*52046*/     OPC_CheckPredicate, 99, // Predicate_atomic_load_and_16
/*52048*/     OPC_EmitMergeInputChains1_0,
/*52049*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52059*/   /*Scope*/ 13, /*->52073*/
/*52060*/     OPC_CheckPredicate, 100, // Predicate_atomic_load_and_32
/*52062*/     OPC_EmitMergeInputChains1_0,
/*52063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52073*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->52129
/*52077*/   OPC_RecordMemRef,
/*52078*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*52079*/   OPC_RecordChild1, // #1 = $ptr
/*52080*/   OPC_CheckChild1Type, MVT::i32,
/*52082*/   OPC_RecordChild2, // #2 = $incr
/*52083*/   OPC_CheckType, MVT::i32,
/*52085*/   OPC_Scope, 13, /*->52100*/ // 3 children in Scope
/*52087*/     OPC_CheckPredicate, 101, // Predicate_atomic_load_or_8
/*52089*/     OPC_EmitMergeInputChains1_0,
/*52090*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52100*/   /*Scope*/ 13, /*->52114*/
/*52101*/     OPC_CheckPredicate, 102, // Predicate_atomic_load_or_16
/*52103*/     OPC_EmitMergeInputChains1_0,
/*52104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52114*/   /*Scope*/ 13, /*->52128*/
/*52115*/     OPC_CheckPredicate, 103, // Predicate_atomic_load_or_32
/*52117*/     OPC_EmitMergeInputChains1_0,
/*52118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52128*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->52184
/*52132*/   OPC_RecordMemRef,
/*52133*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*52134*/   OPC_RecordChild1, // #1 = $ptr
/*52135*/   OPC_CheckChild1Type, MVT::i32,
/*52137*/   OPC_RecordChild2, // #2 = $incr
/*52138*/   OPC_CheckType, MVT::i32,
/*52140*/   OPC_Scope, 13, /*->52155*/ // 3 children in Scope
/*52142*/     OPC_CheckPredicate, 104, // Predicate_atomic_load_xor_8
/*52144*/     OPC_EmitMergeInputChains1_0,
/*52145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52155*/   /*Scope*/ 13, /*->52169*/
/*52156*/     OPC_CheckPredicate, 105, // Predicate_atomic_load_xor_16
/*52158*/     OPC_EmitMergeInputChains1_0,
/*52159*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52169*/   /*Scope*/ 13, /*->52183*/
/*52170*/     OPC_CheckPredicate, 106, // Predicate_atomic_load_xor_32
/*52172*/     OPC_EmitMergeInputChains1_0,
/*52173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52183*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->52239
/*52187*/   OPC_RecordMemRef,
/*52188*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*52189*/   OPC_RecordChild1, // #1 = $ptr
/*52190*/   OPC_CheckChild1Type, MVT::i32,
/*52192*/   OPC_RecordChild2, // #2 = $incr
/*52193*/   OPC_CheckType, MVT::i32,
/*52195*/   OPC_Scope, 13, /*->52210*/ // 3 children in Scope
/*52197*/     OPC_CheckPredicate, 107, // Predicate_atomic_load_nand_8
/*52199*/     OPC_EmitMergeInputChains1_0,
/*52200*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52210*/   /*Scope*/ 13, /*->52224*/
/*52211*/     OPC_CheckPredicate, 108, // Predicate_atomic_load_nand_16
/*52213*/     OPC_EmitMergeInputChains1_0,
/*52214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52224*/   /*Scope*/ 13, /*->52238*/
/*52225*/     OPC_CheckPredicate, 109, // Predicate_atomic_load_nand_32
/*52227*/     OPC_EmitMergeInputChains1_0,
/*52228*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*52238*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->52294
/*52242*/   OPC_RecordMemRef,
/*52243*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*52244*/   OPC_RecordChild1, // #1 = $ptr
/*52245*/   OPC_CheckChild1Type, MVT::i32,
/*52247*/   OPC_RecordChild2, // #2 = $val
/*52248*/   OPC_CheckType, MVT::i32,
/*52250*/   OPC_Scope, 13, /*->52265*/ // 3 children in Scope
/*52252*/     OPC_CheckPredicate, 110, // Predicate_atomic_load_min_8
/*52254*/     OPC_EmitMergeInputChains1_0,
/*52255*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52265*/   /*Scope*/ 13, /*->52279*/
/*52266*/     OPC_CheckPredicate, 111, // Predicate_atomic_load_min_16
/*52268*/     OPC_EmitMergeInputChains1_0,
/*52269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52279*/   /*Scope*/ 13, /*->52293*/
/*52280*/     OPC_CheckPredicate, 112, // Predicate_atomic_load_min_32
/*52282*/     OPC_EmitMergeInputChains1_0,
/*52283*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52293*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->52349
/*52297*/   OPC_RecordMemRef,
/*52298*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*52299*/   OPC_RecordChild1, // #1 = $ptr
/*52300*/   OPC_CheckChild1Type, MVT::i32,
/*52302*/   OPC_RecordChild2, // #2 = $val
/*52303*/   OPC_CheckType, MVT::i32,
/*52305*/   OPC_Scope, 13, /*->52320*/ // 3 children in Scope
/*52307*/     OPC_CheckPredicate, 113, // Predicate_atomic_load_max_8
/*52309*/     OPC_EmitMergeInputChains1_0,
/*52310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52320*/   /*Scope*/ 13, /*->52334*/
/*52321*/     OPC_CheckPredicate, 114, // Predicate_atomic_load_max_16
/*52323*/     OPC_EmitMergeInputChains1_0,
/*52324*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52334*/   /*Scope*/ 13, /*->52348*/
/*52335*/     OPC_CheckPredicate, 115, // Predicate_atomic_load_max_32
/*52337*/     OPC_EmitMergeInputChains1_0,
/*52338*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52348*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->52404
/*52352*/   OPC_RecordMemRef,
/*52353*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*52354*/   OPC_RecordChild1, // #1 = $ptr
/*52355*/   OPC_CheckChild1Type, MVT::i32,
/*52357*/   OPC_RecordChild2, // #2 = $val
/*52358*/   OPC_CheckType, MVT::i32,
/*52360*/   OPC_Scope, 13, /*->52375*/ // 3 children in Scope
/*52362*/     OPC_CheckPredicate, 116, // Predicate_atomic_load_umin_8
/*52364*/     OPC_EmitMergeInputChains1_0,
/*52365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52375*/   /*Scope*/ 13, /*->52389*/
/*52376*/     OPC_CheckPredicate, 117, // Predicate_atomic_load_umin_16
/*52378*/     OPC_EmitMergeInputChains1_0,
/*52379*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52389*/   /*Scope*/ 13, /*->52403*/
/*52390*/     OPC_CheckPredicate, 118, // Predicate_atomic_load_umin_32
/*52392*/     OPC_EmitMergeInputChains1_0,
/*52393*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52403*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->52459
/*52407*/   OPC_RecordMemRef,
/*52408*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*52409*/   OPC_RecordChild1, // #1 = $ptr
/*52410*/   OPC_CheckChild1Type, MVT::i32,
/*52412*/   OPC_RecordChild2, // #2 = $val
/*52413*/   OPC_CheckType, MVT::i32,
/*52415*/   OPC_Scope, 13, /*->52430*/ // 3 children in Scope
/*52417*/     OPC_CheckPredicate, 119, // Predicate_atomic_load_umax_8
/*52419*/     OPC_EmitMergeInputChains1_0,
/*52420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52430*/   /*Scope*/ 13, /*->52444*/
/*52431*/     OPC_CheckPredicate, 120, // Predicate_atomic_load_umax_16
/*52433*/     OPC_EmitMergeInputChains1_0,
/*52434*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52444*/   /*Scope*/ 13, /*->52458*/
/*52445*/     OPC_CheckPredicate, 121, // Predicate_atomic_load_umax_32
/*52447*/     OPC_EmitMergeInputChains1_0,
/*52448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*52458*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->52514
/*52462*/   OPC_RecordMemRef,
/*52463*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*52464*/   OPC_RecordChild1, // #1 = $ptr
/*52465*/   OPC_CheckChild1Type, MVT::i32,
/*52467*/   OPC_RecordChild2, // #2 = $new
/*52468*/   OPC_CheckType, MVT::i32,
/*52470*/   OPC_Scope, 13, /*->52485*/ // 3 children in Scope
/*52472*/     OPC_CheckPredicate, 122, // Predicate_atomic_swap_8
/*52474*/     OPC_EmitMergeInputChains1_0,
/*52475*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*52485*/   /*Scope*/ 13, /*->52499*/
/*52486*/     OPC_CheckPredicate, 123, // Predicate_atomic_swap_16
/*52488*/     OPC_EmitMergeInputChains1_0,
/*52489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*52499*/   /*Scope*/ 13, /*->52513*/
/*52500*/     OPC_CheckPredicate, 124, // Predicate_atomic_swap_32
/*52502*/     OPC_EmitMergeInputChains1_0,
/*52503*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*52513*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->52573
/*52517*/   OPC_RecordMemRef,
/*52518*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*52519*/   OPC_RecordChild1, // #1 = $ptr
/*52520*/   OPC_CheckChild1Type, MVT::i32,
/*52522*/   OPC_RecordChild2, // #2 = $old
/*52523*/   OPC_RecordChild3, // #3 = $new
/*52524*/   OPC_CheckType, MVT::i32,
/*52526*/   OPC_Scope, 14, /*->52542*/ // 3 children in Scope
/*52528*/     OPC_CheckPredicate, 125, // Predicate_atomic_cmp_swap_8
/*52530*/     OPC_EmitMergeInputChains1_0,
/*52531*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*52542*/   /*Scope*/ 14, /*->52557*/
/*52543*/     OPC_CheckPredicate, 126, // Predicate_atomic_cmp_swap_16
/*52545*/     OPC_EmitMergeInputChains1_0,
/*52546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*52557*/   /*Scope*/ 14, /*->52572*/
/*52558*/     OPC_CheckPredicate, 127, // Predicate_atomic_cmp_swap_32
/*52560*/     OPC_EmitMergeInputChains1_0,
/*52561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*52572*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->52616
/*52576*/   OPC_CaptureGlueInput,
/*52577*/   OPC_RecordChild0, // #0 = $Rm
/*52578*/   OPC_CheckType, MVT::i32,
/*52580*/   OPC_Scope, 10, /*->52592*/ // 2 children in Scope
/*52582*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*52592*/   /*Scope*/ 22, /*->52615*/
/*52593*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52595*/     OPC_EmitInteger, MVT::i32, 14, 
/*52598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*52615*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->52656
/*52619*/   OPC_RecordChild0, // #0 = $src
/*52620*/   OPC_CheckType, MVT::i32,
/*52622*/   OPC_Scope, 11, /*->52635*/ // 2 children in Scope
/*52624*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52626*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*52635*/   /*Scope*/ 19, /*->52655*/
/*52636*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52638*/     OPC_EmitInteger, MVT::i32, 14, 
/*52641*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52644*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*52655*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->52696
/*52659*/   OPC_RecordChild0, // #0 = $src
/*52660*/   OPC_CheckType, MVT::i32,
/*52662*/   OPC_Scope, 11, /*->52675*/ // 2 children in Scope
/*52664*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52666*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*52675*/   /*Scope*/ 19, /*->52695*/
/*52676*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52678*/     OPC_EmitInteger, MVT::i32, 14, 
/*52681*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52684*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*52695*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->52745
/*52699*/   OPC_RecordChild0, // #0 = $Rn
/*52700*/   OPC_RecordChild1, // #1 = $Rm
/*52701*/   OPC_CheckType, MVT::i32,
/*52703*/   OPC_Scope, 19, /*->52724*/ // 2 children in Scope
/*52705*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*52707*/     OPC_EmitInteger, MVT::i32, 14, 
/*52710*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52713*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*52724*/   /*Scope*/ 19, /*->52744*/
/*52725*/     OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*52727*/     OPC_EmitInteger, MVT::i32, 14, 
/*52730*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52733*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52744*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::SDIV),// ->52794
/*52748*/   OPC_RecordChild0, // #0 = $Rn
/*52749*/   OPC_RecordChild1, // #1 = $Rm
/*52750*/   OPC_CheckType, MVT::i32,
/*52752*/   OPC_Scope, 19, /*->52773*/ // 2 children in Scope
/*52754*/     OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*52756*/     OPC_EmitInteger, MVT::i32, 14, 
/*52759*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52762*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*52773*/   /*Scope*/ 19, /*->52793*/
/*52774*/     OPC_CheckPatternPredicate, 42, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*52776*/     OPC_EmitInteger, MVT::i32, 14, 
/*52779*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52782*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52793*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::UDIV),// ->52843
/*52797*/   OPC_RecordChild0, // #0 = $Rn
/*52798*/   OPC_RecordChild1, // #1 = $Rm
/*52799*/   OPC_CheckType, MVT::i32,
/*52801*/   OPC_Scope, 19, /*->52822*/ // 2 children in Scope
/*52803*/     OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*52805*/     OPC_EmitInteger, MVT::i32, 14, 
/*52808*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52811*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*52822*/   /*Scope*/ 19, /*->52842*/
/*52823*/     OPC_CheckPatternPredicate, 42, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*52825*/     OPC_EmitInteger, MVT::i32, 14, 
/*52828*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52842*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,1/*165*/,  TARGET_VAL(ISD::CTLZ),// ->53012
/*52847*/   OPC_RecordChild0, // #0 = $Rm
/*52848*/   OPC_SwitchType /*7 cases */, 40,  MVT::i32,// ->52891
/*52851*/     OPC_Scope, 18, /*->52871*/ // 2 children in Scope
/*52853*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*52855*/       OPC_EmitInteger, MVT::i32, 14, 
/*52858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (CLZ:i32 GPR:i32:$Rm)
/*52871*/     /*Scope*/ 18, /*->52890*/
/*52872*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52874*/       OPC_EmitInteger, MVT::i32, 14, 
/*52877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*52890*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v8i8,// ->52911
/*52893*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52895*/     OPC_EmitInteger, MVT::i32, 14, 
/*52898*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52901*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->52931
/*52913*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52915*/     OPC_EmitInteger, MVT::i32, 14, 
/*52918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->52951
/*52933*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52935*/     OPC_EmitInteger, MVT::i32, 14, 
/*52938*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->52971
/*52953*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52955*/     OPC_EmitInteger, MVT::i32, 14, 
/*52958*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52961*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->52991
/*52973*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52975*/     OPC_EmitInteger, MVT::i32, 14, 
/*52978*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52981*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->53011
/*52993*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52995*/     OPC_EmitInteger, MVT::i32, 14, 
/*52998*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53001*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->53058
/*53015*/   OPC_RecordChild0, // #0 = $Rm
/*53016*/   OPC_CheckType, MVT::i32,
/*53018*/   OPC_Scope, 18, /*->53038*/ // 2 children in Scope
/*53020*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*53022*/     OPC_EmitInteger, MVT::i32, 14, 
/*53025*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53028*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*53038*/   /*Scope*/ 18, /*->53057*/
/*53039*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53041*/     OPC_EmitInteger, MVT::i32, 14, 
/*53044*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53047*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*53057*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->53123
/*53061*/   OPC_RecordChild0, // #0 = $Rm
/*53062*/   OPC_CheckType, MVT::i32,
/*53064*/   OPC_Scope, 18, /*->53084*/ // 3 children in Scope
/*53066*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*53068*/     OPC_EmitInteger, MVT::i32, 14, 
/*53071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*53084*/   /*Scope*/ 18, /*->53103*/
/*53085*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*53087*/     OPC_EmitInteger, MVT::i32, 14, 
/*53090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53093*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*53103*/   /*Scope*/ 18, /*->53122*/
/*53104*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53106*/     OPC_EmitInteger, MVT::i32, 14, 
/*53109*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*53122*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->53148
/*53126*/   OPC_CheckType, MVT::i32,
/*53128*/   OPC_Scope, 7, /*->53137*/ // 2 children in Scope
/*53130*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*53137*/   /*Scope*/ 9, /*->53147*/
/*53138*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*53140*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*53147*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->53179
/*53151*/   OPC_CaptureGlueInput,
/*53152*/   OPC_RecordChild0, // #0 = $Rn
/*53153*/   OPC_RecordChild1, // #1 = $Rm
/*53154*/   OPC_CheckType, MVT::i32,
/*53156*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53158*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53161*/   OPC_EmitInteger, MVT::i32, 14, 
/*53164*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53167*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->53210
/*53182*/   OPC_CaptureGlueInput,
/*53183*/   OPC_RecordChild0, // #0 = $Rn
/*53184*/   OPC_RecordChild1, // #1 = $Rm
/*53185*/   OPC_CheckType, MVT::i32,
/*53187*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53189*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53192*/   OPC_EmitInteger, MVT::i32, 14, 
/*53195*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53198*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->53240
/*53213*/   OPC_RecordChild0, // #0 = $lhs
/*53214*/   OPC_RecordChild1, // #1 = $rhs
/*53215*/   OPC_CheckType, MVT::i32,
/*53217*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53219*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53222*/   OPC_EmitInteger, MVT::i32, 14, 
/*53225*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53228*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 60|128,3/*444*/,  TARGET_VAL(ISD::BITCAST),// ->53688
/*53244*/   OPC_RecordChild0, // #0 = $Sn
/*53245*/   OPC_Scope, 22, /*->53269*/ // 14 children in Scope
/*53247*/     OPC_CheckChild0Type, MVT::f32,
/*53249*/     OPC_CheckType, MVT::i32,
/*53251*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*53253*/     OPC_EmitInteger, MVT::i32, 14, 
/*53256*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53259*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*53269*/   /*Scope*/ 29, /*->53299*/
/*53270*/     OPC_CheckChild0Type, MVT::v1i64,
/*53272*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->53278
/*53275*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->53283
/*53280*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->53288
/*53285*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->53293
/*53290*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->53298
/*53295*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*53299*/   /*Scope*/ 29, /*->53329*/
/*53300*/     OPC_CheckChild0Type, MVT::v2i32,
/*53302*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->53308
/*53305*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->53313
/*53310*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->53318
/*53315*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->53323
/*53320*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->53328
/*53325*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*53329*/   /*Scope*/ 29, /*->53359*/
/*53330*/     OPC_CheckChild0Type, MVT::v4i16,
/*53332*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->53338
/*53335*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->53343
/*53340*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->53348
/*53345*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->53353
/*53350*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->53358
/*53355*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*53359*/   /*Scope*/ 29, /*->53389*/
/*53360*/     OPC_CheckChild0Type, MVT::v8i8,
/*53362*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->53368
/*53365*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->53373
/*53370*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->53378
/*53375*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->53383
/*53380*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->53388
/*53385*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*53389*/   /*Scope*/ 29, /*->53419*/
/*53390*/     OPC_CheckChild0Type, MVT::v2f32,
/*53392*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->53398
/*53395*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->53403
/*53400*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->53408
/*53405*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->53413
/*53410*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->53418
/*53415*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*53419*/   /*Scope*/ 57, /*->53477*/
/*53420*/     OPC_CheckChild0Type, MVT::i32,
/*53422*/     OPC_CheckType, MVT::f32,
/*53424*/     OPC_Scope, 18, /*->53444*/ // 2 children in Scope
/*53426*/       OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*53428*/       OPC_EmitInteger, MVT::i32, 14, 
/*53431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*53444*/     /*Scope*/ 31, /*->53476*/
/*53445*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*53447*/       OPC_EmitInteger, MVT::i32, 14, 
/*53450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53453*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*53464*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53467*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*53476*/     0, /*End of Scope*/
/*53477*/   /*Scope*/ 29, /*->53507*/
/*53478*/     OPC_CheckChild0Type, MVT::f64,
/*53480*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->53486
/*53483*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->53491
/*53488*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->53496
/*53493*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->53501
/*53498*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->53506
/*53503*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*53507*/   /*Scope*/ 29, /*->53537*/
/*53508*/     OPC_CheckChild0Type, MVT::v4i32,
/*53510*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53516
/*53513*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53521
/*53518*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53526
/*53523*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53531
/*53528*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53536
/*53533*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53537*/   /*Scope*/ 29, /*->53567*/
/*53538*/     OPC_CheckChild0Type, MVT::v8i16,
/*53540*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53546
/*53543*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->53551
/*53548*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53556
/*53553*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53561
/*53558*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53566
/*53563*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53567*/   /*Scope*/ 29, /*->53597*/
/*53568*/     OPC_CheckChild0Type, MVT::v16i8,
/*53570*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53576
/*53573*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->53581
/*53578*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53586
/*53583*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53591
/*53588*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53596
/*53593*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53597*/   /*Scope*/ 29, /*->53627*/
/*53598*/     OPC_CheckChild0Type, MVT::v2f64,
/*53600*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53606
/*53603*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->53611
/*53608*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53616
/*53613*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53621
/*53618*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53626
/*53623*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*53627*/   /*Scope*/ 29, /*->53657*/
/*53628*/     OPC_CheckChild0Type, MVT::v4f32,
/*53630*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->53636
/*53633*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->53641
/*53638*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53646
/*53643*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53651
/*53648*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53656
/*53653*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53657*/   /*Scope*/ 29, /*->53687*/
/*53658*/     OPC_CheckChild0Type, MVT::v2i64,
/*53660*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->53666
/*53663*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->53671
/*53668*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->53676
/*53673*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->53681
/*53678*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->53686
/*53683*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*53687*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP32_TO_FP16),// ->53724
/*53691*/   OPC_RecordChild0, // #0 = $a
/*53692*/   OPC_CheckChild0Type, MVT::f32,
/*53694*/   OPC_CheckType, MVT::i32,
/*53696*/   OPC_EmitInteger, MVT::i32, 14, 
/*53699*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53702*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*53712*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*53715*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->53803
/*53727*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*53728*/   OPC_RecordChild1, // #1 = $src
/*53729*/   OPC_CheckChild1Type, MVT::i32,
/*53731*/   OPC_RecordChild2, // #2 = $val
/*53732*/   OPC_CheckChild2Type, MVT::i32,
/*53734*/   OPC_CheckType, MVT::i32,
/*53736*/   OPC_Scope, 12, /*->53750*/ // 5 children in Scope
/*53738*/     OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*53740*/     OPC_EmitMergeInputChains1_0,
/*53741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*53750*/   /*Scope*/ 12, /*->53763*/
/*53751*/     OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*53753*/     OPC_EmitMergeInputChains1_0,
/*53754*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*53763*/   /*Scope*/ 12, /*->53776*/
/*53764*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53766*/     OPC_EmitMergeInputChains1_0,
/*53767*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*53776*/   /*Scope*/ 12, /*->53789*/
/*53777*/     OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*53779*/     OPC_EmitMergeInputChains1_0,
/*53780*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*53789*/   /*Scope*/ 12, /*->53802*/
/*53790*/     OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*53792*/     OPC_EmitMergeInputChains1_0,
/*53793*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*53802*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,16/*2170*/,  TARGET_VAL(ISD::FADD),// ->55977
/*53807*/   OPC_Scope, 113, /*->53922*/ // 16 children in Scope
/*53809*/     OPC_MoveChild, 0,
/*53811*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53814*/     OPC_MoveChild, 0,
/*53816*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53819*/     OPC_RecordChild0, // #0 = $Dn
/*53820*/     OPC_RecordChild1, // #1 = $Dm
/*53821*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*53823*/     OPC_MoveParent,
/*53824*/     OPC_MoveParent,
/*53825*/     OPC_RecordChild1, // #2 = $Ddin
/*53826*/     OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*53828*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->53875
/*53831*/       OPC_Scope, 20, /*->53853*/ // 2 children in Scope
/*53833*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53835*/         OPC_EmitInteger, MVT::i32, 14, 
/*53838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53841*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53853*/       /*Scope*/ 20, /*->53874*/
/*53854*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53856*/         OPC_EmitInteger, MVT::i32, 14, 
/*53859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53874*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->53921
/*53877*/       OPC_Scope, 20, /*->53899*/ // 2 children in Scope
/*53879*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53881*/         OPC_EmitInteger, MVT::i32, 14, 
/*53884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53887*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*53899*/       /*Scope*/ 20, /*->53920*/
/*53900*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53902*/         OPC_EmitInteger, MVT::i32, 14, 
/*53905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*53920*/       0, /*End of Scope*/
              0, // EndSwitchType
/*53922*/   /*Scope*/ 113, /*->54036*/
/*53923*/     OPC_RecordChild0, // #0 = $Ddin
/*53924*/     OPC_MoveChild, 1,
/*53926*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53929*/     OPC_MoveChild, 0,
/*53931*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53934*/     OPC_RecordChild0, // #1 = $Dn
/*53935*/     OPC_RecordChild1, // #2 = $Dm
/*53936*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*53938*/     OPC_MoveParent,
/*53939*/     OPC_MoveParent,
/*53940*/     OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*53942*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->53989
/*53945*/       OPC_Scope, 20, /*->53967*/ // 2 children in Scope
/*53947*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53949*/         OPC_EmitInteger, MVT::i32, 14, 
/*53952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53967*/       /*Scope*/ 20, /*->53988*/
/*53968*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53970*/         OPC_EmitInteger, MVT::i32, 14, 
/*53973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53988*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->54035
/*53991*/       OPC_Scope, 20, /*->54013*/ // 2 children in Scope
/*53993*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53995*/         OPC_EmitInteger, MVT::i32, 14, 
/*53998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*54013*/       /*Scope*/ 20, /*->54034*/
/*54014*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54016*/         OPC_EmitInteger, MVT::i32, 14, 
/*54019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*54034*/       0, /*End of Scope*/
              0, // EndSwitchType
/*54036*/   /*Scope*/ 59, /*->54096*/
/*54037*/     OPC_MoveChild, 0,
/*54039*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54042*/     OPC_RecordChild0, // #0 = $Dn
/*54043*/     OPC_RecordChild1, // #1 = $Dm
/*54044*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*54046*/     OPC_MoveParent,
/*54047*/     OPC_RecordChild1, // #2 = $Ddin
/*54048*/     OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*54050*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54073
/*54053*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54055*/       OPC_EmitInteger, MVT::i32, 14, 
/*54058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54095
/*54075*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54077*/       OPC_EmitInteger, MVT::i32, 14, 
/*54080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54096*/   /*Scope*/ 59, /*->54156*/
/*54097*/     OPC_RecordChild0, // #0 = $dstin
/*54098*/     OPC_MoveChild, 1,
/*54100*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54103*/     OPC_RecordChild0, // #1 = $a
/*54104*/     OPC_RecordChild1, // #2 = $b
/*54105*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*54107*/     OPC_MoveParent,
/*54108*/     OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*54110*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54133
/*54113*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54115*/       OPC_EmitInteger, MVT::i32, 14, 
/*54118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->54155
/*54135*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54137*/       OPC_EmitInteger, MVT::i32, 14, 
/*54140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*54156*/   /*Scope*/ 59, /*->54216*/
/*54157*/     OPC_MoveChild, 0,
/*54159*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54162*/     OPC_RecordChild0, // #0 = $Dn
/*54163*/     OPC_RecordChild1, // #1 = $Dm
/*54164*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*54166*/     OPC_MoveParent,
/*54167*/     OPC_RecordChild1, // #2 = $Ddin
/*54168*/     OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*54170*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54193
/*54173*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54175*/       OPC_EmitInteger, MVT::i32, 14, 
/*54178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54215
/*54195*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54197*/       OPC_EmitInteger, MVT::i32, 14, 
/*54200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54216*/   /*Scope*/ 97|128,2/*353*/, /*->54571*/
/*54218*/     OPC_RecordChild0, // #0 = $dstin
/*54219*/     OPC_MoveChild, 1,
/*54221*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54224*/     OPC_RecordChild0, // #1 = $a
/*54225*/     OPC_RecordChild1, // #2 = $b
/*54226*/     OPC_Scope, 51, /*->54279*/ // 2 children in Scope
/*54228*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*54230*/       OPC_MoveParent,
/*54231*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*54233*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54256
/*54236*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54238*/         OPC_EmitInteger, MVT::i32, 14, 
/*54241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54244*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->54278
/*54258*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54260*/         OPC_EmitInteger, MVT::i32, 14, 
/*54263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*54279*/     /*Scope*/ 33|128,2/*289*/, /*->54570*/
/*54281*/       OPC_MoveParent,
/*54282*/       OPC_CheckType, MVT::f32,
/*54284*/       OPC_Scope, 12|128,1/*140*/, /*->54427*/ // 2 children in Scope
/*54287*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54289*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*54296*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54299*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*54308*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54311*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*54321*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*54328*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54331*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*54340*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54343*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*54353*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*54360*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54363*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*54372*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54375*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*54385*/         OPC_EmitInteger, MVT::i32, 14, 
/*54388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54391*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*54403*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54406*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*54415*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54418*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*54427*/       /*Scope*/ 12|128,1/*140*/, /*->54569*/
/*54429*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54431*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*54438*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54441*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*54450*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54453*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*54463*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*54470*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54473*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*54482*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54485*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*54495*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*54502*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54505*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*54514*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54517*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*54527*/         OPC_EmitInteger, MVT::i32, 14, 
/*54530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54533*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*54545*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54548*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*54557*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54560*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*54569*/       0, /*End of Scope*/
/*54570*/     0, /*End of Scope*/
/*54571*/   /*Scope*/ 41|128,2/*297*/, /*->54870*/
/*54573*/     OPC_MoveChild, 0,
/*54575*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54578*/     OPC_RecordChild0, // #0 = $a
/*54579*/     OPC_RecordChild1, // #1 = $b
/*54580*/     OPC_MoveParent,
/*54581*/     OPC_RecordChild1, // #2 = $acc
/*54582*/     OPC_CheckType, MVT::f32,
/*54584*/     OPC_Scope, 12|128,1/*140*/, /*->54727*/ // 2 children in Scope
/*54587*/       OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54589*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*54596*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54599*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*54608*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54611*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*54621*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*54628*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54631*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*54640*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54643*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*54653*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*54660*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54663*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*54672*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54675*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*54685*/       OPC_EmitInteger, MVT::i32, 14, 
/*54688*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54691*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*54703*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54706*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*54715*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54718*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*54727*/     /*Scope*/ 12|128,1/*140*/, /*->54869*/
/*54729*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54731*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*54738*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54741*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*54750*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54753*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*54763*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*54770*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54773*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*54782*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54785*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*54795*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*54802*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54805*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*54814*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54817*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*54827*/       OPC_EmitInteger, MVT::i32, 14, 
/*54830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54833*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*54845*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54848*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*54857*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54860*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*54869*/     0, /*End of Scope*/
/*54870*/   /*Scope*/ 38|128,2/*294*/, /*->55166*/
/*54872*/     OPC_RecordChild0, // #0 = $Dn
/*54873*/     OPC_Scope, 29|128,1/*157*/, /*->55033*/ // 2 children in Scope
/*54876*/       OPC_RecordChild1, // #1 = $Dm
/*54877*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->54899
/*54880*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*54882*/         OPC_EmitInteger, MVT::i32, 14, 
/*54885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->55032
/*54902*/         OPC_Scope, 19, /*->54923*/ // 2 children in Scope
/*54904*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*54906*/           OPC_EmitInteger, MVT::i32, 14, 
/*54909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54912*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*54923*/         /*Scope*/ 107, /*->55031*/
/*54924*/           OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*54926*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*54933*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54936*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*54945*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54948*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*54958*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*54965*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54968*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*54977*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54980*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*54990*/           OPC_EmitInteger, MVT::i32, 14, 
/*54993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54996*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*55007*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55010*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*55019*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55022*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*55031*/         0, /*End of Scope*/
                0, // EndSwitchType
/*55033*/     /*Scope*/ 2|128,1/*130*/, /*->55165*/
/*55035*/       OPC_MoveChild, 1,
/*55037*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55040*/       OPC_Scope, 74, /*->55116*/ // 2 children in Scope
/*55042*/         OPC_RecordChild0, // #1 = $Vn
/*55043*/         OPC_MoveChild, 1,
/*55045*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55048*/         OPC_RecordChild0, // #2 = $Vm
/*55049*/         OPC_CheckChild0Type, MVT::v2f32,
/*55051*/         OPC_RecordChild1, // #3 = $lane
/*55052*/         OPC_MoveChild, 1,
/*55054*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55057*/         OPC_MoveParent,
/*55058*/         OPC_MoveParent,
/*55059*/         OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55061*/         OPC_MoveParent,
/*55062*/         OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55064*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->55090
/*55067*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55069*/           OPC_EmitConvertToTarget, 3,
/*55071*/           OPC_EmitInteger, MVT::i32, 14, 
/*55074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55077*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->55115
/*55092*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55094*/           OPC_EmitConvertToTarget, 3,
/*55096*/           OPC_EmitInteger, MVT::i32, 14, 
/*55099*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55102*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*55116*/       /*Scope*/ 47, /*->55164*/
/*55117*/         OPC_MoveChild, 0,
/*55119*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55122*/         OPC_RecordChild0, // #1 = $Vm
/*55123*/         OPC_CheckChild0Type, MVT::v2f32,
/*55125*/         OPC_RecordChild1, // #2 = $lane
/*55126*/         OPC_MoveChild, 1,
/*55128*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55131*/         OPC_MoveParent,
/*55132*/         OPC_MoveParent,
/*55133*/         OPC_RecordChild1, // #3 = $Vn
/*55134*/         OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55136*/         OPC_MoveParent,
/*55137*/         OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55139*/         OPC_CheckType, MVT::v2f32,
/*55141*/         OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55143*/         OPC_EmitConvertToTarget, 2,
/*55145*/         OPC_EmitInteger, MVT::i32, 14, 
/*55148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55164*/       0, /*End of Scope*/
/*55165*/     0, /*End of Scope*/
/*55166*/   /*Scope*/ 105, /*->55272*/
/*55167*/     OPC_MoveChild, 0,
/*55169*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55172*/     OPC_Scope, 48, /*->55222*/ // 2 children in Scope
/*55174*/       OPC_RecordChild0, // #0 = $Vn
/*55175*/       OPC_MoveChild, 1,
/*55177*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55180*/       OPC_RecordChild0, // #1 = $Vm
/*55181*/       OPC_CheckChild0Type, MVT::v2f32,
/*55183*/       OPC_RecordChild1, // #2 = $lane
/*55184*/       OPC_MoveChild, 1,
/*55186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55189*/       OPC_MoveParent,
/*55190*/       OPC_MoveParent,
/*55191*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55193*/       OPC_MoveParent,
/*55194*/       OPC_RecordChild1, // #3 = $src1
/*55195*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55197*/       OPC_CheckType, MVT::v2f32,
/*55199*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55201*/       OPC_EmitConvertToTarget, 2,
/*55203*/       OPC_EmitInteger, MVT::i32, 14, 
/*55206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55209*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55222*/     /*Scope*/ 48, /*->55271*/
/*55223*/       OPC_MoveChild, 0,
/*55225*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55228*/       OPC_RecordChild0, // #0 = $Vm
/*55229*/       OPC_CheckChild0Type, MVT::v2f32,
/*55231*/       OPC_RecordChild1, // #1 = $lane
/*55232*/       OPC_MoveChild, 1,
/*55234*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55237*/       OPC_MoveParent,
/*55238*/       OPC_MoveParent,
/*55239*/       OPC_RecordChild1, // #2 = $Vn
/*55240*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55242*/       OPC_MoveParent,
/*55243*/       OPC_RecordChild1, // #3 = $src1
/*55244*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55246*/       OPC_CheckType, MVT::v2f32,
/*55248*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55250*/       OPC_EmitConvertToTarget, 1,
/*55252*/       OPC_EmitInteger, MVT::i32, 14, 
/*55255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55271*/     0, /*End of Scope*/
/*55272*/   /*Scope*/ 53, /*->55326*/
/*55273*/     OPC_RecordChild0, // #0 = $src1
/*55274*/     OPC_MoveChild, 1,
/*55276*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55279*/     OPC_MoveChild, 0,
/*55281*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55284*/     OPC_RecordChild0, // #1 = $Vm
/*55285*/     OPC_CheckChild0Type, MVT::v2f32,
/*55287*/     OPC_RecordChild1, // #2 = $lane
/*55288*/     OPC_MoveChild, 1,
/*55290*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55293*/     OPC_MoveParent,
/*55294*/     OPC_MoveParent,
/*55295*/     OPC_RecordChild1, // #3 = $Vn
/*55296*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55298*/     OPC_MoveParent,
/*55299*/     OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55301*/     OPC_CheckType, MVT::v4f32,
/*55303*/     OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55305*/     OPC_EmitConvertToTarget, 2,
/*55307*/     OPC_EmitInteger, MVT::i32, 14, 
/*55310*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55313*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55326*/   /*Scope*/ 105, /*->55432*/
/*55327*/     OPC_MoveChild, 0,
/*55329*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55332*/     OPC_Scope, 48, /*->55382*/ // 2 children in Scope
/*55334*/       OPC_RecordChild0, // #0 = $Vn
/*55335*/       OPC_MoveChild, 1,
/*55337*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55340*/       OPC_RecordChild0, // #1 = $Vm
/*55341*/       OPC_CheckChild0Type, MVT::v2f32,
/*55343*/       OPC_RecordChild1, // #2 = $lane
/*55344*/       OPC_MoveChild, 1,
/*55346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55349*/       OPC_MoveParent,
/*55350*/       OPC_MoveParent,
/*55351*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55353*/       OPC_MoveParent,
/*55354*/       OPC_RecordChild1, // #3 = $src1
/*55355*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55357*/       OPC_CheckType, MVT::v4f32,
/*55359*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55361*/       OPC_EmitConvertToTarget, 2,
/*55363*/       OPC_EmitInteger, MVT::i32, 14, 
/*55366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55382*/     /*Scope*/ 48, /*->55431*/
/*55383*/       OPC_MoveChild, 0,
/*55385*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55388*/       OPC_RecordChild0, // #0 = $Vm
/*55389*/       OPC_CheckChild0Type, MVT::v2f32,
/*55391*/       OPC_RecordChild1, // #1 = $lane
/*55392*/       OPC_MoveChild, 1,
/*55394*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55397*/       OPC_MoveParent,
/*55398*/       OPC_MoveParent,
/*55399*/       OPC_RecordChild1, // #2 = $Vn
/*55400*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55402*/       OPC_MoveParent,
/*55403*/       OPC_RecordChild1, // #3 = $src1
/*55404*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55406*/       OPC_CheckType, MVT::v4f32,
/*55408*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55410*/       OPC_EmitConvertToTarget, 1,
/*55412*/       OPC_EmitInteger, MVT::i32, 14, 
/*55415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55431*/     0, /*End of Scope*/
/*55432*/   /*Scope*/ 10|128,1/*138*/, /*->55572*/
/*55434*/     OPC_RecordChild0, // #0 = $src1
/*55435*/     OPC_MoveChild, 1,
/*55437*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55440*/     OPC_Scope, 64, /*->55506*/ // 2 children in Scope
/*55442*/       OPC_RecordChild0, // #1 = $src2
/*55443*/       OPC_MoveChild, 1,
/*55445*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55448*/       OPC_RecordChild0, // #2 = $src3
/*55449*/       OPC_CheckChild0Type, MVT::v4f32,
/*55451*/       OPC_RecordChild1, // #3 = $lane
/*55452*/       OPC_MoveChild, 1,
/*55454*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55457*/       OPC_MoveParent,
/*55458*/       OPC_MoveParent,
/*55459*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55461*/       OPC_MoveParent,
/*55462*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55464*/       OPC_CheckType, MVT::v4f32,
/*55466*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55468*/       OPC_EmitConvertToTarget, 3,
/*55470*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*55473*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*55482*/       OPC_EmitConvertToTarget, 3,
/*55484*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*55487*/       OPC_EmitInteger, MVT::i32, 14, 
/*55490*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55493*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55506*/     /*Scope*/ 64, /*->55571*/
/*55507*/       OPC_MoveChild, 0,
/*55509*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55512*/       OPC_RecordChild0, // #1 = $src3
/*55513*/       OPC_CheckChild0Type, MVT::v4f32,
/*55515*/       OPC_RecordChild1, // #2 = $lane
/*55516*/       OPC_MoveChild, 1,
/*55518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55521*/       OPC_MoveParent,
/*55522*/       OPC_MoveParent,
/*55523*/       OPC_RecordChild1, // #3 = $src2
/*55524*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55526*/       OPC_MoveParent,
/*55527*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55529*/       OPC_CheckType, MVT::v4f32,
/*55531*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55533*/       OPC_EmitConvertToTarget, 2,
/*55535*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*55538*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*55547*/       OPC_EmitConvertToTarget, 2,
/*55549*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*55552*/       OPC_EmitInteger, MVT::i32, 14, 
/*55555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55571*/     0, /*End of Scope*/
/*55572*/   /*Scope*/ 11|128,1/*139*/, /*->55713*/
/*55574*/     OPC_MoveChild, 0,
/*55576*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55579*/     OPC_Scope, 65, /*->55646*/ // 2 children in Scope
/*55581*/       OPC_RecordChild0, // #0 = $src2
/*55582*/       OPC_MoveChild, 1,
/*55584*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55587*/       OPC_RecordChild0, // #1 = $src3
/*55588*/       OPC_CheckChild0Type, MVT::v4f32,
/*55590*/       OPC_RecordChild1, // #2 = $lane
/*55591*/       OPC_MoveChild, 1,
/*55593*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55596*/       OPC_MoveParent,
/*55597*/       OPC_MoveParent,
/*55598*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55600*/       OPC_MoveParent,
/*55601*/       OPC_RecordChild1, // #3 = $src1
/*55602*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55604*/       OPC_CheckType, MVT::v4f32,
/*55606*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55608*/       OPC_EmitConvertToTarget, 2,
/*55610*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*55613*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*55622*/       OPC_EmitConvertToTarget, 2,
/*55624*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*55627*/       OPC_EmitInteger, MVT::i32, 14, 
/*55630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55646*/     /*Scope*/ 65, /*->55712*/
/*55647*/       OPC_MoveChild, 0,
/*55649*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55652*/       OPC_RecordChild0, // #0 = $src3
/*55653*/       OPC_CheckChild0Type, MVT::v4f32,
/*55655*/       OPC_RecordChild1, // #1 = $lane
/*55656*/       OPC_MoveChild, 1,
/*55658*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55661*/       OPC_MoveParent,
/*55662*/       OPC_MoveParent,
/*55663*/       OPC_RecordChild1, // #2 = $src2
/*55664*/       OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55666*/       OPC_MoveParent,
/*55667*/       OPC_RecordChild1, // #3 = $src1
/*55668*/       OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55670*/       OPC_CheckType, MVT::v4f32,
/*55672*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55674*/       OPC_EmitConvertToTarget, 1,
/*55676*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*55679*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55688*/       OPC_EmitConvertToTarget, 1,
/*55690*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*55693*/       OPC_EmitInteger, MVT::i32, 14, 
/*55696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55712*/     0, /*End of Scope*/
/*55713*/   /*Scope*/ 107, /*->55821*/
/*55714*/     OPC_RecordChild0, // #0 = $src1
/*55715*/     OPC_MoveChild, 1,
/*55717*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55720*/     OPC_RecordChild0, // #1 = $Vn
/*55721*/     OPC_RecordChild1, // #2 = $Vm
/*55722*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55724*/     OPC_MoveParent,
/*55725*/     OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55727*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->55774
/*55730*/       OPC_Scope, 20, /*->55752*/ // 2 children in Scope
/*55732*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*55734*/         OPC_EmitInteger, MVT::i32, 14, 
/*55737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55752*/       /*Scope*/ 20, /*->55773*/
/*55753*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55755*/         OPC_EmitInteger, MVT::i32, 14, 
/*55758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55761*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55773*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->55820
/*55776*/       OPC_Scope, 20, /*->55798*/ // 2 children in Scope
/*55778*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*55780*/         OPC_EmitInteger, MVT::i32, 14, 
/*55783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55798*/       /*Scope*/ 20, /*->55819*/
/*55799*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55801*/         OPC_EmitInteger, MVT::i32, 14, 
/*55804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55819*/       0, /*End of Scope*/
              0, // EndSwitchType
/*55821*/   /*Scope*/ 107, /*->55929*/
/*55822*/     OPC_MoveChild, 0,
/*55824*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55827*/     OPC_RecordChild0, // #0 = $Vn
/*55828*/     OPC_RecordChild1, // #1 = $Vm
/*55829*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55831*/     OPC_MoveParent,
/*55832*/     OPC_RecordChild1, // #2 = $src1
/*55833*/     OPC_CheckPredicate, 129, // Predicate_fadd_mlx
/*55835*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->55882
/*55838*/       OPC_Scope, 20, /*->55860*/ // 2 children in Scope
/*55840*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*55842*/         OPC_EmitInteger, MVT::i32, 14, 
/*55845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55860*/       /*Scope*/ 20, /*->55881*/
/*55861*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55863*/         OPC_EmitInteger, MVT::i32, 14, 
/*55866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55881*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->55928
/*55884*/       OPC_Scope, 20, /*->55906*/ // 2 children in Scope
/*55886*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*55888*/         OPC_EmitInteger, MVT::i32, 14, 
/*55891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55906*/       /*Scope*/ 20, /*->55927*/
/*55907*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55909*/         OPC_EmitInteger, MVT::i32, 14, 
/*55912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55927*/       0, /*End of Scope*/
              0, // EndSwitchType
/*55929*/   /*Scope*/ 46, /*->55976*/
/*55930*/     OPC_RecordChild0, // #0 = $Vn
/*55931*/     OPC_RecordChild1, // #1 = $Vm
/*55932*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->55954
/*55935*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55937*/       OPC_EmitInteger, MVT::i32, 14, 
/*55940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->55975
/*55956*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55958*/       OPC_EmitInteger, MVT::i32, 14, 
/*55961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55976*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103|128,9/*1255*/,  TARGET_VAL(ISD::FSUB),// ->57236
/*55981*/   OPC_Scope, 113, /*->56096*/ // 6 children in Scope
/*55983*/     OPC_MoveChild, 0,
/*55985*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55988*/     OPC_MoveChild, 0,
/*55990*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55993*/     OPC_RecordChild0, // #0 = $Dn
/*55994*/     OPC_RecordChild1, // #1 = $Dm
/*55995*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*55997*/     OPC_MoveParent,
/*55998*/     OPC_MoveParent,
/*55999*/     OPC_RecordChild1, // #2 = $Ddin
/*56000*/     OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*56002*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->56049
/*56005*/       OPC_Scope, 20, /*->56027*/ // 2 children in Scope
/*56007*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*56009*/         OPC_EmitInteger, MVT::i32, 14, 
/*56012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*56027*/       /*Scope*/ 20, /*->56048*/
/*56028*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56030*/         OPC_EmitInteger, MVT::i32, 14, 
/*56033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*56048*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->56095
/*56051*/       OPC_Scope, 20, /*->56073*/ // 2 children in Scope
/*56053*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*56055*/         OPC_EmitInteger, MVT::i32, 14, 
/*56058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*56073*/       /*Scope*/ 20, /*->56094*/
/*56074*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56076*/         OPC_EmitInteger, MVT::i32, 14, 
/*56079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*56094*/       0, /*End of Scope*/
              0, // EndSwitchType
/*56096*/   /*Scope*/ 59, /*->56156*/
/*56097*/     OPC_RecordChild0, // #0 = $dstin
/*56098*/     OPC_MoveChild, 1,
/*56100*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56103*/     OPC_RecordChild0, // #1 = $a
/*56104*/     OPC_RecordChild1, // #2 = $b
/*56105*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*56107*/     OPC_MoveParent,
/*56108*/     OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*56110*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56133
/*56113*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*56115*/       OPC_EmitInteger, MVT::i32, 14, 
/*56118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->56155
/*56135*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*56137*/       OPC_EmitInteger, MVT::i32, 14, 
/*56140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*56156*/   /*Scope*/ 59, /*->56216*/
/*56157*/     OPC_MoveChild, 0,
/*56159*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56162*/     OPC_RecordChild0, // #0 = $Dn
/*56163*/     OPC_RecordChild1, // #1 = $Dm
/*56164*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*56166*/     OPC_MoveParent,
/*56167*/     OPC_RecordChild1, // #2 = $Ddin
/*56168*/     OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*56170*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56193
/*56173*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*56175*/       OPC_EmitInteger, MVT::i32, 14, 
/*56178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->56215
/*56195*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*56197*/       OPC_EmitInteger, MVT::i32, 14, 
/*56200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*56216*/   /*Scope*/ 59, /*->56276*/
/*56217*/     OPC_RecordChild0, // #0 = $dstin
/*56218*/     OPC_MoveChild, 1,
/*56220*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56223*/     OPC_RecordChild0, // #1 = $a
/*56224*/     OPC_RecordChild1, // #2 = $b
/*56225*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*56227*/     OPC_MoveParent,
/*56228*/     OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*56230*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56253
/*56233*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56235*/       OPC_EmitInteger, MVT::i32, 14, 
/*56238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->56275
/*56255*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56257*/       OPC_EmitInteger, MVT::i32, 14, 
/*56260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*56276*/   /*Scope*/ 59, /*->56336*/
/*56277*/     OPC_MoveChild, 0,
/*56279*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56282*/     OPC_RecordChild0, // #0 = $Dn
/*56283*/     OPC_RecordChild1, // #1 = $Dm
/*56284*/     OPC_CheckPredicate, 128, // Predicate_fmul_su
/*56286*/     OPC_MoveParent,
/*56287*/     OPC_RecordChild1, // #2 = $Ddin
/*56288*/     OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*56290*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56313
/*56293*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56295*/       OPC_EmitInteger, MVT::i32, 14, 
/*56298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->56335
/*56315*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56317*/       OPC_EmitInteger, MVT::i32, 14, 
/*56320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*56336*/   /*Scope*/ 1|128,7/*897*/, /*->57235*/
/*56338*/     OPC_RecordChild0, // #0 = $acc
/*56339*/     OPC_Scope, 40|128,2/*296*/, /*->56638*/ // 4 children in Scope
/*56342*/       OPC_MoveChild, 1,
/*56344*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56347*/       OPC_RecordChild0, // #1 = $a
/*56348*/       OPC_RecordChild1, // #2 = $b
/*56349*/       OPC_MoveParent,
/*56350*/       OPC_CheckType, MVT::f32,
/*56352*/       OPC_Scope, 12|128,1/*140*/, /*->56495*/ // 2 children in Scope
/*56355*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*56357*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*56364*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56367*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*56376*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56379*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*56389*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*56396*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56399*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*56408*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56411*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*56421*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*56428*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56431*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*56440*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56443*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*56453*/         OPC_EmitInteger, MVT::i32, 14, 
/*56456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56459*/         OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*56471*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56474*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*56483*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56486*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*56495*/       /*Scope*/ 12|128,1/*140*/, /*->56637*/
/*56497*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56499*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*56506*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56509*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*56518*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56521*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*56531*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*56538*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56541*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*56550*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56553*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*56563*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*56570*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56573*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*56582*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56585*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*56595*/         OPC_EmitInteger, MVT::i32, 14, 
/*56598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56601*/         OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*56613*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56616*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*56625*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56628*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*56637*/       0, /*End of Scope*/
/*56638*/     /*Scope*/ 29|128,1/*157*/, /*->56797*/
/*56640*/       OPC_RecordChild1, // #1 = $Dm
/*56641*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->56663
/*56644*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*56646*/         OPC_EmitInteger, MVT::i32, 14, 
/*56649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->56796
/*56666*/         OPC_Scope, 19, /*->56687*/ // 2 children in Scope
/*56668*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56670*/           OPC_EmitInteger, MVT::i32, 14, 
/*56673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56676*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*56687*/         /*Scope*/ 107, /*->56795*/
/*56688*/           OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56690*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*56697*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56700*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*56709*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56712*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*56722*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*56729*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56732*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*56741*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56744*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*56754*/           OPC_EmitInteger, MVT::i32, 14, 
/*56757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56760*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*56771*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56774*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*56783*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56786*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*56795*/         0, /*End of Scope*/
                0, // EndSwitchType
/*56797*/     /*Scope*/ 5|128,3/*389*/, /*->57188*/
/*56799*/       OPC_MoveChild, 1,
/*56801*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56804*/       OPC_Scope, 74, /*->56880*/ // 5 children in Scope
/*56806*/         OPC_RecordChild0, // #1 = $Vn
/*56807*/         OPC_MoveChild, 1,
/*56809*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56812*/         OPC_RecordChild0, // #2 = $Vm
/*56813*/         OPC_CheckChild0Type, MVT::v2f32,
/*56815*/         OPC_RecordChild1, // #3 = $lane
/*56816*/         OPC_MoveChild, 1,
/*56818*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56821*/         OPC_MoveParent,
/*56822*/         OPC_MoveParent,
/*56823*/         OPC_CheckPredicate, 128, // Predicate_fmul_su
/*56825*/         OPC_MoveParent,
/*56826*/         OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*56828*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->56854
/*56831*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56833*/           OPC_EmitConvertToTarget, 3,
/*56835*/           OPC_EmitInteger, MVT::i32, 14, 
/*56838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56841*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->56879
/*56856*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56858*/           OPC_EmitConvertToTarget, 3,
/*56860*/           OPC_EmitInteger, MVT::i32, 14, 
/*56863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56866*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*56880*/       /*Scope*/ 74, /*->56955*/
/*56881*/         OPC_MoveChild, 0,
/*56883*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56886*/         OPC_RecordChild0, // #1 = $Vm
/*56887*/         OPC_CheckChild0Type, MVT::v2f32,
/*56889*/         OPC_RecordChild1, // #2 = $lane
/*56890*/         OPC_MoveChild, 1,
/*56892*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56895*/         OPC_MoveParent,
/*56896*/         OPC_MoveParent,
/*56897*/         OPC_RecordChild1, // #3 = $Vn
/*56898*/         OPC_CheckPredicate, 128, // Predicate_fmul_su
/*56900*/         OPC_MoveParent,
/*56901*/         OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*56903*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->56929
/*56906*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56908*/           OPC_EmitConvertToTarget, 2,
/*56910*/           OPC_EmitInteger, MVT::i32, 14, 
/*56913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->56954
/*56931*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56933*/           OPC_EmitConvertToTarget, 2,
/*56935*/           OPC_EmitInteger, MVT::i32, 14, 
/*56938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*56955*/       /*Scope*/ 64, /*->57020*/
/*56956*/         OPC_RecordChild0, // #1 = $src2
/*56957*/         OPC_MoveChild, 1,
/*56959*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56962*/         OPC_RecordChild0, // #2 = $src3
/*56963*/         OPC_CheckChild0Type, MVT::v4f32,
/*56965*/         OPC_RecordChild1, // #3 = $lane
/*56966*/         OPC_MoveChild, 1,
/*56968*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56971*/         OPC_MoveParent,
/*56972*/         OPC_MoveParent,
/*56973*/         OPC_CheckPredicate, 128, // Predicate_fmul_su
/*56975*/         OPC_MoveParent,
/*56976*/         OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*56978*/         OPC_CheckType, MVT::v4f32,
/*56980*/         OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56982*/         OPC_EmitConvertToTarget, 3,
/*56984*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*56987*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*56996*/         OPC_EmitConvertToTarget, 3,
/*56998*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*57001*/         OPC_EmitInteger, MVT::i32, 14, 
/*57004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*57020*/       /*Scope*/ 64, /*->57085*/
/*57021*/         OPC_MoveChild, 0,
/*57023*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57026*/         OPC_RecordChild0, // #1 = $src3
/*57027*/         OPC_CheckChild0Type, MVT::v4f32,
/*57029*/         OPC_RecordChild1, // #2 = $lane
/*57030*/         OPC_MoveChild, 1,
/*57032*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57035*/         OPC_MoveParent,
/*57036*/         OPC_MoveParent,
/*57037*/         OPC_RecordChild1, // #3 = $src2
/*57038*/         OPC_CheckPredicate, 128, // Predicate_fmul_su
/*57040*/         OPC_MoveParent,
/*57041*/         OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*57043*/         OPC_CheckType, MVT::v4f32,
/*57045*/         OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*57047*/         OPC_EmitConvertToTarget, 2,
/*57049*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*57052*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*57061*/         OPC_EmitConvertToTarget, 2,
/*57063*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*57066*/         OPC_EmitInteger, MVT::i32, 14, 
/*57069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*57085*/       /*Scope*/ 101, /*->57187*/
/*57086*/         OPC_RecordChild0, // #1 = $Vn
/*57087*/         OPC_RecordChild1, // #2 = $Vm
/*57088*/         OPC_CheckPredicate, 128, // Predicate_fmul_su
/*57090*/         OPC_MoveParent,
/*57091*/         OPC_CheckPredicate, 130, // Predicate_fsub_mlx
/*57093*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->57140
/*57096*/           OPC_Scope, 20, /*->57118*/ // 2 children in Scope
/*57098*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*57100*/             OPC_EmitInteger, MVT::i32, 14, 
/*57103*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57106*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57118*/           /*Scope*/ 20, /*->57139*/
/*57119*/             OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57121*/             OPC_EmitInteger, MVT::i32, 14, 
/*57124*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57127*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57139*/           0, /*End of Scope*/
                  /*SwitchType*/ 44,  MVT::v4f32,// ->57186
/*57142*/           OPC_Scope, 20, /*->57164*/ // 2 children in Scope
/*57144*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*57146*/             OPC_EmitInteger, MVT::i32, 14, 
/*57149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57164*/           /*Scope*/ 20, /*->57185*/
/*57165*/             OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57167*/             OPC_EmitInteger, MVT::i32, 14, 
/*57170*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57173*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57185*/           0, /*End of Scope*/
                  0, // EndSwitchType
/*57187*/       0, /*End of Scope*/
/*57188*/     /*Scope*/ 45, /*->57234*/
/*57189*/       OPC_RecordChild1, // #1 = $Vm
/*57190*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->57212
/*57193*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57195*/         OPC_EmitInteger, MVT::i32, 14, 
/*57198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->57233
/*57214*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57216*/         OPC_EmitInteger, MVT::i32, 14, 
/*57219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*57234*/     0, /*End of Scope*/
/*57235*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,3/*387*/,  TARGET_VAL(ISD::FMA),// ->57627
/*57240*/   OPC_Scope, 112, /*->57354*/ // 4 children in Scope
/*57242*/     OPC_MoveChild, 0,
/*57244*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57247*/     OPC_RecordChild0, // #0 = $Dn
/*57248*/     OPC_MoveParent,
/*57249*/     OPC_RecordChild1, // #1 = $Dm
/*57250*/     OPC_Scope, 53, /*->57305*/ // 2 children in Scope
/*57252*/       OPC_MoveChild, 2,
/*57254*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57257*/       OPC_RecordChild0, // #2 = $Ddin
/*57258*/       OPC_MoveParent,
/*57259*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57282
/*57262*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57264*/         OPC_EmitInteger, MVT::i32, 14, 
/*57267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->57304
/*57284*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57286*/         OPC_EmitInteger, MVT::i32, 14, 
/*57289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*57305*/     /*Scope*/ 47, /*->57353*/
/*57306*/       OPC_RecordChild2, // #2 = $Ddin
/*57307*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57330
/*57310*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57312*/         OPC_EmitInteger, MVT::i32, 14, 
/*57315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->57352
/*57332*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57334*/         OPC_EmitInteger, MVT::i32, 14, 
/*57337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*57353*/     0, /*End of Scope*/
/*57354*/   /*Scope*/ 36|128,1/*164*/, /*->57520*/
/*57356*/     OPC_RecordChild0, // #0 = $Dn
/*57357*/     OPC_Scope, 54, /*->57413*/ // 2 children in Scope
/*57359*/       OPC_MoveChild, 1,
/*57361*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57364*/       OPC_RecordChild0, // #1 = $Dm
/*57365*/       OPC_MoveParent,
/*57366*/       OPC_RecordChild2, // #2 = $Ddin
/*57367*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57390
/*57370*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57372*/         OPC_EmitInteger, MVT::i32, 14, 
/*57375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->57412
/*57392*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57394*/         OPC_EmitInteger, MVT::i32, 14, 
/*57397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*57413*/     /*Scope*/ 105, /*->57519*/
/*57414*/       OPC_RecordChild1, // #1 = $Dm
/*57415*/       OPC_Scope, 53, /*->57470*/ // 2 children in Scope
/*57417*/         OPC_MoveChild, 2,
/*57419*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57422*/         OPC_RecordChild0, // #2 = $Ddin
/*57423*/         OPC_MoveParent,
/*57424*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57447
/*57427*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57429*/           OPC_EmitInteger, MVT::i32, 14, 
/*57432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57435*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->57469
/*57449*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57451*/           OPC_EmitInteger, MVT::i32, 14, 
/*57454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57457*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*57470*/       /*Scope*/ 47, /*->57518*/
/*57471*/         OPC_RecordChild2, // #2 = $Ddin
/*57472*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57495
/*57475*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57477*/           OPC_EmitInteger, MVT::i32, 14, 
/*57480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                    // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->57517
/*57497*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57499*/           OPC_EmitInteger, MVT::i32, 14, 
/*57502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57505*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                    // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*57518*/       0, /*End of Scope*/
/*57519*/     0, /*End of Scope*/
/*57520*/   /*Scope*/ 55, /*->57576*/
/*57521*/     OPC_MoveChild, 0,
/*57523*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57526*/     OPC_RecordChild0, // #0 = $Vn
/*57527*/     OPC_MoveParent,
/*57528*/     OPC_RecordChild1, // #1 = $Vm
/*57529*/     OPC_RecordChild2, // #2 = $src1
/*57530*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->57553
/*57533*/       OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57535*/       OPC_EmitInteger, MVT::i32, 14, 
/*57538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->57575
/*57555*/       OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57557*/       OPC_EmitInteger, MVT::i32, 14, 
/*57560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*57576*/   /*Scope*/ 49, /*->57626*/
/*57577*/     OPC_RecordChild0, // #0 = $Vn
/*57578*/     OPC_RecordChild1, // #1 = $Vm
/*57579*/     OPC_RecordChild2, // #2 = $src1
/*57580*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->57603
/*57583*/       OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57585*/       OPC_EmitInteger, MVT::i32, 14, 
/*57588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->57625
/*57605*/       OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57607*/       OPC_EmitInteger, MVT::i32, 14, 
/*57610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*57626*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,3/*394*/,  TARGET_VAL(ISD::FNEG),// ->58025
/*57631*/   OPC_Scope, 99|128,1/*227*/, /*->57861*/ // 2 children in Scope
/*57634*/     OPC_MoveChild, 0,
/*57636*/     OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/,  TARGET_VAL(ISD::FMA),// ->57810
/*57641*/       OPC_Scope, 56, /*->57699*/ // 2 children in Scope
/*57643*/         OPC_MoveChild, 0,
/*57645*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57648*/         OPC_RecordChild0, // #0 = $Dn
/*57649*/         OPC_MoveParent,
/*57650*/         OPC_RecordChild1, // #1 = $Dm
/*57651*/         OPC_RecordChild2, // #2 = $Ddin
/*57652*/         OPC_MoveParent,
/*57653*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57676
/*57656*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57658*/           OPC_EmitInteger, MVT::i32, 14, 
/*57661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57664*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->57698
/*57678*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57680*/           OPC_EmitInteger, MVT::i32, 14, 
/*57683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57686*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*57699*/       /*Scope*/ 109, /*->57809*/
/*57700*/         OPC_RecordChild0, // #0 = $Dn
/*57701*/         OPC_Scope, 55, /*->57758*/ // 2 children in Scope
/*57703*/           OPC_MoveChild, 1,
/*57705*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57708*/           OPC_RecordChild0, // #1 = $Dm
/*57709*/           OPC_MoveParent,
/*57710*/           OPC_RecordChild2, // #2 = $Ddin
/*57711*/           OPC_MoveParent,
/*57712*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57735
/*57715*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57717*/             OPC_EmitInteger, MVT::i32, 14, 
/*57720*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57723*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->57757
/*57737*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57739*/             OPC_EmitInteger, MVT::i32, 14, 
/*57742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*57758*/         /*Scope*/ 49, /*->57808*/
/*57759*/           OPC_RecordChild1, // #1 = $Dm
/*57760*/           OPC_RecordChild2, // #2 = $Ddin
/*57761*/           OPC_MoveParent,
/*57762*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57785
/*57765*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57767*/             OPC_EmitInteger, MVT::i32, 14, 
/*57770*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57773*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->57807
/*57787*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57789*/             OPC_EmitInteger, MVT::i32, 14, 
/*57792*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57795*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*57808*/         0, /*End of Scope*/
/*57809*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->57860
/*57813*/       OPC_RecordChild0, // #0 = $Dn
/*57814*/       OPC_RecordChild1, // #1 = $Dm
/*57815*/       OPC_MoveParent,
/*57816*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57838
/*57819*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*57821*/         OPC_EmitInteger, MVT::i32, 14, 
/*57824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 19,  MVT::f32,// ->57859
/*57840*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*57842*/         OPC_EmitInteger, MVT::i32, 14, 
/*57845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*57861*/   /*Scope*/ 33|128,1/*161*/, /*->58024*/
/*57863*/     OPC_RecordChild0, // #0 = $Dm
/*57864*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->57885
/*57867*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*57869*/       OPC_EmitInteger, MVT::i32, 14, 
/*57872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->57983
/*57887*/       OPC_Scope, 18, /*->57907*/ // 2 children in Scope
/*57889*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*57891*/         OPC_EmitInteger, MVT::i32, 14, 
/*57894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57897*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*57907*/       /*Scope*/ 74, /*->57982*/
/*57908*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*57910*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*57917*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57920*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*57929*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57932*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*57942*/         OPC_EmitInteger, MVT::i32, 14, 
/*57945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57948*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*57958*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57961*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*57970*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57973*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*57982*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->58003
/*57985*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57987*/       OPC_EmitInteger, MVT::i32, 14, 
/*57990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->58023
/*58005*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58007*/       OPC_EmitInteger, MVT::i32, 14, 
/*58010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58024*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->58596
/*58029*/   OPC_Scope, 52, /*->58083*/ // 6 children in Scope
/*58031*/     OPC_MoveChild, 0,
/*58033*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58036*/     OPC_RecordChild0, // #0 = $a
/*58037*/     OPC_MoveParent,
/*58038*/     OPC_RecordChild1, // #1 = $b
/*58039*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58061
/*58042*/       OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*58044*/       OPC_EmitInteger, MVT::i32, 14, 
/*58047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->58082
/*58063*/       OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*58065*/       OPC_EmitInteger, MVT::i32, 14, 
/*58068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58071*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*58083*/   /*Scope*/ 25|128,2/*281*/, /*->58366*/
/*58085*/     OPC_RecordChild0, // #0 = $b
/*58086*/     OPC_Scope, 51, /*->58139*/ // 3 children in Scope
/*58088*/       OPC_MoveChild, 1,
/*58090*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58093*/       OPC_RecordChild0, // #1 = $a
/*58094*/       OPC_MoveParent,
/*58095*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58117
/*58098*/         OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*58100*/         OPC_EmitInteger, MVT::i32, 14, 
/*58103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->58138
/*58119*/         OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*58121*/         OPC_EmitInteger, MVT::i32, 14, 
/*58124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*58139*/     /*Scope*/ 29|128,1/*157*/, /*->58298*/
/*58141*/       OPC_RecordChild1, // #1 = $Dm
/*58142*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58164
/*58145*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58147*/         OPC_EmitInteger, MVT::i32, 14, 
/*58150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->58297
/*58167*/         OPC_Scope, 19, /*->58188*/ // 2 children in Scope
/*58169*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58171*/           OPC_EmitInteger, MVT::i32, 14, 
/*58174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58177*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*58188*/         /*Scope*/ 107, /*->58296*/
/*58189*/           OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58191*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*58198*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58201*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*58210*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58213*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*58223*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*58230*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58233*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*58242*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58245*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*58255*/           OPC_EmitInteger, MVT::i32, 14, 
/*58258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58261*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*58272*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58275*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*58284*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58287*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58296*/         0, /*End of Scope*/
                0, // EndSwitchType
/*58298*/     /*Scope*/ 66, /*->58365*/
/*58299*/       OPC_MoveChild, 1,
/*58301*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58304*/       OPC_RecordChild0, // #1 = $Vm
/*58305*/       OPC_CheckChild0Type, MVT::v2f32,
/*58307*/       OPC_RecordChild1, // #2 = $lane
/*58308*/       OPC_MoveChild, 1,
/*58310*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58313*/       OPC_MoveParent,
/*58314*/       OPC_MoveParent,
/*58315*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->58340
/*58318*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58320*/         OPC_EmitConvertToTarget, 2,
/*58322*/         OPC_EmitInteger, MVT::i32, 14, 
/*58325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->58364
/*58342*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58344*/         OPC_EmitConvertToTarget, 2,
/*58346*/         OPC_EmitInteger, MVT::i32, 14, 
/*58349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*58365*/     0, /*End of Scope*/
/*58366*/   /*Scope*/ 67, /*->58434*/
/*58367*/     OPC_MoveChild, 0,
/*58369*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58372*/     OPC_RecordChild0, // #0 = $Vm
/*58373*/     OPC_CheckChild0Type, MVT::v2f32,
/*58375*/     OPC_RecordChild1, // #1 = $lane
/*58376*/     OPC_MoveChild, 1,
/*58378*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58381*/     OPC_MoveParent,
/*58382*/     OPC_MoveParent,
/*58383*/     OPC_RecordChild1, // #2 = $Vn
/*58384*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->58409
/*58387*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58389*/       OPC_EmitConvertToTarget, 1,
/*58391*/       OPC_EmitInteger, MVT::i32, 14, 
/*58394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->58433
/*58411*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58413*/       OPC_EmitConvertToTarget, 1,
/*58415*/       OPC_EmitInteger, MVT::i32, 14, 
/*58418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*58434*/   /*Scope*/ 56, /*->58491*/
/*58435*/     OPC_RecordChild0, // #0 = $src1
/*58436*/     OPC_MoveChild, 1,
/*58438*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58441*/     OPC_RecordChild0, // #1 = $src2
/*58442*/     OPC_CheckChild0Type, MVT::v4f32,
/*58444*/     OPC_RecordChild1, // #2 = $lane
/*58445*/     OPC_MoveChild, 1,
/*58447*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58450*/     OPC_MoveParent,
/*58451*/     OPC_MoveParent,
/*58452*/     OPC_CheckType, MVT::v4f32,
/*58454*/     OPC_EmitConvertToTarget, 2,
/*58456*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*58459*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*58468*/     OPC_EmitConvertToTarget, 2,
/*58470*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*58473*/     OPC_EmitInteger, MVT::i32, 14, 
/*58476*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58479*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58491*/   /*Scope*/ 56, /*->58548*/
/*58492*/     OPC_MoveChild, 0,
/*58494*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58497*/     OPC_RecordChild0, // #0 = $src2
/*58498*/     OPC_CheckChild0Type, MVT::v4f32,
/*58500*/     OPC_RecordChild1, // #1 = $lane
/*58501*/     OPC_MoveChild, 1,
/*58503*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58506*/     OPC_MoveParent,
/*58507*/     OPC_MoveParent,
/*58508*/     OPC_RecordChild1, // #2 = $src1
/*58509*/     OPC_CheckType, MVT::v4f32,
/*58511*/     OPC_EmitConvertToTarget, 1,
/*58513*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*58516*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*58525*/     OPC_EmitConvertToTarget, 1,
/*58527*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*58530*/     OPC_EmitInteger, MVT::i32, 14, 
/*58533*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58536*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58548*/   /*Scope*/ 46, /*->58595*/
/*58549*/     OPC_RecordChild0, // #0 = $Vn
/*58550*/     OPC_RecordChild1, // #1 = $Vm
/*58551*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->58573
/*58554*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58556*/       OPC_EmitInteger, MVT::i32, 14, 
/*58559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->58594
/*58575*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58577*/       OPC_EmitInteger, MVT::i32, 14, 
/*58580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58595*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->58656
/*58599*/   OPC_RecordNode,   // #0 = $imm
/*58600*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->58628
/*58603*/     OPC_CheckPredicate, 131, // Predicate_vfp_f64imm
/*58605*/     OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP3())
/*58607*/     OPC_EmitConvertToTarget, 0,
/*58609*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.3733
/*58612*/     OPC_EmitInteger, MVT::i32, 14, 
/*58615*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.3733>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.3733:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->58655
/*58630*/     OPC_CheckPredicate, 132, // Predicate_vfp_f32imm
/*58632*/     OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP3())
/*58634*/     OPC_EmitConvertToTarget, 0,
/*58636*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.3732
/*58639*/     OPC_EmitInteger, MVT::i32, 14, 
/*58642*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.3732>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.3732:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->58705
/*58659*/   OPC_RecordChild0, // #0 = $Dn
/*58660*/   OPC_RecordChild1, // #1 = $Dm
/*58661*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58683
/*58664*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58666*/     OPC_EmitInteger, MVT::i32, 14, 
/*58669*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58672*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->58704
/*58685*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58687*/     OPC_EmitInteger, MVT::i32, 14, 
/*58690*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58693*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->58829
/*58708*/   OPC_RecordChild0, // #0 = $Dm
/*58709*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->58730
/*58712*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58714*/     OPC_EmitInteger, MVT::i32, 14, 
/*58717*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58720*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->58828
/*58732*/     OPC_Scope, 18, /*->58752*/ // 2 children in Scope
/*58734*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58736*/       OPC_EmitInteger, MVT::i32, 14, 
/*58739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*58752*/     /*Scope*/ 74, /*->58827*/
/*58753*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58755*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*58762*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58765*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*58774*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58777*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*58787*/       OPC_EmitInteger, MVT::i32, 14, 
/*58790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58793*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*58803*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58806*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*58815*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58818*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58827*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->58855
/*58832*/   OPC_RecordChild0, // #0 = $Sm
/*58833*/   OPC_CheckChild0Type, MVT::f32,
/*58835*/   OPC_CheckType, MVT::f64,
/*58837*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58839*/   OPC_EmitInteger, MVT::i32, 14, 
/*58842*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58845*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->58879
/*58858*/   OPC_RecordChild0, // #0 = $Dm
/*58859*/   OPC_CheckType, MVT::f32,
/*58861*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58863*/   OPC_EmitInteger, MVT::i32, 14, 
/*58866*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58869*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->58925
/*58882*/   OPC_RecordChild0, // #0 = $Dm
/*58883*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->58904
/*58886*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58888*/     OPC_EmitInteger, MVT::i32, 14, 
/*58891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->58924
/*58906*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58908*/     OPC_EmitInteger, MVT::i32, 14, 
/*58911*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58914*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->58949
/*58928*/   OPC_RecordChild0, // #0 = $Rt
/*58929*/   OPC_RecordChild1, // #1 = $Rt2
/*58930*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58932*/   OPC_EmitInteger, MVT::i32, 14, 
/*58935*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58938*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->59073
/*58952*/   OPC_RecordChild0, // #0 = $Sm
/*58953*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->58974
/*58956*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58958*/     OPC_EmitInteger, MVT::i32, 14, 
/*58961*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58964*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->59072
/*58976*/     OPC_Scope, 18, /*->58996*/ // 2 children in Scope
/*58978*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58980*/       OPC_EmitInteger, MVT::i32, 14, 
/*58983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*58996*/     /*Scope*/ 74, /*->59071*/
/*58997*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58999*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59006*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59009*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59018*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59021*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59031*/       OPC_EmitInteger, MVT::i32, 14, 
/*59034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59037*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59047*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59050*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59059*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59062*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59071*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->59197
/*59076*/   OPC_RecordChild0, // #0 = $Sm
/*59077*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59098
/*59080*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59082*/     OPC_EmitInteger, MVT::i32, 14, 
/*59085*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59088*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->59196
/*59100*/     OPC_Scope, 18, /*->59120*/ // 2 children in Scope
/*59102*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59104*/       OPC_EmitInteger, MVT::i32, 14, 
/*59107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*59120*/     /*Scope*/ 74, /*->59195*/
/*59121*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59123*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59130*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59133*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59142*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59145*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59155*/       OPC_EmitInteger, MVT::i32, 14, 
/*59158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59161*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59171*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59174*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59183*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59186*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59195*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->59323
/*59200*/   OPC_RecordChild0, // #0 = $Dm
/*59201*/   OPC_Scope, 20, /*->59223*/ // 2 children in Scope
/*59203*/     OPC_CheckChild0Type, MVT::f64,
/*59205*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59207*/     OPC_EmitInteger, MVT::i32, 14, 
/*59210*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59213*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*59223*/   /*Scope*/ 98, /*->59322*/
/*59224*/     OPC_CheckChild0Type, MVT::f32,
/*59226*/     OPC_Scope, 18, /*->59246*/ // 2 children in Scope
/*59228*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59230*/       OPC_EmitInteger, MVT::i32, 14, 
/*59233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*59246*/     /*Scope*/ 74, /*->59321*/
/*59247*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59249*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59256*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59259*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59268*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59271*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59281*/       OPC_EmitInteger, MVT::i32, 14, 
/*59284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59287*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59297*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59300*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59309*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59312*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59321*/     0, /*End of Scope*/
/*59322*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->59449
/*59326*/   OPC_RecordChild0, // #0 = $Dm
/*59327*/   OPC_Scope, 20, /*->59349*/ // 2 children in Scope
/*59329*/     OPC_CheckChild0Type, MVT::f64,
/*59331*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59333*/     OPC_EmitInteger, MVT::i32, 14, 
/*59336*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59339*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*59349*/   /*Scope*/ 98, /*->59448*/
/*59350*/     OPC_CheckChild0Type, MVT::f32,
/*59352*/     OPC_Scope, 18, /*->59372*/ // 2 children in Scope
/*59354*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59356*/       OPC_EmitInteger, MVT::i32, 14, 
/*59359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*59372*/     /*Scope*/ 74, /*->59447*/
/*59373*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59375*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59382*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59385*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59394*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59397*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59407*/       OPC_EmitInteger, MVT::i32, 14, 
/*59410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59413*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59423*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59426*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59435*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59438*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59447*/     0, /*End of Scope*/
/*59448*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP16_TO_FP32),// ->59485
/*59452*/   OPC_RecordChild0, // #0 = $a
/*59453*/   OPC_CheckChild0Type, MVT::i32,
/*59455*/   OPC_CheckType, MVT::f32,
/*59457*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*59460*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*59469*/   OPC_EmitInteger, MVT::i32, 14, 
/*59472*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59475*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->59597
/*59488*/   OPC_RecordChild0, // #0 = $a
/*59489*/   OPC_RecordChild1, // #1 = $b
/*59490*/   OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59492*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*59499*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59502*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*59511*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59514*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*59524*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*59531*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59534*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*59543*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59546*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*59556*/   OPC_EmitInteger, MVT::i32, 14, 
/*59559*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59562*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*59573*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59576*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*59585*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59588*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->59709
/*59600*/   OPC_RecordChild0, // #0 = $a
/*59601*/   OPC_RecordChild1, // #1 = $b
/*59602*/   OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59604*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*59611*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59614*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*59623*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59626*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*59636*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*59643*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59646*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*59655*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59658*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*59668*/   OPC_EmitInteger, MVT::i32, 14, 
/*59671*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59674*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*59685*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59688*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*59697*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59700*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 79|128,5/*719*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->60432
/*59713*/   OPC_RecordChild0, // #0 = $src
/*59714*/   OPC_Scope, 11|128,2/*267*/, /*->59984*/ // 4 children in Scope
/*59717*/     OPC_MoveChild, 1,
/*59719*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*59722*/     OPC_RecordMemRef,
/*59723*/     OPC_RecordNode, // #1 = 'ld' chained node
/*59724*/     OPC_CheckFoldableChainNode,
/*59725*/     OPC_RecordChild1, // #2 = $Rn
/*59726*/     OPC_CheckChild1Type, MVT::i32,
/*59728*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*59730*/     OPC_CheckType, MVT::i32,
/*59732*/     OPC_Scope, 84, /*->59818*/ // 4 children in Scope
/*59734*/       OPC_CheckPredicate, 59, // Predicate_extload
/*59736*/       OPC_Scope, 39, /*->59777*/ // 2 children in Scope
/*59738*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*59740*/         OPC_MoveParent,
/*59741*/         OPC_RecordChild2, // #3 = $lane
/*59742*/         OPC_MoveChild, 2,
/*59744*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59747*/         OPC_MoveParent,
/*59748*/         OPC_CheckType, MVT::v8i8,
/*59750*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59752*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59755*/         OPC_EmitMergeInputChains1_1,
/*59756*/         OPC_EmitConvertToTarget, 3,
/*59758*/         OPC_EmitInteger, MVT::i32, 14, 
/*59761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*59777*/       /*Scope*/ 39, /*->59817*/
/*59778*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*59780*/         OPC_MoveParent,
/*59781*/         OPC_RecordChild2, // #3 = $lane
/*59782*/         OPC_MoveChild, 2,
/*59784*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59787*/         OPC_MoveParent,
/*59788*/         OPC_CheckType, MVT::v4i16,
/*59790*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59792*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59795*/         OPC_EmitMergeInputChains1_1,
/*59796*/         OPC_EmitConvertToTarget, 3,
/*59798*/         OPC_EmitInteger, MVT::i32, 14, 
/*59801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*59817*/       0, /*End of Scope*/
/*59818*/     /*Scope*/ 39, /*->59858*/
/*59819*/       OPC_CheckPredicate, 27, // Predicate_load
/*59821*/       OPC_MoveParent,
/*59822*/       OPC_RecordChild2, // #3 = $lane
/*59823*/       OPC_MoveChild, 2,
/*59825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59828*/       OPC_MoveParent,
/*59829*/       OPC_CheckType, MVT::v2i32,
/*59831*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59833*/       OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59836*/       OPC_EmitMergeInputChains1_1,
/*59837*/       OPC_EmitConvertToTarget, 3,
/*59839*/       OPC_EmitInteger, MVT::i32, 14, 
/*59842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*59858*/     /*Scope*/ 84, /*->59943*/
/*59859*/       OPC_CheckPredicate, 59, // Predicate_extload
/*59861*/       OPC_Scope, 39, /*->59902*/ // 2 children in Scope
/*59863*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*59865*/         OPC_MoveParent,
/*59866*/         OPC_RecordChild2, // #3 = $lane
/*59867*/         OPC_MoveChild, 2,
/*59869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59872*/         OPC_MoveParent,
/*59873*/         OPC_CheckType, MVT::v16i8,
/*59875*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59877*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59880*/         OPC_EmitMergeInputChains1_1,
/*59881*/         OPC_EmitConvertToTarget, 3,
/*59883*/         OPC_EmitInteger, MVT::i32, 14, 
/*59886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*59902*/       /*Scope*/ 39, /*->59942*/
/*59903*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*59905*/         OPC_MoveParent,
/*59906*/         OPC_RecordChild2, // #3 = $lane
/*59907*/         OPC_MoveChild, 2,
/*59909*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59912*/         OPC_MoveParent,
/*59913*/         OPC_CheckType, MVT::v8i16,
/*59915*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59917*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59920*/         OPC_EmitMergeInputChains1_1,
/*59921*/         OPC_EmitConvertToTarget, 3,
/*59923*/         OPC_EmitInteger, MVT::i32, 14, 
/*59926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*59942*/       0, /*End of Scope*/
/*59943*/     /*Scope*/ 39, /*->59983*/
/*59944*/       OPC_CheckPredicate, 27, // Predicate_load
/*59946*/       OPC_MoveParent,
/*59947*/       OPC_RecordChild2, // #3 = $lane
/*59948*/       OPC_MoveChild, 2,
/*59950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59953*/       OPC_MoveParent,
/*59954*/       OPC_CheckType, MVT::v4i32,
/*59956*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59958*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59961*/       OPC_EmitMergeInputChains1_1,
/*59962*/       OPC_EmitConvertToTarget, 3,
/*59964*/       OPC_EmitInteger, MVT::i32, 14, 
/*59967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*59983*/     0, /*End of Scope*/
/*59984*/   /*Scope*/ 21|128,2/*277*/, /*->60263*/
/*59986*/     OPC_RecordChild1, // #1 = $R
/*59987*/     OPC_Scope, 59, /*->60048*/ // 4 children in Scope
/*59989*/       OPC_CheckChild1Type, MVT::i32,
/*59991*/       OPC_RecordChild2, // #2 = $lane
/*59992*/       OPC_MoveChild, 2,
/*59994*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59997*/       OPC_MoveParent,
/*59998*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->60023
/*60001*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60003*/         OPC_EmitConvertToTarget, 2,
/*60005*/         OPC_EmitInteger, MVT::i32, 14, 
/*60008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->60047
/*60025*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60027*/         OPC_EmitConvertToTarget, 2,
/*60029*/         OPC_EmitInteger, MVT::i32, 14, 
/*60032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*60048*/     /*Scope*/ 31, /*->60080*/
/*60049*/       OPC_RecordChild2, // #2 = $lane
/*60050*/       OPC_MoveChild, 2,
/*60052*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60055*/       OPC_MoveParent,
/*60056*/       OPC_CheckType, MVT::v2i32,
/*60058*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60060*/       OPC_EmitConvertToTarget, 2,
/*60062*/       OPC_EmitInteger, MVT::i32, 14, 
/*60065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*60080*/     /*Scope*/ 119, /*->60200*/
/*60081*/       OPC_CheckChild1Type, MVT::i32,
/*60083*/       OPC_RecordChild2, // #2 = $lane
/*60084*/       OPC_MoveChild, 2,
/*60086*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60089*/       OPC_MoveParent,
/*60090*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->60145
/*60093*/         OPC_EmitConvertToTarget, 2,
/*60095*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*60098*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*60107*/         OPC_EmitConvertToTarget, 2,
/*60109*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*60112*/         OPC_EmitInteger, MVT::i32, 14, 
/*60115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60118*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*60130*/         OPC_EmitConvertToTarget, 2,
/*60132*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*60135*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->60199
/*60147*/         OPC_EmitConvertToTarget, 2,
/*60149*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*60152*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*60161*/         OPC_EmitConvertToTarget, 2,
/*60163*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*60166*/         OPC_EmitInteger, MVT::i32, 14, 
/*60169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60172*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*60184*/         OPC_EmitConvertToTarget, 2,
/*60186*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*60189*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*60200*/     /*Scope*/ 61, /*->60262*/
/*60201*/       OPC_RecordChild2, // #2 = $lane
/*60202*/       OPC_MoveChild, 2,
/*60204*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60207*/       OPC_MoveParent,
/*60208*/       OPC_CheckType, MVT::v4i32,
/*60210*/       OPC_EmitConvertToTarget, 2,
/*60212*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*60215*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*60224*/       OPC_EmitConvertToTarget, 2,
/*60226*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*60229*/       OPC_EmitInteger, MVT::i32, 14, 
/*60232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60235*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*60247*/       OPC_EmitConvertToTarget, 2,
/*60249*/       OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*60252*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*60262*/     0, /*End of Scope*/
/*60263*/   /*Scope*/ 81, /*->60345*/
/*60264*/     OPC_MoveChild, 1,
/*60266*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*60269*/     OPC_RecordMemRef,
/*60270*/     OPC_RecordNode, // #1 = 'ld' chained node
/*60271*/     OPC_CheckFoldableChainNode,
/*60272*/     OPC_RecordChild1, // #2 = $addr
/*60273*/     OPC_CheckChild1Type, MVT::i32,
/*60275*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*60277*/     OPC_CheckPredicate, 27, // Predicate_load
/*60279*/     OPC_CheckType, MVT::f32,
/*60281*/     OPC_MoveParent,
/*60282*/     OPC_RecordChild2, // #3 = $lane
/*60283*/     OPC_MoveChild, 2,
/*60285*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60288*/     OPC_MoveParent,
/*60289*/     OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->60317
/*60292*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*60295*/       OPC_EmitMergeInputChains1_1,
/*60296*/       OPC_EmitConvertToTarget, 3,
/*60298*/       OPC_EmitInteger, MVT::i32, 14, 
/*60301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
              /*SwitchType*/ 25,  MVT::v4f32,// ->60344
/*60319*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*60322*/       OPC_EmitMergeInputChains1_1,
/*60323*/       OPC_EmitConvertToTarget, 3,
/*60325*/       OPC_EmitInteger, MVT::i32, 14, 
/*60328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*60345*/   /*Scope*/ 85, /*->60431*/
/*60346*/     OPC_RecordChild1, // #1 = $src2
/*60347*/     OPC_RecordChild2, // #2 = $src3
/*60348*/     OPC_MoveChild, 2,
/*60350*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60353*/     OPC_MoveParent,
/*60354*/     OPC_SwitchType /*3 cases */, 15,  MVT::v2f64,// ->60372
/*60357*/       OPC_EmitConvertToTarget, 2,
/*60359*/       OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*60362*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v2f32,// ->60401
/*60374*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60377*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60386*/       OPC_EmitConvertToTarget, 2,
/*60388*/       OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*60391*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v4f32,// ->60430
/*60403*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*60406*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60415*/       OPC_EmitConvertToTarget, 2,
/*60417*/       OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*60420*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              0, // EndSwitchType
/*60431*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,4/*541*/,  TARGET_VAL(ARMISD::VDUP),// ->60977
/*60436*/   OPC_Scope, 72|128,1/*200*/, /*->60639*/ // 4 children in Scope
/*60439*/     OPC_MoveChild, 0,
/*60441*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*60444*/     OPC_RecordMemRef,
/*60445*/     OPC_RecordNode, // #0 = 'ld' chained node
/*60446*/     OPC_RecordChild1, // #1 = $Rn
/*60447*/     OPC_CheckChild1Type, MVT::i32,
/*60449*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*60451*/     OPC_CheckType, MVT::i32,
/*60453*/     OPC_Scope, 62, /*->60517*/ // 4 children in Scope
/*60455*/       OPC_CheckPredicate, 59, // Predicate_extload
/*60457*/       OPC_Scope, 28, /*->60487*/ // 2 children in Scope
/*60459*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*60461*/         OPC_MoveParent,
/*60462*/         OPC_CheckType, MVT::v8i8,
/*60464*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60466*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60469*/         OPC_EmitMergeInputChains1_0,
/*60470*/         OPC_EmitInteger, MVT::i32, 14, 
/*60473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*60487*/       /*Scope*/ 28, /*->60516*/
/*60488*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*60490*/         OPC_MoveParent,
/*60491*/         OPC_CheckType, MVT::v4i16,
/*60493*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60495*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60498*/         OPC_EmitMergeInputChains1_0,
/*60499*/         OPC_EmitInteger, MVT::i32, 14, 
/*60502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*60516*/       0, /*End of Scope*/
/*60517*/     /*Scope*/ 28, /*->60546*/
/*60518*/       OPC_CheckPredicate, 27, // Predicate_load
/*60520*/       OPC_MoveParent,
/*60521*/       OPC_CheckType, MVT::v2i32,
/*60523*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60525*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60528*/       OPC_EmitMergeInputChains1_0,
/*60529*/       OPC_EmitInteger, MVT::i32, 14, 
/*60532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60535*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*60546*/     /*Scope*/ 62, /*->60609*/
/*60547*/       OPC_CheckPredicate, 59, // Predicate_extload
/*60549*/       OPC_Scope, 28, /*->60579*/ // 2 children in Scope
/*60551*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*60553*/         OPC_MoveParent,
/*60554*/         OPC_CheckType, MVT::v16i8,
/*60556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60558*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60561*/         OPC_EmitMergeInputChains1_0,
/*60562*/         OPC_EmitInteger, MVT::i32, 14, 
/*60565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*60579*/       /*Scope*/ 28, /*->60608*/
/*60580*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*60582*/         OPC_MoveParent,
/*60583*/         OPC_CheckType, MVT::v8i16,
/*60585*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60587*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60590*/         OPC_EmitMergeInputChains1_0,
/*60591*/         OPC_EmitInteger, MVT::i32, 14, 
/*60594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*60608*/       0, /*End of Scope*/
/*60609*/     /*Scope*/ 28, /*->60638*/
/*60610*/       OPC_CheckPredicate, 27, // Predicate_load
/*60612*/       OPC_MoveParent,
/*60613*/       OPC_CheckType, MVT::v4i32,
/*60615*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60617*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60620*/       OPC_EmitMergeInputChains1_0,
/*60621*/       OPC_EmitInteger, MVT::i32, 14, 
/*60624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
/*60638*/     0, /*End of Scope*/
/*60639*/   /*Scope*/ 20|128,1/*148*/, /*->60789*/
/*60641*/     OPC_RecordChild0, // #0 = $R
/*60642*/     OPC_CheckChild0Type, MVT::i32,
/*60644*/     OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->60665
/*60647*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60649*/       OPC_EmitInteger, MVT::i32, 14, 
/*60652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8d:v8i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i16,// ->60685
/*60667*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60669*/       OPC_EmitInteger, MVT::i32, 14, 
/*60672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16d:v4i16 GPR:i32:$R)
              /*SwitchType*/ 41,  MVT::v2i32,// ->60728
/*60687*/       OPC_Scope, 18, /*->60707*/ // 2 children in Scope
/*60689*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*60691*/         OPC_EmitInteger, MVT::i32, 14, 
/*60694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*60707*/       /*Scope*/ 19, /*->60727*/
/*60708*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*60710*/         OPC_EmitInteger, MVT::i32, 14, 
/*60713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*60727*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v16i8,// ->60748
/*60730*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60732*/       OPC_EmitInteger, MVT::i32, 14, 
/*60735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8q:v16i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v8i16,// ->60768
/*60750*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60752*/       OPC_EmitInteger, MVT::i32, 14, 
/*60755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16q:v8i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i32,// ->60788
/*60770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60772*/       OPC_EmitInteger, MVT::i32, 14, 
/*60775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32q:v4i32 GPR:i32:$R)
              0, // EndSwitchType
/*60789*/   /*Scope*/ 11|128,1/*139*/, /*->60930*/
/*60791*/     OPC_MoveChild, 0,
/*60793*/     OPC_SwitchOpcode /*2 cases */, 60,  TARGET_VAL(ISD::LOAD),// ->60857
/*60797*/       OPC_RecordMemRef,
/*60798*/       OPC_RecordNode, // #0 = 'ld' chained node
/*60799*/       OPC_RecordChild1, // #1 = $addr
/*60800*/       OPC_CheckChild1Type, MVT::i32,
/*60802*/       OPC_CheckPredicate, 26, // Predicate_unindexedload
/*60804*/       OPC_CheckPredicate, 27, // Predicate_load
/*60806*/       OPC_CheckType, MVT::f32,
/*60808*/       OPC_MoveParent,
/*60809*/       OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->60833
/*60812*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60815*/         OPC_EmitMergeInputChains1_0,
/*60816*/         OPC_EmitInteger, MVT::i32, 14, 
/*60819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                /*SwitchType*/ 21,  MVT::v4f32,// ->60856
/*60835*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60838*/         OPC_EmitMergeInputChains1_0,
/*60839*/         OPC_EmitInteger, MVT::i32, 14, 
/*60842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
                0, // EndSwitchType
              /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::BITCAST),// ->60929
/*60860*/       OPC_RecordChild0, // #0 = $R
/*60861*/       OPC_CheckChild0Type, MVT::i32,
/*60863*/       OPC_CheckType, MVT::f32,
/*60865*/       OPC_MoveParent,
/*60866*/       OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->60910
/*60869*/         OPC_Scope, 18, /*->60889*/ // 2 children in Scope
/*60871*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*60873*/           OPC_EmitInteger, MVT::i32, 14, 
/*60876*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60879*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*60889*/         /*Scope*/ 19, /*->60909*/
/*60890*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*60892*/           OPC_EmitInteger, MVT::i32, 14, 
/*60895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*60909*/         0, /*End of Scope*/
                /*SwitchType*/ 16,  MVT::v4f32,// ->60928
/*60912*/         OPC_EmitInteger, MVT::i32, 14, 
/*60915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*60930*/   /*Scope*/ 45, /*->60976*/
/*60931*/     OPC_RecordChild0, // #0 = $src
/*60932*/     OPC_CheckChild0Type, MVT::f32,
/*60934*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->60955
/*60937*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60939*/       OPC_EmitInteger, MVT::i32, 14, 
/*60942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->60975
/*60957*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60959*/       OPC_EmitInteger, MVT::i32, 14, 
/*60962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60965*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
              0, // EndSwitchType
/*60976*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->61252
/*60981*/   OPC_Scope, 69|128,1/*197*/, /*->61181*/ // 2 children in Scope
/*60984*/     OPC_MoveChild, 0,
/*60986*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*60989*/     OPC_MoveChild, 0,
/*60991*/     OPC_Scope, 93, /*->61086*/ // 2 children in Scope
/*60993*/       OPC_CheckInteger, 13, 
/*60995*/       OPC_MoveParent,
/*60996*/       OPC_RecordChild1, // #0 = $Vn
/*60997*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->61027
/*61000*/         OPC_CheckChild1Type, MVT::v8i8,
/*61002*/         OPC_RecordChild2, // #1 = $Vm
/*61003*/         OPC_CheckChild2Type, MVT::v8i8,
/*61005*/         OPC_MoveParent,
/*61006*/         OPC_CheckType, MVT::v8i16,
/*61008*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61010*/         OPC_EmitInteger, MVT::i32, 14, 
/*61013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->61056
/*61029*/         OPC_CheckChild1Type, MVT::v4i16,
/*61031*/         OPC_RecordChild2, // #1 = $Vm
/*61032*/         OPC_CheckChild2Type, MVT::v4i16,
/*61034*/         OPC_MoveParent,
/*61035*/         OPC_CheckType, MVT::v4i32,
/*61037*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61039*/         OPC_EmitInteger, MVT::i32, 14, 
/*61042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->61085
/*61058*/         OPC_CheckChild1Type, MVT::v2i32,
/*61060*/         OPC_RecordChild2, // #1 = $Vm
/*61061*/         OPC_CheckChild2Type, MVT::v2i32,
/*61063*/         OPC_MoveParent,
/*61064*/         OPC_CheckType, MVT::v2i64,
/*61066*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61068*/         OPC_EmitInteger, MVT::i32, 14, 
/*61071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*61086*/     /*Scope*/ 93, /*->61180*/
/*61087*/       OPC_CheckInteger, 14, 
/*61089*/       OPC_MoveParent,
/*61090*/       OPC_RecordChild1, // #0 = $Vn
/*61091*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->61121
/*61094*/         OPC_CheckChild1Type, MVT::v8i8,
/*61096*/         OPC_RecordChild2, // #1 = $Vm
/*61097*/         OPC_CheckChild2Type, MVT::v8i8,
/*61099*/         OPC_MoveParent,
/*61100*/         OPC_CheckType, MVT::v8i16,
/*61102*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61104*/         OPC_EmitInteger, MVT::i32, 14, 
/*61107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->61150
/*61123*/         OPC_CheckChild1Type, MVT::v4i16,
/*61125*/         OPC_RecordChild2, // #1 = $Vm
/*61126*/         OPC_CheckChild2Type, MVT::v4i16,
/*61128*/         OPC_MoveParent,
/*61129*/         OPC_CheckType, MVT::v4i32,
/*61131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61133*/         OPC_EmitInteger, MVT::i32, 14, 
/*61136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->61179
/*61152*/         OPC_CheckChild1Type, MVT::v2i32,
/*61154*/         OPC_RecordChild2, // #1 = $Vm
/*61155*/         OPC_CheckChild2Type, MVT::v2i32,
/*61157*/         OPC_MoveParent,
/*61158*/         OPC_CheckType, MVT::v2i64,
/*61160*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61162*/         OPC_EmitInteger, MVT::i32, 14, 
/*61165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61168*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*61180*/     0, /*End of Scope*/
/*61181*/   /*Scope*/ 69, /*->61251*/
/*61182*/     OPC_RecordChild0, // #0 = $Vm
/*61183*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->61206
/*61186*/       OPC_CheckChild0Type, MVT::v8i8,
/*61188*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61190*/       OPC_EmitInteger, MVT::i32, 14, 
/*61193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->61228
/*61208*/       OPC_CheckChild0Type, MVT::v4i16,
/*61210*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61212*/       OPC_EmitInteger, MVT::i32, 14, 
/*61215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->61250
/*61230*/       OPC_CheckChild0Type, MVT::v2i32,
/*61232*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61234*/       OPC_EmitInteger, MVT::i32, 14, 
/*61237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*61251*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->61422
/*61256*/   OPC_RecordChild0, // #0 = $Vn
/*61257*/   OPC_Scope, 68, /*->61327*/ // 3 children in Scope
/*61259*/     OPC_CheckChild0Type, MVT::v4i16,
/*61261*/     OPC_Scope, 40, /*->61303*/ // 2 children in Scope
/*61263*/       OPC_MoveChild, 1,
/*61265*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61268*/       OPC_RecordChild0, // #1 = $Vm
/*61269*/       OPC_CheckChild0Type, MVT::v4i16,
/*61271*/       OPC_RecordChild1, // #2 = $lane
/*61272*/       OPC_MoveChild, 1,
/*61274*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61277*/       OPC_MoveParent,
/*61278*/       OPC_MoveParent,
/*61279*/       OPC_CheckType, MVT::v4i32,
/*61281*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61283*/       OPC_EmitConvertToTarget, 2,
/*61285*/       OPC_EmitInteger, MVT::i32, 14, 
/*61288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*61303*/     /*Scope*/ 22, /*->61326*/
/*61304*/       OPC_RecordChild1, // #1 = $Vm
/*61305*/       OPC_CheckType, MVT::v4i32,
/*61307*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61309*/       OPC_EmitInteger, MVT::i32, 14, 
/*61312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*61326*/     0, /*End of Scope*/
/*61327*/   /*Scope*/ 68, /*->61396*/
/*61328*/     OPC_CheckChild0Type, MVT::v2i32,
/*61330*/     OPC_Scope, 40, /*->61372*/ // 2 children in Scope
/*61332*/       OPC_MoveChild, 1,
/*61334*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61337*/       OPC_RecordChild0, // #1 = $Vm
/*61338*/       OPC_CheckChild0Type, MVT::v2i32,
/*61340*/       OPC_RecordChild1, // #2 = $lane
/*61341*/       OPC_MoveChild, 1,
/*61343*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61346*/       OPC_MoveParent,
/*61347*/       OPC_MoveParent,
/*61348*/       OPC_CheckType, MVT::v2i64,
/*61350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61352*/       OPC_EmitConvertToTarget, 2,
/*61354*/       OPC_EmitInteger, MVT::i32, 14, 
/*61357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*61372*/     /*Scope*/ 22, /*->61395*/
/*61373*/       OPC_RecordChild1, // #1 = $Vm
/*61374*/       OPC_CheckType, MVT::v2i64,
/*61376*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61378*/       OPC_EmitInteger, MVT::i32, 14, 
/*61381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*61395*/     0, /*End of Scope*/
/*61396*/   /*Scope*/ 24, /*->61421*/
/*61397*/     OPC_CheckChild0Type, MVT::v8i8,
/*61399*/     OPC_RecordChild1, // #1 = $Vm
/*61400*/     OPC_CheckType, MVT::v8i16,
/*61402*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61404*/     OPC_EmitInteger, MVT::i32, 14, 
/*61407*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61410*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*61421*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->61592
/*61426*/   OPC_RecordChild0, // #0 = $Vn
/*61427*/   OPC_Scope, 68, /*->61497*/ // 3 children in Scope
/*61429*/     OPC_CheckChild0Type, MVT::v4i16,
/*61431*/     OPC_Scope, 40, /*->61473*/ // 2 children in Scope
/*61433*/       OPC_MoveChild, 1,
/*61435*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61438*/       OPC_RecordChild0, // #1 = $Vm
/*61439*/       OPC_CheckChild0Type, MVT::v4i16,
/*61441*/       OPC_RecordChild1, // #2 = $lane
/*61442*/       OPC_MoveChild, 1,
/*61444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61447*/       OPC_MoveParent,
/*61448*/       OPC_MoveParent,
/*61449*/       OPC_CheckType, MVT::v4i32,
/*61451*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61453*/       OPC_EmitConvertToTarget, 2,
/*61455*/       OPC_EmitInteger, MVT::i32, 14, 
/*61458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*61473*/     /*Scope*/ 22, /*->61496*/
/*61474*/       OPC_RecordChild1, // #1 = $Vm
/*61475*/       OPC_CheckType, MVT::v4i32,
/*61477*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61479*/       OPC_EmitInteger, MVT::i32, 14, 
/*61482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*61496*/     0, /*End of Scope*/
/*61497*/   /*Scope*/ 68, /*->61566*/
/*61498*/     OPC_CheckChild0Type, MVT::v2i32,
/*61500*/     OPC_Scope, 40, /*->61542*/ // 2 children in Scope
/*61502*/       OPC_MoveChild, 1,
/*61504*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61507*/       OPC_RecordChild0, // #1 = $Vm
/*61508*/       OPC_CheckChild0Type, MVT::v2i32,
/*61510*/       OPC_RecordChild1, // #2 = $lane
/*61511*/       OPC_MoveChild, 1,
/*61513*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61516*/       OPC_MoveParent,
/*61517*/       OPC_MoveParent,
/*61518*/       OPC_CheckType, MVT::v2i64,
/*61520*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61522*/       OPC_EmitConvertToTarget, 2,
/*61524*/       OPC_EmitInteger, MVT::i32, 14, 
/*61527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*61542*/     /*Scope*/ 22, /*->61565*/
/*61543*/       OPC_RecordChild1, // #1 = $Vm
/*61544*/       OPC_CheckType, MVT::v2i64,
/*61546*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61548*/       OPC_EmitInteger, MVT::i32, 14, 
/*61551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*61565*/     0, /*End of Scope*/
/*61566*/   /*Scope*/ 24, /*->61591*/
/*61567*/     OPC_CheckChild0Type, MVT::v8i8,
/*61569*/     OPC_RecordChild1, // #1 = $Vm
/*61570*/     OPC_CheckType, MVT::v8i16,
/*61572*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61574*/     OPC_EmitInteger, MVT::i32, 14, 
/*61577*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*61591*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->62034
/*61596*/   OPC_RecordChild0, // #0 = $Vm
/*61597*/   OPC_Scope, 62, /*->61661*/ // 8 children in Scope
/*61599*/     OPC_CheckChild0Type, MVT::v8i8,
/*61601*/     OPC_RecordChild1, // #1 = $lane
/*61602*/     OPC_MoveChild, 1,
/*61604*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61607*/     OPC_Scope, 26, /*->61635*/ // 2 children in Scope
/*61609*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*61611*/       OPC_MoveParent,
/*61612*/       OPC_CheckType, MVT::v16i8,
/*61614*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61616*/       OPC_EmitConvertToTarget, 1,
/*61618*/       OPC_EmitInteger, MVT::i32, 14, 
/*61621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*61635*/     /*Scope*/ 24, /*->61660*/
/*61636*/       OPC_MoveParent,
/*61637*/       OPC_CheckType, MVT::v8i8,
/*61639*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61641*/       OPC_EmitConvertToTarget, 1,
/*61643*/       OPC_EmitInteger, MVT::i32, 14, 
/*61646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*61660*/     0, /*End of Scope*/
/*61661*/   /*Scope*/ 62, /*->61724*/
/*61662*/     OPC_CheckChild0Type, MVT::v4i16,
/*61664*/     OPC_RecordChild1, // #1 = $lane
/*61665*/     OPC_MoveChild, 1,
/*61667*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61670*/     OPC_Scope, 26, /*->61698*/ // 2 children in Scope
/*61672*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*61674*/       OPC_MoveParent,
/*61675*/       OPC_CheckType, MVT::v8i16,
/*61677*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61679*/       OPC_EmitConvertToTarget, 1,
/*61681*/       OPC_EmitInteger, MVT::i32, 14, 
/*61684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*61698*/     /*Scope*/ 24, /*->61723*/
/*61699*/       OPC_MoveParent,
/*61700*/       OPC_CheckType, MVT::v4i16,
/*61702*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61704*/       OPC_EmitConvertToTarget, 1,
/*61706*/       OPC_EmitInteger, MVT::i32, 14, 
/*61709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*61723*/     0, /*End of Scope*/
/*61724*/   /*Scope*/ 62, /*->61787*/
/*61725*/     OPC_CheckChild0Type, MVT::v2i32,
/*61727*/     OPC_RecordChild1, // #1 = $lane
/*61728*/     OPC_MoveChild, 1,
/*61730*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61733*/     OPC_Scope, 26, /*->61761*/ // 2 children in Scope
/*61735*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*61737*/       OPC_MoveParent,
/*61738*/       OPC_CheckType, MVT::v4i32,
/*61740*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61742*/       OPC_EmitConvertToTarget, 1,
/*61744*/       OPC_EmitInteger, MVT::i32, 14, 
/*61747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61750*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*61761*/     /*Scope*/ 24, /*->61786*/
/*61762*/       OPC_MoveParent,
/*61763*/       OPC_CheckType, MVT::v2i32,
/*61765*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61767*/       OPC_EmitConvertToTarget, 1,
/*61769*/       OPC_EmitInteger, MVT::i32, 14, 
/*61772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*61786*/     0, /*End of Scope*/
/*61787*/   /*Scope*/ 47, /*->61835*/
/*61788*/     OPC_CheckChild0Type, MVT::v16i8,
/*61790*/     OPC_RecordChild1, // #1 = $lane
/*61791*/     OPC_MoveChild, 1,
/*61793*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61796*/     OPC_MoveParent,
/*61797*/     OPC_CheckType, MVT::v16i8,
/*61799*/     OPC_EmitConvertToTarget, 1,
/*61801*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*61804*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*61813*/     OPC_EmitConvertToTarget, 1,
/*61815*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*61818*/     OPC_EmitInteger, MVT::i32, 14, 
/*61821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*61835*/   /*Scope*/ 47, /*->61883*/
/*61836*/     OPC_CheckChild0Type, MVT::v8i16,
/*61838*/     OPC_RecordChild1, // #1 = $lane
/*61839*/     OPC_MoveChild, 1,
/*61841*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61844*/     OPC_MoveParent,
/*61845*/     OPC_CheckType, MVT::v8i16,
/*61847*/     OPC_EmitConvertToTarget, 1,
/*61849*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*61852*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*61861*/     OPC_EmitConvertToTarget, 1,
/*61863*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*61866*/     OPC_EmitInteger, MVT::i32, 14, 
/*61869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*61883*/   /*Scope*/ 47, /*->61931*/
/*61884*/     OPC_CheckChild0Type, MVT::v4i32,
/*61886*/     OPC_RecordChild1, // #1 = $lane
/*61887*/     OPC_MoveChild, 1,
/*61889*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61892*/     OPC_MoveParent,
/*61893*/     OPC_CheckType, MVT::v4i32,
/*61895*/     OPC_EmitConvertToTarget, 1,
/*61897*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*61900*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61909*/     OPC_EmitConvertToTarget, 1,
/*61911*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*61914*/     OPC_EmitInteger, MVT::i32, 14, 
/*61917*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61920*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61931*/   /*Scope*/ 53, /*->61985*/
/*61932*/     OPC_CheckChild0Type, MVT::v2f32,
/*61934*/     OPC_RecordChild1, // #1 = $lane
/*61935*/     OPC_MoveChild, 1,
/*61937*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61940*/     OPC_MoveParent,
/*61941*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->61963
/*61944*/       OPC_EmitConvertToTarget, 1,
/*61946*/       OPC_EmitInteger, MVT::i32, 14, 
/*61949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->61984
/*61965*/       OPC_EmitConvertToTarget, 1,
/*61967*/       OPC_EmitInteger, MVT::i32, 14, 
/*61970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*61985*/   /*Scope*/ 47, /*->62033*/
/*61986*/     OPC_CheckChild0Type, MVT::v4f32,
/*61988*/     OPC_RecordChild1, // #1 = $lane
/*61989*/     OPC_MoveChild, 1,
/*61991*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61994*/     OPC_MoveParent,
/*61995*/     OPC_CheckType, MVT::v4f32,
/*61997*/     OPC_EmitConvertToTarget, 1,
/*61999*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*62002*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62011*/     OPC_EmitConvertToTarget, 1,
/*62013*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*62016*/     OPC_EmitInteger, MVT::i32, 14, 
/*62019*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62033*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->62131
/*62037*/   OPC_RecordChild0, // #0 = $src
/*62038*/   OPC_RecordChild1, // #1 = $SIMM
/*62039*/   OPC_MoveChild, 1,
/*62041*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*62044*/   OPC_MoveParent,
/*62045*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->62067
/*62048*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62050*/     OPC_EmitInteger, MVT::i32, 14, 
/*62053*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62056*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->62088
/*62069*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62071*/     OPC_EmitInteger, MVT::i32, 14, 
/*62074*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62077*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->62109
/*62090*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62092*/     OPC_EmitInteger, MVT::i32, 14, 
/*62095*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62098*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->62130
/*62111*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62113*/     OPC_EmitInteger, MVT::i32, 14, 
/*62116*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62119*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->62228
/*62134*/   OPC_RecordChild0, // #0 = $src
/*62135*/   OPC_RecordChild1, // #1 = $SIMM
/*62136*/   OPC_MoveChild, 1,
/*62138*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*62141*/   OPC_MoveParent,
/*62142*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->62164
/*62145*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62147*/     OPC_EmitInteger, MVT::i32, 14, 
/*62150*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62153*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->62185
/*62166*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62168*/     OPC_EmitInteger, MVT::i32, 14, 
/*62171*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62174*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->62206
/*62187*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62189*/     OPC_EmitInteger, MVT::i32, 14, 
/*62192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62195*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->62227
/*62208*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62210*/     OPC_EmitInteger, MVT::i32, 14, 
/*62213*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62216*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->62320
/*62231*/   OPC_RecordChild0, // #0 = $SIMM
/*62232*/   OPC_MoveChild, 0,
/*62234*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*62237*/   OPC_MoveParent,
/*62238*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->62259
/*62241*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62243*/     OPC_EmitInteger, MVT::i32, 14, 
/*62246*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62249*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->62279
/*62261*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62263*/     OPC_EmitInteger, MVT::i32, 14, 
/*62266*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->62299
/*62281*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62283*/     OPC_EmitInteger, MVT::i32, 14, 
/*62286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62289*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->62319
/*62301*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62303*/     OPC_EmitInteger, MVT::i32, 14, 
/*62306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->62518
/*62324*/   OPC_RecordChild0, // #0 = $Vm
/*62325*/   OPC_RecordChild1, // #1 = $SIMM
/*62326*/   OPC_MoveChild, 1,
/*62328*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62331*/   OPC_MoveParent,
/*62332*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62356
/*62335*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62337*/     OPC_EmitConvertToTarget, 1,
/*62339*/     OPC_EmitInteger, MVT::i32, 14, 
/*62342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62379
/*62358*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62360*/     OPC_EmitConvertToTarget, 1,
/*62362*/     OPC_EmitInteger, MVT::i32, 14, 
/*62365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62402
/*62381*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62383*/     OPC_EmitConvertToTarget, 1,
/*62385*/     OPC_EmitInteger, MVT::i32, 14, 
/*62388*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62425
/*62404*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62406*/     OPC_EmitConvertToTarget, 1,
/*62408*/     OPC_EmitInteger, MVT::i32, 14, 
/*62411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62448
/*62427*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62429*/     OPC_EmitConvertToTarget, 1,
/*62431*/     OPC_EmitInteger, MVT::i32, 14, 
/*62434*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62437*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62471
/*62450*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62452*/     OPC_EmitConvertToTarget, 1,
/*62454*/     OPC_EmitInteger, MVT::i32, 14, 
/*62457*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62494
/*62473*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62475*/     OPC_EmitConvertToTarget, 1,
/*62477*/     OPC_EmitInteger, MVT::i32, 14, 
/*62480*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62517
/*62496*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62498*/     OPC_EmitConvertToTarget, 1,
/*62500*/     OPC_EmitInteger, MVT::i32, 14, 
/*62503*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62506*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->62716
/*62522*/   OPC_RecordChild0, // #0 = $Vm
/*62523*/   OPC_RecordChild1, // #1 = $SIMM
/*62524*/   OPC_MoveChild, 1,
/*62526*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62529*/   OPC_MoveParent,
/*62530*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62554
/*62533*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62535*/     OPC_EmitConvertToTarget, 1,
/*62537*/     OPC_EmitInteger, MVT::i32, 14, 
/*62540*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62543*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62577
/*62556*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62558*/     OPC_EmitConvertToTarget, 1,
/*62560*/     OPC_EmitInteger, MVT::i32, 14, 
/*62563*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62566*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62600
/*62579*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62581*/     OPC_EmitConvertToTarget, 1,
/*62583*/     OPC_EmitInteger, MVT::i32, 14, 
/*62586*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62589*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62623
/*62602*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62604*/     OPC_EmitConvertToTarget, 1,
/*62606*/     OPC_EmitInteger, MVT::i32, 14, 
/*62609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62646
/*62625*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62627*/     OPC_EmitConvertToTarget, 1,
/*62629*/     OPC_EmitInteger, MVT::i32, 14, 
/*62632*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62669
/*62648*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62650*/     OPC_EmitConvertToTarget, 1,
/*62652*/     OPC_EmitInteger, MVT::i32, 14, 
/*62655*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62658*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62692
/*62671*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62673*/     OPC_EmitConvertToTarget, 1,
/*62675*/     OPC_EmitInteger, MVT::i32, 14, 
/*62678*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62681*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62715
/*62694*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62696*/     OPC_EmitConvertToTarget, 1,
/*62698*/     OPC_EmitInteger, MVT::i32, 14, 
/*62701*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62704*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->62914
/*62720*/   OPC_RecordChild0, // #0 = $Vm
/*62721*/   OPC_RecordChild1, // #1 = $SIMM
/*62722*/   OPC_MoveChild, 1,
/*62724*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62727*/   OPC_MoveParent,
/*62728*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62752
/*62731*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62733*/     OPC_EmitConvertToTarget, 1,
/*62735*/     OPC_EmitInteger, MVT::i32, 14, 
/*62738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62775
/*62754*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62756*/     OPC_EmitConvertToTarget, 1,
/*62758*/     OPC_EmitInteger, MVT::i32, 14, 
/*62761*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62764*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62798
/*62777*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62779*/     OPC_EmitConvertToTarget, 1,
/*62781*/     OPC_EmitInteger, MVT::i32, 14, 
/*62784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62821
/*62800*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62802*/     OPC_EmitConvertToTarget, 1,
/*62804*/     OPC_EmitInteger, MVT::i32, 14, 
/*62807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62844
/*62823*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62825*/     OPC_EmitConvertToTarget, 1,
/*62827*/     OPC_EmitInteger, MVT::i32, 14, 
/*62830*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62833*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62867
/*62846*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62848*/     OPC_EmitConvertToTarget, 1,
/*62850*/     OPC_EmitInteger, MVT::i32, 14, 
/*62853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62890
/*62869*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62871*/     OPC_EmitConvertToTarget, 1,
/*62873*/     OPC_EmitInteger, MVT::i32, 14, 
/*62876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62913
/*62892*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62894*/     OPC_EmitConvertToTarget, 1,
/*62896*/     OPC_EmitInteger, MVT::i32, 14, 
/*62899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->63019
/*62917*/   OPC_RecordChild0, // #0 = $Vm
/*62918*/   OPC_Scope, 32, /*->62952*/ // 3 children in Scope
/*62920*/     OPC_CheckChild0Type, MVT::v8i8,
/*62922*/     OPC_RecordChild1, // #1 = $SIMM
/*62923*/     OPC_MoveChild, 1,
/*62925*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62928*/     OPC_MoveParent,
/*62929*/     OPC_CheckType, MVT::v8i16,
/*62931*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62933*/     OPC_EmitConvertToTarget, 1,
/*62935*/     OPC_EmitInteger, MVT::i32, 14, 
/*62938*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*62952*/   /*Scope*/ 32, /*->62985*/
/*62953*/     OPC_CheckChild0Type, MVT::v4i16,
/*62955*/     OPC_RecordChild1, // #1 = $SIMM
/*62956*/     OPC_MoveChild, 1,
/*62958*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62961*/     OPC_MoveParent,
/*62962*/     OPC_CheckType, MVT::v4i32,
/*62964*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62966*/     OPC_EmitConvertToTarget, 1,
/*62968*/     OPC_EmitInteger, MVT::i32, 14, 
/*62971*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*62985*/   /*Scope*/ 32, /*->63018*/
/*62986*/     OPC_CheckChild0Type, MVT::v2i32,
/*62988*/     OPC_RecordChild1, // #1 = $SIMM
/*62989*/     OPC_MoveChild, 1,
/*62991*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62994*/     OPC_MoveParent,
/*62995*/     OPC_CheckType, MVT::v2i64,
/*62997*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62999*/     OPC_EmitConvertToTarget, 1,
/*63001*/     OPC_EmitInteger, MVT::i32, 14, 
/*63004*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63007*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*63018*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->63124
/*63022*/   OPC_RecordChild0, // #0 = $Vm
/*63023*/   OPC_Scope, 32, /*->63057*/ // 3 children in Scope
/*63025*/     OPC_CheckChild0Type, MVT::v8i8,
/*63027*/     OPC_RecordChild1, // #1 = $SIMM
/*63028*/     OPC_MoveChild, 1,
/*63030*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63033*/     OPC_MoveParent,
/*63034*/     OPC_CheckType, MVT::v8i16,
/*63036*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63038*/     OPC_EmitConvertToTarget, 1,
/*63040*/     OPC_EmitInteger, MVT::i32, 14, 
/*63043*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63046*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*63057*/   /*Scope*/ 32, /*->63090*/
/*63058*/     OPC_CheckChild0Type, MVT::v4i16,
/*63060*/     OPC_RecordChild1, // #1 = $SIMM
/*63061*/     OPC_MoveChild, 1,
/*63063*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63066*/     OPC_MoveParent,
/*63067*/     OPC_CheckType, MVT::v4i32,
/*63069*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63071*/     OPC_EmitConvertToTarget, 1,
/*63073*/     OPC_EmitInteger, MVT::i32, 14, 
/*63076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63079*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*63090*/   /*Scope*/ 32, /*->63123*/
/*63091*/     OPC_CheckChild0Type, MVT::v2i32,
/*63093*/     OPC_RecordChild1, // #1 = $SIMM
/*63094*/     OPC_MoveChild, 1,
/*63096*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63099*/     OPC_MoveParent,
/*63100*/     OPC_CheckType, MVT::v2i64,
/*63102*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63104*/     OPC_EmitConvertToTarget, 1,
/*63106*/     OPC_EmitInteger, MVT::i32, 14, 
/*63109*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*63123*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->63229
/*63127*/   OPC_RecordChild0, // #0 = $Vm
/*63128*/   OPC_Scope, 32, /*->63162*/ // 3 children in Scope
/*63130*/     OPC_CheckChild0Type, MVT::v8i8,
/*63132*/     OPC_RecordChild1, // #1 = $SIMM
/*63133*/     OPC_MoveChild, 1,
/*63135*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63138*/     OPC_MoveParent,
/*63139*/     OPC_CheckType, MVT::v8i16,
/*63141*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63143*/     OPC_EmitConvertToTarget, 1,
/*63145*/     OPC_EmitInteger, MVT::i32, 14, 
/*63148*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63151*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*63162*/   /*Scope*/ 32, /*->63195*/
/*63163*/     OPC_CheckChild0Type, MVT::v4i16,
/*63165*/     OPC_RecordChild1, // #1 = $SIMM
/*63166*/     OPC_MoveChild, 1,
/*63168*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63171*/     OPC_MoveParent,
/*63172*/     OPC_CheckType, MVT::v4i32,
/*63174*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63176*/     OPC_EmitConvertToTarget, 1,
/*63178*/     OPC_EmitInteger, MVT::i32, 14, 
/*63181*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63184*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*63195*/   /*Scope*/ 32, /*->63228*/
/*63196*/     OPC_CheckChild0Type, MVT::v2i32,
/*63198*/     OPC_RecordChild1, // #1 = $SIMM
/*63199*/     OPC_MoveChild, 1,
/*63201*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63204*/     OPC_MoveParent,
/*63205*/     OPC_CheckType, MVT::v2i64,
/*63207*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63209*/     OPC_EmitConvertToTarget, 1,
/*63211*/     OPC_EmitInteger, MVT::i32, 14, 
/*63214*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63217*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*63228*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->63334
/*63232*/   OPC_RecordChild0, // #0 = $Vm
/*63233*/   OPC_Scope, 32, /*->63267*/ // 3 children in Scope
/*63235*/     OPC_CheckChild0Type, MVT::v8i16,
/*63237*/     OPC_RecordChild1, // #1 = $SIMM
/*63238*/     OPC_MoveChild, 1,
/*63240*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63243*/     OPC_MoveParent,
/*63244*/     OPC_CheckType, MVT::v8i8,
/*63246*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63248*/     OPC_EmitConvertToTarget, 1,
/*63250*/     OPC_EmitInteger, MVT::i32, 14, 
/*63253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63267*/   /*Scope*/ 32, /*->63300*/
/*63268*/     OPC_CheckChild0Type, MVT::v4i32,
/*63270*/     OPC_RecordChild1, // #1 = $SIMM
/*63271*/     OPC_MoveChild, 1,
/*63273*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63276*/     OPC_MoveParent,
/*63277*/     OPC_CheckType, MVT::v4i16,
/*63279*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63281*/     OPC_EmitConvertToTarget, 1,
/*63283*/     OPC_EmitInteger, MVT::i32, 14, 
/*63286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63289*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63300*/   /*Scope*/ 32, /*->63333*/
/*63301*/     OPC_CheckChild0Type, MVT::v2i64,
/*63303*/     OPC_RecordChild1, // #1 = $SIMM
/*63304*/     OPC_MoveChild, 1,
/*63306*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63309*/     OPC_MoveParent,
/*63310*/     OPC_CheckType, MVT::v2i32,
/*63312*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63314*/     OPC_EmitConvertToTarget, 1,
/*63316*/     OPC_EmitInteger, MVT::i32, 14, 
/*63319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63333*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->63532
/*63338*/   OPC_RecordChild0, // #0 = $Vm
/*63339*/   OPC_RecordChild1, // #1 = $SIMM
/*63340*/   OPC_MoveChild, 1,
/*63342*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63345*/   OPC_MoveParent,
/*63346*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63370
/*63349*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63351*/     OPC_EmitConvertToTarget, 1,
/*63353*/     OPC_EmitInteger, MVT::i32, 14, 
/*63356*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63359*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63393
/*63372*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63374*/     OPC_EmitConvertToTarget, 1,
/*63376*/     OPC_EmitInteger, MVT::i32, 14, 
/*63379*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63382*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63416
/*63395*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63397*/     OPC_EmitConvertToTarget, 1,
/*63399*/     OPC_EmitInteger, MVT::i32, 14, 
/*63402*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63405*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63439
/*63418*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63420*/     OPC_EmitConvertToTarget, 1,
/*63422*/     OPC_EmitInteger, MVT::i32, 14, 
/*63425*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63428*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63462
/*63441*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63443*/     OPC_EmitConvertToTarget, 1,
/*63445*/     OPC_EmitInteger, MVT::i32, 14, 
/*63448*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63451*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63485
/*63464*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63466*/     OPC_EmitConvertToTarget, 1,
/*63468*/     OPC_EmitInteger, MVT::i32, 14, 
/*63471*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63508
/*63487*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63489*/     OPC_EmitConvertToTarget, 1,
/*63491*/     OPC_EmitInteger, MVT::i32, 14, 
/*63494*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63497*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63531
/*63510*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63512*/     OPC_EmitConvertToTarget, 1,
/*63514*/     OPC_EmitInteger, MVT::i32, 14, 
/*63517*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63520*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->63730
/*63536*/   OPC_RecordChild0, // #0 = $Vm
/*63537*/   OPC_RecordChild1, // #1 = $SIMM
/*63538*/   OPC_MoveChild, 1,
/*63540*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63543*/   OPC_MoveParent,
/*63544*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63568
/*63547*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63549*/     OPC_EmitConvertToTarget, 1,
/*63551*/     OPC_EmitInteger, MVT::i32, 14, 
/*63554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63591
/*63570*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63572*/     OPC_EmitConvertToTarget, 1,
/*63574*/     OPC_EmitInteger, MVT::i32, 14, 
/*63577*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63614
/*63593*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63595*/     OPC_EmitConvertToTarget, 1,
/*63597*/     OPC_EmitInteger, MVT::i32, 14, 
/*63600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63603*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63637
/*63616*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63618*/     OPC_EmitConvertToTarget, 1,
/*63620*/     OPC_EmitInteger, MVT::i32, 14, 
/*63623*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63626*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63660
/*63639*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63641*/     OPC_EmitConvertToTarget, 1,
/*63643*/     OPC_EmitInteger, MVT::i32, 14, 
/*63646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63683
/*63662*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63664*/     OPC_EmitConvertToTarget, 1,
/*63666*/     OPC_EmitInteger, MVT::i32, 14, 
/*63669*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63672*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63706
/*63685*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63687*/     OPC_EmitConvertToTarget, 1,
/*63689*/     OPC_EmitInteger, MVT::i32, 14, 
/*63692*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63695*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63729
/*63708*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63710*/     OPC_EmitConvertToTarget, 1,
/*63712*/     OPC_EmitInteger, MVT::i32, 14, 
/*63715*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63718*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->63835
/*63733*/   OPC_RecordChild0, // #0 = $Vm
/*63734*/   OPC_Scope, 32, /*->63768*/ // 3 children in Scope
/*63736*/     OPC_CheckChild0Type, MVT::v8i16,
/*63738*/     OPC_RecordChild1, // #1 = $SIMM
/*63739*/     OPC_MoveChild, 1,
/*63741*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63744*/     OPC_MoveParent,
/*63745*/     OPC_CheckType, MVT::v8i8,
/*63747*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63749*/     OPC_EmitConvertToTarget, 1,
/*63751*/     OPC_EmitInteger, MVT::i32, 14, 
/*63754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63768*/   /*Scope*/ 32, /*->63801*/
/*63769*/     OPC_CheckChild0Type, MVT::v4i32,
/*63771*/     OPC_RecordChild1, // #1 = $SIMM
/*63772*/     OPC_MoveChild, 1,
/*63774*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63777*/     OPC_MoveParent,
/*63778*/     OPC_CheckType, MVT::v4i16,
/*63780*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63782*/     OPC_EmitConvertToTarget, 1,
/*63784*/     OPC_EmitInteger, MVT::i32, 14, 
/*63787*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63790*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63801*/   /*Scope*/ 32, /*->63834*/
/*63802*/     OPC_CheckChild0Type, MVT::v2i64,
/*63804*/     OPC_RecordChild1, // #1 = $SIMM
/*63805*/     OPC_MoveChild, 1,
/*63807*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63810*/     OPC_MoveParent,
/*63811*/     OPC_CheckType, MVT::v2i32,
/*63813*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63815*/     OPC_EmitConvertToTarget, 1,
/*63817*/     OPC_EmitInteger, MVT::i32, 14, 
/*63820*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63823*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63834*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->64033
/*63839*/   OPC_RecordChild0, // #0 = $Vm
/*63840*/   OPC_RecordChild1, // #1 = $SIMM
/*63841*/   OPC_MoveChild, 1,
/*63843*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63846*/   OPC_MoveParent,
/*63847*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63871
/*63850*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63852*/     OPC_EmitConvertToTarget, 1,
/*63854*/     OPC_EmitInteger, MVT::i32, 14, 
/*63857*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63860*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63894
/*63873*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63875*/     OPC_EmitConvertToTarget, 1,
/*63877*/     OPC_EmitInteger, MVT::i32, 14, 
/*63880*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63883*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63917
/*63896*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63898*/     OPC_EmitConvertToTarget, 1,
/*63900*/     OPC_EmitInteger, MVT::i32, 14, 
/*63903*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63906*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63940
/*63919*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63921*/     OPC_EmitConvertToTarget, 1,
/*63923*/     OPC_EmitInteger, MVT::i32, 14, 
/*63926*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63963
/*63942*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63944*/     OPC_EmitConvertToTarget, 1,
/*63946*/     OPC_EmitInteger, MVT::i32, 14, 
/*63949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63986
/*63965*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63967*/     OPC_EmitConvertToTarget, 1,
/*63969*/     OPC_EmitInteger, MVT::i32, 14, 
/*63972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64009
/*63988*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63990*/     OPC_EmitConvertToTarget, 1,
/*63992*/     OPC_EmitInteger, MVT::i32, 14, 
/*63995*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63998*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64032
/*64011*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64013*/     OPC_EmitConvertToTarget, 1,
/*64015*/     OPC_EmitInteger, MVT::i32, 14, 
/*64018*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64021*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->64231
/*64037*/   OPC_RecordChild0, // #0 = $Vm
/*64038*/   OPC_RecordChild1, // #1 = $SIMM
/*64039*/   OPC_MoveChild, 1,
/*64041*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64044*/   OPC_MoveParent,
/*64045*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64069
/*64048*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64050*/     OPC_EmitConvertToTarget, 1,
/*64052*/     OPC_EmitInteger, MVT::i32, 14, 
/*64055*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64058*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64092
/*64071*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64073*/     OPC_EmitConvertToTarget, 1,
/*64075*/     OPC_EmitInteger, MVT::i32, 14, 
/*64078*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64115
/*64094*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64096*/     OPC_EmitConvertToTarget, 1,
/*64098*/     OPC_EmitInteger, MVT::i32, 14, 
/*64101*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64138
/*64117*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64119*/     OPC_EmitConvertToTarget, 1,
/*64121*/     OPC_EmitInteger, MVT::i32, 14, 
/*64124*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64161
/*64140*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64142*/     OPC_EmitConvertToTarget, 1,
/*64144*/     OPC_EmitInteger, MVT::i32, 14, 
/*64147*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64184
/*64163*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64165*/     OPC_EmitConvertToTarget, 1,
/*64167*/     OPC_EmitInteger, MVT::i32, 14, 
/*64170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64207
/*64186*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64188*/     OPC_EmitConvertToTarget, 1,
/*64190*/     OPC_EmitInteger, MVT::i32, 14, 
/*64193*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64230
/*64209*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64211*/     OPC_EmitConvertToTarget, 1,
/*64213*/     OPC_EmitInteger, MVT::i32, 14, 
/*64216*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->64429
/*64235*/   OPC_RecordChild0, // #0 = $Vm
/*64236*/   OPC_RecordChild1, // #1 = $SIMM
/*64237*/   OPC_MoveChild, 1,
/*64239*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64242*/   OPC_MoveParent,
/*64243*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64267
/*64246*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64248*/     OPC_EmitConvertToTarget, 1,
/*64250*/     OPC_EmitInteger, MVT::i32, 14, 
/*64253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64290
/*64269*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64271*/     OPC_EmitConvertToTarget, 1,
/*64273*/     OPC_EmitInteger, MVT::i32, 14, 
/*64276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64313
/*64292*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64294*/     OPC_EmitConvertToTarget, 1,
/*64296*/     OPC_EmitInteger, MVT::i32, 14, 
/*64299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64336
/*64315*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64317*/     OPC_EmitConvertToTarget, 1,
/*64319*/     OPC_EmitInteger, MVT::i32, 14, 
/*64322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64359
/*64338*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64340*/     OPC_EmitConvertToTarget, 1,
/*64342*/     OPC_EmitInteger, MVT::i32, 14, 
/*64345*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64348*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64382
/*64361*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64363*/     OPC_EmitConvertToTarget, 1,
/*64365*/     OPC_EmitInteger, MVT::i32, 14, 
/*64368*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64371*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64405
/*64384*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64386*/     OPC_EmitConvertToTarget, 1,
/*64388*/     OPC_EmitInteger, MVT::i32, 14, 
/*64391*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64394*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64428
/*64407*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64409*/     OPC_EmitConvertToTarget, 1,
/*64411*/     OPC_EmitInteger, MVT::i32, 14, 
/*64414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64417*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->64534
/*64432*/   OPC_RecordChild0, // #0 = $Vm
/*64433*/   OPC_Scope, 32, /*->64467*/ // 3 children in Scope
/*64435*/     OPC_CheckChild0Type, MVT::v8i16,
/*64437*/     OPC_RecordChild1, // #1 = $SIMM
/*64438*/     OPC_MoveChild, 1,
/*64440*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64443*/     OPC_MoveParent,
/*64444*/     OPC_CheckType, MVT::v8i8,
/*64446*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64448*/     OPC_EmitConvertToTarget, 1,
/*64450*/     OPC_EmitInteger, MVT::i32, 14, 
/*64453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64456*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64467*/   /*Scope*/ 32, /*->64500*/
/*64468*/     OPC_CheckChild0Type, MVT::v4i32,
/*64470*/     OPC_RecordChild1, // #1 = $SIMM
/*64471*/     OPC_MoveChild, 1,
/*64473*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64476*/     OPC_MoveParent,
/*64477*/     OPC_CheckType, MVT::v4i16,
/*64479*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64481*/     OPC_EmitConvertToTarget, 1,
/*64483*/     OPC_EmitInteger, MVT::i32, 14, 
/*64486*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64500*/   /*Scope*/ 32, /*->64533*/
/*64501*/     OPC_CheckChild0Type, MVT::v2i64,
/*64503*/     OPC_RecordChild1, // #1 = $SIMM
/*64504*/     OPC_MoveChild, 1,
/*64506*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64509*/     OPC_MoveParent,
/*64510*/     OPC_CheckType, MVT::v2i32,
/*64512*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64514*/     OPC_EmitConvertToTarget, 1,
/*64516*/     OPC_EmitInteger, MVT::i32, 14, 
/*64519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64522*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64533*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->64639
/*64537*/   OPC_RecordChild0, // #0 = $Vm
/*64538*/   OPC_Scope, 32, /*->64572*/ // 3 children in Scope
/*64540*/     OPC_CheckChild0Type, MVT::v8i16,
/*64542*/     OPC_RecordChild1, // #1 = $SIMM
/*64543*/     OPC_MoveChild, 1,
/*64545*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64548*/     OPC_MoveParent,
/*64549*/     OPC_CheckType, MVT::v8i8,
/*64551*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64553*/     OPC_EmitConvertToTarget, 1,
/*64555*/     OPC_EmitInteger, MVT::i32, 14, 
/*64558*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64572*/   /*Scope*/ 32, /*->64605*/
/*64573*/     OPC_CheckChild0Type, MVT::v4i32,
/*64575*/     OPC_RecordChild1, // #1 = $SIMM
/*64576*/     OPC_MoveChild, 1,
/*64578*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64581*/     OPC_MoveParent,
/*64582*/     OPC_CheckType, MVT::v4i16,
/*64584*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64586*/     OPC_EmitConvertToTarget, 1,
/*64588*/     OPC_EmitInteger, MVT::i32, 14, 
/*64591*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64594*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64605*/   /*Scope*/ 32, /*->64638*/
/*64606*/     OPC_CheckChild0Type, MVT::v2i64,
/*64608*/     OPC_RecordChild1, // #1 = $SIMM
/*64609*/     OPC_MoveChild, 1,
/*64611*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64614*/     OPC_MoveParent,
/*64615*/     OPC_CheckType, MVT::v2i32,
/*64617*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64619*/     OPC_EmitConvertToTarget, 1,
/*64621*/     OPC_EmitInteger, MVT::i32, 14, 
/*64624*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64627*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64638*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->64744
/*64642*/   OPC_RecordChild0, // #0 = $Vm
/*64643*/   OPC_Scope, 32, /*->64677*/ // 3 children in Scope
/*64645*/     OPC_CheckChild0Type, MVT::v8i16,
/*64647*/     OPC_RecordChild1, // #1 = $SIMM
/*64648*/     OPC_MoveChild, 1,
/*64650*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64653*/     OPC_MoveParent,
/*64654*/     OPC_CheckType, MVT::v8i8,
/*64656*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64658*/     OPC_EmitConvertToTarget, 1,
/*64660*/     OPC_EmitInteger, MVT::i32, 14, 
/*64663*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64666*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64677*/   /*Scope*/ 32, /*->64710*/
/*64678*/     OPC_CheckChild0Type, MVT::v4i32,
/*64680*/     OPC_RecordChild1, // #1 = $SIMM
/*64681*/     OPC_MoveChild, 1,
/*64683*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64686*/     OPC_MoveParent,
/*64687*/     OPC_CheckType, MVT::v4i16,
/*64689*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64691*/     OPC_EmitConvertToTarget, 1,
/*64693*/     OPC_EmitInteger, MVT::i32, 14, 
/*64696*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64699*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64710*/   /*Scope*/ 32, /*->64743*/
/*64711*/     OPC_CheckChild0Type, MVT::v2i64,
/*64713*/     OPC_RecordChild1, // #1 = $SIMM
/*64714*/     OPC_MoveChild, 1,
/*64716*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64719*/     OPC_MoveParent,
/*64720*/     OPC_CheckType, MVT::v2i32,
/*64722*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64724*/     OPC_EmitConvertToTarget, 1,
/*64726*/     OPC_EmitInteger, MVT::i32, 14, 
/*64729*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64732*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64743*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->64849
/*64747*/   OPC_RecordChild0, // #0 = $Vm
/*64748*/   OPC_Scope, 32, /*->64782*/ // 3 children in Scope
/*64750*/     OPC_CheckChild0Type, MVT::v8i16,
/*64752*/     OPC_RecordChild1, // #1 = $SIMM
/*64753*/     OPC_MoveChild, 1,
/*64755*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64758*/     OPC_MoveParent,
/*64759*/     OPC_CheckType, MVT::v8i8,
/*64761*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64763*/     OPC_EmitConvertToTarget, 1,
/*64765*/     OPC_EmitInteger, MVT::i32, 14, 
/*64768*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64782*/   /*Scope*/ 32, /*->64815*/
/*64783*/     OPC_CheckChild0Type, MVT::v4i32,
/*64785*/     OPC_RecordChild1, // #1 = $SIMM
/*64786*/     OPC_MoveChild, 1,
/*64788*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64791*/     OPC_MoveParent,
/*64792*/     OPC_CheckType, MVT::v4i16,
/*64794*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64796*/     OPC_EmitConvertToTarget, 1,
/*64798*/     OPC_EmitInteger, MVT::i32, 14, 
/*64801*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64804*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64815*/   /*Scope*/ 32, /*->64848*/
/*64816*/     OPC_CheckChild0Type, MVT::v2i64,
/*64818*/     OPC_RecordChild1, // #1 = $SIMM
/*64819*/     OPC_MoveChild, 1,
/*64821*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64824*/     OPC_MoveParent,
/*64825*/     OPC_CheckType, MVT::v2i32,
/*64827*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64829*/     OPC_EmitConvertToTarget, 1,
/*64831*/     OPC_EmitInteger, MVT::i32, 14, 
/*64834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64848*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->64954
/*64852*/   OPC_RecordChild0, // #0 = $Vm
/*64853*/   OPC_Scope, 32, /*->64887*/ // 3 children in Scope
/*64855*/     OPC_CheckChild0Type, MVT::v8i16,
/*64857*/     OPC_RecordChild1, // #1 = $SIMM
/*64858*/     OPC_MoveChild, 1,
/*64860*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64863*/     OPC_MoveParent,
/*64864*/     OPC_CheckType, MVT::v8i8,
/*64866*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64868*/     OPC_EmitConvertToTarget, 1,
/*64870*/     OPC_EmitInteger, MVT::i32, 14, 
/*64873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64887*/   /*Scope*/ 32, /*->64920*/
/*64888*/     OPC_CheckChild0Type, MVT::v4i32,
/*64890*/     OPC_RecordChild1, // #1 = $SIMM
/*64891*/     OPC_MoveChild, 1,
/*64893*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64896*/     OPC_MoveParent,
/*64897*/     OPC_CheckType, MVT::v4i16,
/*64899*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64901*/     OPC_EmitConvertToTarget, 1,
/*64903*/     OPC_EmitInteger, MVT::i32, 14, 
/*64906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64909*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64920*/   /*Scope*/ 32, /*->64953*/
/*64921*/     OPC_CheckChild0Type, MVT::v2i64,
/*64923*/     OPC_RecordChild1, // #1 = $SIMM
/*64924*/     OPC_MoveChild, 1,
/*64926*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64929*/     OPC_MoveParent,
/*64930*/     OPC_CheckType, MVT::v2i32,
/*64932*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64934*/     OPC_EmitConvertToTarget, 1,
/*64936*/     OPC_EmitInteger, MVT::i32, 14, 
/*64939*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64942*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64953*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->65059
/*64957*/   OPC_RecordChild0, // #0 = $Vm
/*64958*/   OPC_Scope, 32, /*->64992*/ // 3 children in Scope
/*64960*/     OPC_CheckChild0Type, MVT::v8i16,
/*64962*/     OPC_RecordChild1, // #1 = $SIMM
/*64963*/     OPC_MoveChild, 1,
/*64965*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64968*/     OPC_MoveParent,
/*64969*/     OPC_CheckType, MVT::v8i8,
/*64971*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64973*/     OPC_EmitConvertToTarget, 1,
/*64975*/     OPC_EmitInteger, MVT::i32, 14, 
/*64978*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64981*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64992*/   /*Scope*/ 32, /*->65025*/
/*64993*/     OPC_CheckChild0Type, MVT::v4i32,
/*64995*/     OPC_RecordChild1, // #1 = $SIMM
/*64996*/     OPC_MoveChild, 1,
/*64998*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65001*/     OPC_MoveParent,
/*65002*/     OPC_CheckType, MVT::v4i16,
/*65004*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65006*/     OPC_EmitConvertToTarget, 1,
/*65008*/     OPC_EmitInteger, MVT::i32, 14, 
/*65011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65014*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*65025*/   /*Scope*/ 32, /*->65058*/
/*65026*/     OPC_CheckChild0Type, MVT::v2i64,
/*65028*/     OPC_RecordChild1, // #1 = $SIMM
/*65029*/     OPC_MoveChild, 1,
/*65031*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65034*/     OPC_MoveParent,
/*65035*/     OPC_CheckType, MVT::v2i32,
/*65037*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65039*/     OPC_EmitConvertToTarget, 1,
/*65041*/     OPC_EmitInteger, MVT::i32, 14, 
/*65044*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65047*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*65058*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->65266
/*65063*/   OPC_RecordChild0, // #0 = $src1
/*65064*/   OPC_RecordChild1, // #1 = $Vm
/*65065*/   OPC_RecordChild2, // #2 = $SIMM
/*65066*/   OPC_MoveChild, 2,
/*65068*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65071*/   OPC_MoveParent,
/*65072*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->65097
/*65075*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65077*/     OPC_EmitConvertToTarget, 2,
/*65079*/     OPC_EmitInteger, MVT::i32, 14, 
/*65082*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65085*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65121
/*65099*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65101*/     OPC_EmitConvertToTarget, 2,
/*65103*/     OPC_EmitInteger, MVT::i32, 14, 
/*65106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65145
/*65123*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65125*/     OPC_EmitConvertToTarget, 2,
/*65127*/     OPC_EmitInteger, MVT::i32, 14, 
/*65130*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65133*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->65169
/*65147*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65149*/     OPC_EmitConvertToTarget, 2,
/*65151*/     OPC_EmitInteger, MVT::i32, 14, 
/*65154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65193
/*65171*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65173*/     OPC_EmitConvertToTarget, 2,
/*65175*/     OPC_EmitInteger, MVT::i32, 14, 
/*65178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65217
/*65195*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65197*/     OPC_EmitConvertToTarget, 2,
/*65199*/     OPC_EmitInteger, MVT::i32, 14, 
/*65202*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65205*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65241
/*65219*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65221*/     OPC_EmitConvertToTarget, 2,
/*65223*/     OPC_EmitInteger, MVT::i32, 14, 
/*65226*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65229*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->65265
/*65243*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65245*/     OPC_EmitConvertToTarget, 2,
/*65247*/     OPC_EmitInteger, MVT::i32, 14, 
/*65250*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->65473
/*65270*/   OPC_RecordChild0, // #0 = $src1
/*65271*/   OPC_RecordChild1, // #1 = $Vm
/*65272*/   OPC_RecordChild2, // #2 = $SIMM
/*65273*/   OPC_MoveChild, 2,
/*65275*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65278*/   OPC_MoveParent,
/*65279*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->65304
/*65282*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65284*/     OPC_EmitConvertToTarget, 2,
/*65286*/     OPC_EmitInteger, MVT::i32, 14, 
/*65289*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65292*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65328
/*65306*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65308*/     OPC_EmitConvertToTarget, 2,
/*65310*/     OPC_EmitInteger, MVT::i32, 14, 
/*65313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65316*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65352
/*65330*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65332*/     OPC_EmitConvertToTarget, 2,
/*65334*/     OPC_EmitInteger, MVT::i32, 14, 
/*65337*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65340*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->65376
/*65354*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65356*/     OPC_EmitConvertToTarget, 2,
/*65358*/     OPC_EmitInteger, MVT::i32, 14, 
/*65361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65400
/*65378*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65380*/     OPC_EmitConvertToTarget, 2,
/*65382*/     OPC_EmitInteger, MVT::i32, 14, 
/*65385*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65388*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65424
/*65402*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65404*/     OPC_EmitConvertToTarget, 2,
/*65406*/     OPC_EmitInteger, MVT::i32, 14, 
/*65409*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65412*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65448
/*65426*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65428*/     OPC_EmitConvertToTarget, 2,
/*65430*/     OPC_EmitInteger, MVT::i32, 14, 
/*65433*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->65472
/*65450*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65452*/     OPC_EmitConvertToTarget, 2,
/*65454*/     OPC_EmitInteger, MVT::i32, 14, 
/*65457*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->65646
/*65477*/   OPC_RecordChild0, // #0 = $SIMM
/*65478*/   OPC_MoveChild, 0,
/*65480*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*65483*/   OPC_MoveParent,
/*65484*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->65505
/*65487*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65489*/     OPC_EmitInteger, MVT::i32, 14, 
/*65492*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65495*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->65525
/*65507*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65509*/     OPC_EmitInteger, MVT::i32, 14, 
/*65512*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65515*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->65545
/*65527*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65529*/     OPC_EmitInteger, MVT::i32, 14, 
/*65532*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65535*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->65565
/*65547*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65549*/     OPC_EmitInteger, MVT::i32, 14, 
/*65552*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65555*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->65585
/*65567*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65569*/     OPC_EmitInteger, MVT::i32, 14, 
/*65572*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65575*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->65605
/*65587*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65589*/     OPC_EmitInteger, MVT::i32, 14, 
/*65592*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->65625
/*65607*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65609*/     OPC_EmitInteger, MVT::i32, 14, 
/*65612*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65615*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->65645
/*65627*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65629*/     OPC_EmitInteger, MVT::i32, 14, 
/*65632*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->65793
/*65650*/   OPC_RecordChild0, // #0 = $src
/*65651*/   OPC_Scope, 27, /*->65680*/ // 5 children in Scope
/*65653*/     OPC_CheckChild0Type, MVT::v16i8,
/*65655*/     OPC_RecordChild1, // #1 = $start
/*65656*/     OPC_MoveChild, 1,
/*65658*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65661*/     OPC_CheckType, MVT::i32,
/*65663*/     OPC_MoveParent,
/*65664*/     OPC_CheckType, MVT::v8i8,
/*65666*/     OPC_EmitConvertToTarget, 1,
/*65668*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*65671*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*65680*/   /*Scope*/ 27, /*->65708*/
/*65681*/     OPC_CheckChild0Type, MVT::v8i16,
/*65683*/     OPC_RecordChild1, // #1 = $start
/*65684*/     OPC_MoveChild, 1,
/*65686*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65689*/     OPC_CheckType, MVT::i32,
/*65691*/     OPC_MoveParent,
/*65692*/     OPC_CheckType, MVT::v4i16,
/*65694*/     OPC_EmitConvertToTarget, 1,
/*65696*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*65699*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*65708*/   /*Scope*/ 27, /*->65736*/
/*65709*/     OPC_CheckChild0Type, MVT::v4i32,
/*65711*/     OPC_RecordChild1, // #1 = $start
/*65712*/     OPC_MoveChild, 1,
/*65714*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65717*/     OPC_CheckType, MVT::i32,
/*65719*/     OPC_MoveParent,
/*65720*/     OPC_CheckType, MVT::v2i32,
/*65722*/     OPC_EmitConvertToTarget, 1,
/*65724*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*65727*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65736*/   /*Scope*/ 27, /*->65764*/
/*65737*/     OPC_CheckChild0Type, MVT::v2i64,
/*65739*/     OPC_RecordChild1, // #1 = $start
/*65740*/     OPC_MoveChild, 1,
/*65742*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65745*/     OPC_CheckType, MVT::i32,
/*65747*/     OPC_MoveParent,
/*65748*/     OPC_CheckType, MVT::v1i64,
/*65750*/     OPC_EmitConvertToTarget, 1,
/*65752*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*65755*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*65764*/   /*Scope*/ 27, /*->65792*/
/*65765*/     OPC_CheckChild0Type, MVT::v4f32,
/*65767*/     OPC_RecordChild1, // #1 = $start
/*65768*/     OPC_MoveChild, 1,
/*65770*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65773*/     OPC_CheckType, MVT::i32,
/*65775*/     OPC_MoveParent,
/*65776*/     OPC_CheckType, MVT::v2f32,
/*65778*/     OPC_EmitConvertToTarget, 1,
/*65780*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*65783*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65792*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->66020
/*65797*/   OPC_RecordChild0, // #0 = $Vn
/*65798*/   OPC_RecordChild1, // #1 = $Vm
/*65799*/   OPC_RecordChild2, // #2 = $index
/*65800*/   OPC_MoveChild, 2,
/*65802*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65805*/   OPC_MoveParent,
/*65806*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->65831
/*65809*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65811*/     OPC_EmitConvertToTarget, 2,
/*65813*/     OPC_EmitInteger, MVT::i32, 14, 
/*65816*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65819*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65855
/*65833*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65835*/     OPC_EmitConvertToTarget, 2,
/*65837*/     OPC_EmitInteger, MVT::i32, 14, 
/*65840*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65843*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65879
/*65857*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65859*/     OPC_EmitConvertToTarget, 2,
/*65861*/     OPC_EmitInteger, MVT::i32, 14, 
/*65864*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65867*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65903
/*65881*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65883*/     OPC_EmitConvertToTarget, 2,
/*65885*/     OPC_EmitInteger, MVT::i32, 14, 
/*65888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65927
/*65905*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65907*/     OPC_EmitConvertToTarget, 2,
/*65909*/     OPC_EmitInteger, MVT::i32, 14, 
/*65912*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65915*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65951
/*65929*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65931*/     OPC_EmitConvertToTarget, 2,
/*65933*/     OPC_EmitInteger, MVT::i32, 14, 
/*65936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->65975
/*65953*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65955*/     OPC_EmitConvertToTarget, 2,
/*65957*/     OPC_EmitInteger, MVT::i32, 14, 
/*65960*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65963*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->65997
/*65977*/     OPC_EmitConvertToTarget, 2,
/*65979*/     OPC_EmitInteger, MVT::i32, 14, 
/*65982*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65985*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->66019
/*65999*/     OPC_EmitConvertToTarget, 2,
/*66001*/     OPC_EmitInteger, MVT::i32, 14, 
/*66004*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66007*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->66223
/*66024*/   OPC_RecordChild0, // #0 = $Vn
/*66025*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66050
/*66028*/     OPC_CheckChild0Type, MVT::v8i8,
/*66030*/     OPC_RecordChild1, // #1 = $Vm
/*66031*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66033*/     OPC_EmitInteger, MVT::i32, 14, 
/*66036*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66039*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66074
/*66052*/     OPC_CheckChild0Type, MVT::v4i16,
/*66054*/     OPC_RecordChild1, // #1 = $Vm
/*66055*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66057*/     OPC_EmitInteger, MVT::i32, 14, 
/*66060*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66124
/*66076*/     OPC_Scope, 22, /*->66100*/ // 2 children in Scope
/*66078*/       OPC_CheckChild0Type, MVT::v2i32,
/*66080*/       OPC_RecordChild1, // #1 = $Vm
/*66081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66083*/       OPC_EmitInteger, MVT::i32, 14, 
/*66086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66100*/     /*Scope*/ 22, /*->66123*/
/*66101*/       OPC_CheckChild0Type, MVT::v2f32,
/*66103*/       OPC_RecordChild1, // #1 = $Vm
/*66104*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66106*/       OPC_EmitInteger, MVT::i32, 14, 
/*66109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66112*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66123*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66148
/*66126*/     OPC_CheckChild0Type, MVT::v16i8,
/*66128*/     OPC_RecordChild1, // #1 = $Vm
/*66129*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66131*/     OPC_EmitInteger, MVT::i32, 14, 
/*66134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66172
/*66150*/     OPC_CheckChild0Type, MVT::v8i16,
/*66152*/     OPC_RecordChild1, // #1 = $Vm
/*66153*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66155*/     OPC_EmitInteger, MVT::i32, 14, 
/*66158*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66161*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66222
/*66174*/     OPC_Scope, 22, /*->66198*/ // 2 children in Scope
/*66176*/       OPC_CheckChild0Type, MVT::v4i32,
/*66178*/       OPC_RecordChild1, // #1 = $Vm
/*66179*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66181*/       OPC_EmitInteger, MVT::i32, 14, 
/*66184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66198*/     /*Scope*/ 22, /*->66221*/
/*66199*/       OPC_CheckChild0Type, MVT::v4f32,
/*66201*/       OPC_RecordChild1, // #1 = $Vm
/*66202*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66204*/       OPC_EmitInteger, MVT::i32, 14, 
/*66207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66221*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->66410
/*66227*/   OPC_RecordChild0, // #0 = $Vm
/*66228*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66251
/*66231*/     OPC_CheckChild0Type, MVT::v8i8,
/*66233*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66235*/     OPC_EmitInteger, MVT::i32, 14, 
/*66238*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66241*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66273
/*66253*/     OPC_CheckChild0Type, MVT::v4i16,
/*66255*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66257*/     OPC_EmitInteger, MVT::i32, 14, 
/*66260*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66263*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66319
/*66275*/     OPC_Scope, 20, /*->66297*/ // 2 children in Scope
/*66277*/       OPC_CheckChild0Type, MVT::v2i32,
/*66279*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66281*/       OPC_EmitInteger, MVT::i32, 14, 
/*66284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*66297*/     /*Scope*/ 20, /*->66318*/
/*66298*/       OPC_CheckChild0Type, MVT::v2f32,
/*66300*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66302*/       OPC_EmitInteger, MVT::i32, 14, 
/*66305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*66318*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66341
/*66321*/     OPC_CheckChild0Type, MVT::v16i8,
/*66323*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66325*/     OPC_EmitInteger, MVT::i32, 14, 
/*66328*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66331*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66363
/*66343*/     OPC_CheckChild0Type, MVT::v8i16,
/*66345*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66347*/     OPC_EmitInteger, MVT::i32, 14, 
/*66350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66409
/*66365*/     OPC_Scope, 20, /*->66387*/ // 2 children in Scope
/*66367*/       OPC_CheckChild0Type, MVT::v4i32,
/*66369*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66371*/       OPC_EmitInteger, MVT::i32, 14, 
/*66374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*66387*/     /*Scope*/ 20, /*->66408*/
/*66388*/       OPC_CheckChild0Type, MVT::v4f32,
/*66390*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66392*/       OPC_EmitInteger, MVT::i32, 14, 
/*66395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*66408*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->66613
/*66414*/   OPC_RecordChild0, // #0 = $Vn
/*66415*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66440
/*66418*/     OPC_CheckChild0Type, MVT::v8i8,
/*66420*/     OPC_RecordChild1, // #1 = $Vm
/*66421*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66423*/     OPC_EmitInteger, MVT::i32, 14, 
/*66426*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66429*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66464
/*66442*/     OPC_CheckChild0Type, MVT::v4i16,
/*66444*/     OPC_RecordChild1, // #1 = $Vm
/*66445*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66447*/     OPC_EmitInteger, MVT::i32, 14, 
/*66450*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66453*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66514
/*66466*/     OPC_Scope, 22, /*->66490*/ // 2 children in Scope
/*66468*/       OPC_CheckChild0Type, MVT::v2i32,
/*66470*/       OPC_RecordChild1, // #1 = $Vm
/*66471*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66473*/       OPC_EmitInteger, MVT::i32, 14, 
/*66476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66490*/     /*Scope*/ 22, /*->66513*/
/*66491*/       OPC_CheckChild0Type, MVT::v2f32,
/*66493*/       OPC_RecordChild1, // #1 = $Vm
/*66494*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66496*/       OPC_EmitInteger, MVT::i32, 14, 
/*66499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66513*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66538
/*66516*/     OPC_CheckChild0Type, MVT::v16i8,
/*66518*/     OPC_RecordChild1, // #1 = $Vm
/*66519*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66521*/     OPC_EmitInteger, MVT::i32, 14, 
/*66524*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66527*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66562
/*66540*/     OPC_CheckChild0Type, MVT::v8i16,
/*66542*/     OPC_RecordChild1, // #1 = $Vm
/*66543*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66545*/     OPC_EmitInteger, MVT::i32, 14, 
/*66548*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66612
/*66564*/     OPC_Scope, 22, /*->66588*/ // 2 children in Scope
/*66566*/       OPC_CheckChild0Type, MVT::v4i32,
/*66568*/       OPC_RecordChild1, // #1 = $Vm
/*66569*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66571*/       OPC_EmitInteger, MVT::i32, 14, 
/*66574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66588*/     /*Scope*/ 22, /*->66611*/
/*66589*/       OPC_CheckChild0Type, MVT::v4f32,
/*66591*/       OPC_RecordChild1, // #1 = $Vm
/*66592*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66594*/       OPC_EmitInteger, MVT::i32, 14, 
/*66597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66611*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->66764
/*66617*/   OPC_RecordChild0, // #0 = $Vn
/*66618*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66643
/*66621*/     OPC_CheckChild0Type, MVT::v8i8,
/*66623*/     OPC_RecordChild1, // #1 = $Vm
/*66624*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66626*/     OPC_EmitInteger, MVT::i32, 14, 
/*66629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66667
/*66645*/     OPC_CheckChild0Type, MVT::v4i16,
/*66647*/     OPC_RecordChild1, // #1 = $Vm
/*66648*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66650*/     OPC_EmitInteger, MVT::i32, 14, 
/*66653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66691
/*66669*/     OPC_CheckChild0Type, MVT::v2i32,
/*66671*/     OPC_RecordChild1, // #1 = $Vm
/*66672*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66674*/     OPC_EmitInteger, MVT::i32, 14, 
/*66677*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66680*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66715
/*66693*/     OPC_CheckChild0Type, MVT::v16i8,
/*66695*/     OPC_RecordChild1, // #1 = $Vm
/*66696*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66698*/     OPC_EmitInteger, MVT::i32, 14, 
/*66701*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66704*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66739
/*66717*/     OPC_CheckChild0Type, MVT::v8i16,
/*66719*/     OPC_RecordChild1, // #1 = $Vm
/*66720*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66722*/     OPC_EmitInteger, MVT::i32, 14, 
/*66725*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66728*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66763
/*66741*/     OPC_CheckChild0Type, MVT::v4i32,
/*66743*/     OPC_RecordChild1, // #1 = $Vm
/*66744*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66746*/     OPC_EmitInteger, MVT::i32, 14, 
/*66749*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66752*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->66951
/*66768*/   OPC_RecordChild0, // #0 = $Vm
/*66769*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66792
/*66772*/     OPC_CheckChild0Type, MVT::v8i8,
/*66774*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66776*/     OPC_EmitInteger, MVT::i32, 14, 
/*66779*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66782*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66814
/*66794*/     OPC_CheckChild0Type, MVT::v4i16,
/*66796*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66798*/     OPC_EmitInteger, MVT::i32, 14, 
/*66801*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66804*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66860
/*66816*/     OPC_Scope, 20, /*->66838*/ // 2 children in Scope
/*66818*/       OPC_CheckChild0Type, MVT::v2i32,
/*66820*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66822*/       OPC_EmitInteger, MVT::i32, 14, 
/*66825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66838*/     /*Scope*/ 20, /*->66859*/
/*66839*/       OPC_CheckChild0Type, MVT::v2f32,
/*66841*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66843*/       OPC_EmitInteger, MVT::i32, 14, 
/*66846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66859*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66882
/*66862*/     OPC_CheckChild0Type, MVT::v16i8,
/*66864*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66866*/     OPC_EmitInteger, MVT::i32, 14, 
/*66869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66904
/*66884*/     OPC_CheckChild0Type, MVT::v8i16,
/*66886*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66888*/     OPC_EmitInteger, MVT::i32, 14, 
/*66891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66950
/*66906*/     OPC_Scope, 20, /*->66928*/ // 2 children in Scope
/*66908*/       OPC_CheckChild0Type, MVT::v4i32,
/*66910*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66912*/       OPC_EmitInteger, MVT::i32, 14, 
/*66915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66928*/     /*Scope*/ 20, /*->66949*/
/*66929*/       OPC_CheckChild0Type, MVT::v4f32,
/*66931*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66933*/       OPC_EmitInteger, MVT::i32, 14, 
/*66936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66949*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->67138
/*66955*/   OPC_RecordChild0, // #0 = $Vm
/*66956*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66979
/*66959*/     OPC_CheckChild0Type, MVT::v8i8,
/*66961*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66963*/     OPC_EmitInteger, MVT::i32, 14, 
/*66966*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66969*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67001
/*66981*/     OPC_CheckChild0Type, MVT::v4i16,
/*66983*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66985*/     OPC_EmitInteger, MVT::i32, 14, 
/*66988*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66991*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67047
/*67003*/     OPC_Scope, 20, /*->67025*/ // 2 children in Scope
/*67005*/       OPC_CheckChild0Type, MVT::v2i32,
/*67007*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67009*/       OPC_EmitInteger, MVT::i32, 14, 
/*67012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*67025*/     /*Scope*/ 20, /*->67046*/
/*67026*/       OPC_CheckChild0Type, MVT::v2f32,
/*67028*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67030*/       OPC_EmitInteger, MVT::i32, 14, 
/*67033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*67046*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67069
/*67049*/     OPC_CheckChild0Type, MVT::v16i8,
/*67051*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67053*/     OPC_EmitInteger, MVT::i32, 14, 
/*67056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67091
/*67071*/     OPC_CheckChild0Type, MVT::v8i16,
/*67073*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67075*/     OPC_EmitInteger, MVT::i32, 14, 
/*67078*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67137
/*67093*/     OPC_Scope, 20, /*->67115*/ // 2 children in Scope
/*67095*/       OPC_CheckChild0Type, MVT::v4i32,
/*67097*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67099*/       OPC_EmitInteger, MVT::i32, 14, 
/*67102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*67115*/     /*Scope*/ 20, /*->67136*/
/*67116*/       OPC_CheckChild0Type, MVT::v4f32,
/*67118*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67120*/       OPC_EmitInteger, MVT::i32, 14, 
/*67123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*67136*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->67341
/*67142*/   OPC_RecordChild0, // #0 = $Vn
/*67143*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67168
/*67146*/     OPC_CheckChild0Type, MVT::v8i8,
/*67148*/     OPC_RecordChild1, // #1 = $Vm
/*67149*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67151*/     OPC_EmitInteger, MVT::i32, 14, 
/*67154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67192
/*67170*/     OPC_CheckChild0Type, MVT::v4i16,
/*67172*/     OPC_RecordChild1, // #1 = $Vm
/*67173*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67175*/     OPC_EmitInteger, MVT::i32, 14, 
/*67178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67242
/*67194*/     OPC_Scope, 22, /*->67218*/ // 2 children in Scope
/*67196*/       OPC_CheckChild0Type, MVT::v2i32,
/*67198*/       OPC_RecordChild1, // #1 = $Vm
/*67199*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67201*/       OPC_EmitInteger, MVT::i32, 14, 
/*67204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*67218*/     /*Scope*/ 22, /*->67241*/
/*67219*/       OPC_CheckChild0Type, MVT::v2f32,
/*67221*/       OPC_RecordChild1, // #1 = $Vm
/*67222*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67224*/       OPC_EmitInteger, MVT::i32, 14, 
/*67227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67241*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67266
/*67244*/     OPC_CheckChild0Type, MVT::v16i8,
/*67246*/     OPC_RecordChild1, // #1 = $Vm
/*67247*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67249*/     OPC_EmitInteger, MVT::i32, 14, 
/*67252*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67255*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67290
/*67268*/     OPC_CheckChild0Type, MVT::v8i16,
/*67270*/     OPC_RecordChild1, // #1 = $Vm
/*67271*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67273*/     OPC_EmitInteger, MVT::i32, 14, 
/*67276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->67340
/*67292*/     OPC_Scope, 22, /*->67316*/ // 2 children in Scope
/*67294*/       OPC_CheckChild0Type, MVT::v4i32,
/*67296*/       OPC_RecordChild1, // #1 = $Vm
/*67297*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67299*/       OPC_EmitInteger, MVT::i32, 14, 
/*67302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67316*/     /*Scope*/ 22, /*->67339*/
/*67317*/       OPC_CheckChild0Type, MVT::v4f32,
/*67319*/       OPC_RecordChild1, // #1 = $Vm
/*67320*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67322*/       OPC_EmitInteger, MVT::i32, 14, 
/*67325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67328*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67339*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->67492
/*67345*/   OPC_RecordChild0, // #0 = $Vn
/*67346*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67371
/*67349*/     OPC_CheckChild0Type, MVT::v8i8,
/*67351*/     OPC_RecordChild1, // #1 = $Vm
/*67352*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67354*/     OPC_EmitInteger, MVT::i32, 14, 
/*67357*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67360*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67395
/*67373*/     OPC_CheckChild0Type, MVT::v4i16,
/*67375*/     OPC_RecordChild1, // #1 = $Vm
/*67376*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67378*/     OPC_EmitInteger, MVT::i32, 14, 
/*67381*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67384*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67419
/*67397*/     OPC_CheckChild0Type, MVT::v2i32,
/*67399*/     OPC_RecordChild1, // #1 = $Vm
/*67400*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67402*/     OPC_EmitInteger, MVT::i32, 14, 
/*67405*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67408*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67443
/*67421*/     OPC_CheckChild0Type, MVT::v16i8,
/*67423*/     OPC_RecordChild1, // #1 = $Vm
/*67424*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67426*/     OPC_EmitInteger, MVT::i32, 14, 
/*67429*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67432*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67467
/*67445*/     OPC_CheckChild0Type, MVT::v8i16,
/*67447*/     OPC_RecordChild1, // #1 = $Vm
/*67448*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67450*/     OPC_EmitInteger, MVT::i32, 14, 
/*67453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67456*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67491
/*67469*/     OPC_CheckChild0Type, MVT::v4i32,
/*67471*/     OPC_RecordChild1, // #1 = $Vm
/*67472*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67474*/     OPC_EmitInteger, MVT::i32, 14, 
/*67477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->67679
/*67496*/   OPC_RecordChild0, // #0 = $Vm
/*67497*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67520
/*67500*/     OPC_CheckChild0Type, MVT::v8i8,
/*67502*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67504*/     OPC_EmitInteger, MVT::i32, 14, 
/*67507*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67510*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67542
/*67522*/     OPC_CheckChild0Type, MVT::v4i16,
/*67524*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67526*/     OPC_EmitInteger, MVT::i32, 14, 
/*67529*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67532*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67588
/*67544*/     OPC_Scope, 20, /*->67566*/ // 2 children in Scope
/*67546*/       OPC_CheckChild0Type, MVT::v2i32,
/*67548*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67550*/       OPC_EmitInteger, MVT::i32, 14, 
/*67553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67566*/     /*Scope*/ 20, /*->67587*/
/*67567*/       OPC_CheckChild0Type, MVT::v2f32,
/*67569*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67571*/       OPC_EmitInteger, MVT::i32, 14, 
/*67574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67587*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67610
/*67590*/     OPC_CheckChild0Type, MVT::v16i8,
/*67592*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67594*/     OPC_EmitInteger, MVT::i32, 14, 
/*67597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67632
/*67612*/     OPC_CheckChild0Type, MVT::v8i16,
/*67614*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67616*/     OPC_EmitInteger, MVT::i32, 14, 
/*67619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67678
/*67634*/     OPC_Scope, 20, /*->67656*/ // 2 children in Scope
/*67636*/       OPC_CheckChild0Type, MVT::v4i32,
/*67638*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67640*/       OPC_EmitInteger, MVT::i32, 14, 
/*67643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67656*/     /*Scope*/ 20, /*->67677*/
/*67657*/       OPC_CheckChild0Type, MVT::v4f32,
/*67659*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67661*/       OPC_EmitInteger, MVT::i32, 14, 
/*67664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67677*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->67866
/*67683*/   OPC_RecordChild0, // #0 = $Vm
/*67684*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67707
/*67687*/     OPC_CheckChild0Type, MVT::v8i8,
/*67689*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67691*/     OPC_EmitInteger, MVT::i32, 14, 
/*67694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67729
/*67709*/     OPC_CheckChild0Type, MVT::v4i16,
/*67711*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67713*/     OPC_EmitInteger, MVT::i32, 14, 
/*67716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67775
/*67731*/     OPC_Scope, 20, /*->67753*/ // 2 children in Scope
/*67733*/       OPC_CheckChild0Type, MVT::v2i32,
/*67735*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67737*/       OPC_EmitInteger, MVT::i32, 14, 
/*67740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67753*/     /*Scope*/ 20, /*->67774*/
/*67754*/       OPC_CheckChild0Type, MVT::v2f32,
/*67756*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67758*/       OPC_EmitInteger, MVT::i32, 14, 
/*67761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67774*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67797
/*67777*/     OPC_CheckChild0Type, MVT::v16i8,
/*67779*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67781*/     OPC_EmitInteger, MVT::i32, 14, 
/*67784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67819
/*67799*/     OPC_CheckChild0Type, MVT::v8i16,
/*67801*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67803*/     OPC_EmitInteger, MVT::i32, 14, 
/*67806*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67809*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67865
/*67821*/     OPC_Scope, 20, /*->67843*/ // 2 children in Scope
/*67823*/       OPC_CheckChild0Type, MVT::v4i32,
/*67825*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67827*/       OPC_EmitInteger, MVT::i32, 14, 
/*67830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67843*/     /*Scope*/ 20, /*->67864*/
/*67844*/       OPC_CheckChild0Type, MVT::v4f32,
/*67846*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67848*/       OPC_EmitInteger, MVT::i32, 14, 
/*67851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67864*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->68017
/*67870*/   OPC_RecordChild0, // #0 = $Vn
/*67871*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67896
/*67874*/     OPC_CheckChild0Type, MVT::v8i8,
/*67876*/     OPC_RecordChild1, // #1 = $Vm
/*67877*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67879*/     OPC_EmitInteger, MVT::i32, 14, 
/*67882*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67885*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67920
/*67898*/     OPC_CheckChild0Type, MVT::v4i16,
/*67900*/     OPC_RecordChild1, // #1 = $Vm
/*67901*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67903*/     OPC_EmitInteger, MVT::i32, 14, 
/*67906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67909*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67944
/*67922*/     OPC_CheckChild0Type, MVT::v2i32,
/*67924*/     OPC_RecordChild1, // #1 = $Vm
/*67925*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67927*/     OPC_EmitInteger, MVT::i32, 14, 
/*67930*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67933*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67968
/*67946*/     OPC_CheckChild0Type, MVT::v16i8,
/*67948*/     OPC_RecordChild1, // #1 = $Vm
/*67949*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67951*/     OPC_EmitInteger, MVT::i32, 14, 
/*67954*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67957*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67992
/*67970*/     OPC_CheckChild0Type, MVT::v8i16,
/*67972*/     OPC_RecordChild1, // #1 = $Vm
/*67973*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67975*/     OPC_EmitInteger, MVT::i32, 14, 
/*67978*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67981*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->68016
/*67994*/     OPC_CheckChild0Type, MVT::v4i32,
/*67996*/     OPC_RecordChild1, // #1 = $Vm
/*67997*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67999*/     OPC_EmitInteger, MVT::i32, 14, 
/*68002*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68005*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->68069
/*68020*/   OPC_RecordChild0, // #0 = $src1
/*68021*/   OPC_RecordChild1, // #1 = $Vn
/*68022*/   OPC_RecordChild2, // #2 = $Vm
/*68023*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68046
/*68026*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68028*/     OPC_EmitInteger, MVT::i32, 14, 
/*68031*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68034*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68068
/*68048*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68050*/     OPC_EmitInteger, MVT::i32, 14, 
/*68053*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68056*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTPOP),// ->68115
/*68072*/   OPC_RecordChild0, // #0 = $Vm
/*68073*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68094
/*68076*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68078*/     OPC_EmitInteger, MVT::i32, 14, 
/*68081*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68084*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68114
/*68096*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68098*/     OPC_EmitInteger, MVT::i32, 14, 
/*68101*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->68187
/*68118*/   OPC_RecordChild0, // #0 = $Vm
/*68119*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->68142
/*68122*/     OPC_CheckChild0Type, MVT::v8i16,
/*68124*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68126*/     OPC_EmitInteger, MVT::i32, 14, 
/*68129*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->68164
/*68144*/     OPC_CheckChild0Type, MVT::v4i32,
/*68146*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68148*/     OPC_EmitInteger, MVT::i32, 14, 
/*68151*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68154*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->68186
/*68166*/     OPC_CheckChild0Type, MVT::v2i64,
/*68168*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68170*/     OPC_EmitInteger, MVT::i32, 14, 
/*68173*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68176*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->68259
/*68190*/   OPC_RecordChild0, // #0 = $Vm
/*68191*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->68214
/*68194*/     OPC_CheckChild0Type, MVT::v8i8,
/*68196*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68198*/     OPC_EmitInteger, MVT::i32, 14, 
/*68201*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68204*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68236
/*68216*/     OPC_CheckChild0Type, MVT::v4i16,
/*68218*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68220*/     OPC_EmitInteger, MVT::i32, 14, 
/*68223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->68258
/*68238*/     OPC_CheckChild0Type, MVT::v2i32,
/*68240*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68242*/     OPC_EmitInteger, MVT::i32, 14, 
/*68245*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68248*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->68325
/*68262*/   OPC_RecordChild0, // #0 = $Vm
/*68263*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->68284
/*68266*/     OPC_CheckChild0Type, MVT::v8i8,
/*68268*/     OPC_EmitInteger, MVT::i32, 14, 
/*68271*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68274*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68304
/*68286*/     OPC_CheckChild0Type, MVT::v4i16,
/*68288*/     OPC_EmitInteger, MVT::i32, 14, 
/*68291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->68324
/*68306*/     OPC_CheckChild0Type, MVT::v2i32,
/*68308*/     OPC_EmitInteger, MVT::i32, 14, 
/*68311*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68314*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->68375
/*68328*/   OPC_RecordChild0, // #0 = $Vm
/*68329*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68352
/*68332*/     OPC_CheckChild0Type, MVT::v2f32,
/*68334*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68336*/     OPC_EmitInteger, MVT::i32, 14, 
/*68339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68374
/*68354*/     OPC_CheckChild0Type, MVT::v4f32,
/*68356*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68358*/     OPC_EmitInteger, MVT::i32, 14, 
/*68361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->68425
/*68378*/   OPC_RecordChild0, // #0 = $Vm
/*68379*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68402
/*68382*/     OPC_CheckChild0Type, MVT::v2f32,
/*68384*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68386*/     OPC_EmitInteger, MVT::i32, 14, 
/*68389*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68424
/*68404*/     OPC_CheckChild0Type, MVT::v4f32,
/*68406*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68408*/     OPC_EmitInteger, MVT::i32, 14, 
/*68411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->68588
/*68429*/   OPC_RecordChild0, // #0 = $Vm
/*68430*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->68451
/*68433*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68435*/     OPC_EmitInteger, MVT::i32, 14, 
/*68438*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68441*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68471
/*68453*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68455*/     OPC_EmitInteger, MVT::i32, 14, 
/*68458*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68461*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->68491
/*68473*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68475*/     OPC_EmitInteger, MVT::i32, 14, 
/*68478*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68481*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68511
/*68493*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68495*/     OPC_EmitInteger, MVT::i32, 14, 
/*68498*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68501*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68531
/*68513*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68515*/     OPC_EmitInteger, MVT::i32, 14, 
/*68518*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68521*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68551
/*68533*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68535*/     OPC_EmitInteger, MVT::i32, 14, 
/*68538*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68541*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->68569
/*68553*/     OPC_EmitInteger, MVT::i32, 14, 
/*68556*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68559*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->68587
/*68571*/     OPC_EmitInteger, MVT::i32, 14, 
/*68574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->68674
/*68591*/   OPC_RecordChild0, // #0 = $Vm
/*68592*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->68613
/*68595*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68597*/     OPC_EmitInteger, MVT::i32, 14, 
/*68600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68603*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68633
/*68615*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68617*/     OPC_EmitInteger, MVT::i32, 14, 
/*68620*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68623*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68653
/*68635*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68637*/     OPC_EmitInteger, MVT::i32, 14, 
/*68640*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68643*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68673
/*68655*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68657*/     OPC_EmitInteger, MVT::i32, 14, 
/*68660*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68663*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->68720
/*68677*/   OPC_RecordChild0, // #0 = $Vm
/*68678*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68699
/*68681*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68683*/     OPC_EmitInteger, MVT::i32, 14, 
/*68686*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68689*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68719
/*68701*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68703*/     OPC_EmitInteger, MVT::i32, 14, 
/*68706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68709*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->69047
/*68724*/   OPC_RecordChild0, // #0 = $src
/*68725*/   OPC_Scope, 116|128,1/*244*/, /*->68972*/ // 3 children in Scope
/*68728*/     OPC_CheckChild0Type, MVT::i32,
/*68730*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->68761
/*68733*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*68740*/       OPC_EmitInteger, MVT::i32, 0, 
/*68743*/       OPC_EmitInteger, MVT::i32, 14, 
/*68746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->68791
/*68763*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*68770*/       OPC_EmitInteger, MVT::i32, 0, 
/*68773*/       OPC_EmitInteger, MVT::i32, 14, 
/*68776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->68821
/*68793*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*68800*/       OPC_EmitInteger, MVT::i32, 0, 
/*68803*/       OPC_EmitInteger, MVT::i32, 14, 
/*68806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->68871
/*68823*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*68830*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*68837*/       OPC_EmitInteger, MVT::i32, 0, 
/*68840*/       OPC_EmitInteger, MVT::i32, 14, 
/*68843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68846*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*68858*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68861*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->68921
/*68873*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*68880*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*68887*/       OPC_EmitInteger, MVT::i32, 0, 
/*68890*/       OPC_EmitInteger, MVT::i32, 14, 
/*68893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68896*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*68908*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68911*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->68971
/*68923*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*68930*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*68937*/       OPC_EmitInteger, MVT::i32, 0, 
/*68940*/       OPC_EmitInteger, MVT::i32, 14, 
/*68943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68946*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*68958*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68961*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*68972*/   /*Scope*/ 48, /*->69021*/
/*68973*/     OPC_CheckChild0Type, MVT::f32,
/*68975*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68998
/*68978*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68985*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68988*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->69020
/*69000*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*69007*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69010*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*69021*/   /*Scope*/ 24, /*->69046*/
/*69022*/     OPC_CheckChild0Type, MVT::f64,
/*69024*/     OPC_CheckType, MVT::v2f64,
/*69026*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*69033*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*69036*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*69046*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->69099
/*69050*/   OPC_RecordChild0, // #0 = $SIMM
/*69051*/   OPC_MoveChild, 0,
/*69053*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*69056*/   OPC_MoveParent,
/*69057*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->69078
/*69060*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69062*/     OPC_EmitInteger, MVT::i32, 14, 
/*69065*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69068*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->69098
/*69080*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69082*/     OPC_EmitInteger, MVT::i32, 14, 
/*69085*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69088*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->69125
/*69102*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*69103*/   OPC_Scope, 9, /*->69114*/ // 2 children in Scope
/*69105*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*69107*/     OPC_EmitMergeInputChains1_0,
/*69108*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*69114*/   /*Scope*/ 9, /*->69124*/
/*69115*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*69117*/     OPC_EmitMergeInputChains1_0,
/*69118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*69124*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->69186
/*69128*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*69129*/   OPC_CaptureGlueInput,
/*69130*/   OPC_Scope, 17, /*->69149*/ // 3 children in Scope
/*69132*/     OPC_CheckPatternPredicate, 31, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*69134*/     OPC_EmitMergeInputChains1_0,
/*69135*/     OPC_EmitInteger, MVT::i32, 14, 
/*69138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*69149*/   /*Scope*/ 17, /*->69167*/
/*69150*/     OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*69152*/     OPC_EmitMergeInputChains1_0,
/*69153*/     OPC_EmitInteger, MVT::i32, 14, 
/*69156*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69159*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*69167*/   /*Scope*/ 17, /*->69185*/
/*69168*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*69170*/     OPC_EmitMergeInputChains1_0,
/*69171*/     OPC_EmitInteger, MVT::i32, 14, 
/*69174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69177*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*69185*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->69236
/*69189*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*69190*/   OPC_RecordChild1, // #1 = $dst
/*69191*/   OPC_CheckChild1Type, MVT::i32,
/*69193*/   OPC_Scope, 10, /*->69205*/ // 3 children in Scope
/*69195*/     OPC_CheckPatternPredicate, 31, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*69197*/     OPC_EmitMergeInputChains1_0,
/*69198*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*69205*/   /*Scope*/ 10, /*->69216*/
/*69206*/     OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*69208*/     OPC_EmitMergeInputChains1_0,
/*69209*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*69216*/   /*Scope*/ 18, /*->69235*/
/*69217*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*69219*/     OPC_EmitMergeInputChains1_0,
/*69220*/     OPC_EmitInteger, MVT::i32, 14, 
/*69223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*69235*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->69298
/*69239*/   OPC_RecordNode,   // #0 = 'br' chained node
/*69240*/   OPC_RecordChild1, // #1 = $target
/*69241*/   OPC_MoveChild, 1,
/*69243*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*69246*/   OPC_MoveParent,
/*69247*/   OPC_Scope, 10, /*->69259*/ // 3 children in Scope
/*69249*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*69251*/     OPC_EmitMergeInputChains1_0,
/*69252*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*69259*/   /*Scope*/ 18, /*->69278*/
/*69260*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*69262*/     OPC_EmitMergeInputChains1_0,
/*69263*/     OPC_EmitInteger, MVT::i32, 14, 
/*69266*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*69278*/   /*Scope*/ 18, /*->69297*/
/*69279*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*69281*/     OPC_EmitMergeInputChains1_0,
/*69282*/     OPC_EmitInteger, MVT::i32, 14, 
/*69285*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69288*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*69297*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->69336
/*69301*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*69302*/   OPC_RecordChild1, // #1 = $src
/*69303*/   OPC_CheckChild1Type, MVT::i32,
/*69305*/   OPC_RecordChild2, // #2 = $scratch
/*69306*/   OPC_CheckChild2Type, MVT::i32,
/*69308*/   OPC_Scope, 12, /*->69322*/ // 2 children in Scope
/*69310*/     OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*69312*/     OPC_EmitMergeInputChains1_0,
/*69313*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*69322*/   /*Scope*/ 12, /*->69335*/
/*69323*/     OPC_CheckPatternPredicate, 62, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*69325*/     OPC_EmitMergeInputChains1_0,
/*69326*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*69335*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->69381
/*69339*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*69340*/   OPC_RecordChild1, // #1 = $zero
/*69341*/   OPC_CheckChild1Type, MVT::i32,
/*69343*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*69345*/   OPC_EmitMergeInputChains1_0,
/*69346*/   OPC_EmitInteger, MVT::i32, 15, 
/*69349*/   OPC_EmitInteger, MVT::i32, 0, 
/*69352*/   OPC_EmitInteger, MVT::i32, 7, 
/*69355*/   OPC_EmitInteger, MVT::i32, 10, 
/*69358*/   OPC_EmitInteger, MVT::i32, 5, 
/*69361*/   OPC_EmitInteger, MVT::i32, 14, 
/*69364*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69367*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->69431
/*69384*/   OPC_RecordChild0, // #0 = $Dd
/*69385*/   OPC_Scope, 21, /*->69408*/ // 2 children in Scope
/*69387*/     OPC_CheckChild0Type, MVT::f64,
/*69389*/     OPC_RecordChild1, // #1 = $Dm
/*69390*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69392*/     OPC_EmitInteger, MVT::i32, 14, 
/*69395*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69398*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*69408*/   /*Scope*/ 21, /*->69430*/
/*69409*/     OPC_CheckChild0Type, MVT::f32,
/*69411*/     OPC_RecordChild1, // #1 = $Sm
/*69412*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69414*/     OPC_EmitInteger, MVT::i32, 14, 
/*69417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*69430*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->69477
/*69434*/   OPC_RecordChild0, // #0 = $Dd
/*69435*/   OPC_Scope, 19, /*->69456*/ // 2 children in Scope
/*69437*/     OPC_CheckChild0Type, MVT::f64,
/*69439*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69441*/     OPC_EmitInteger, MVT::i32, 14, 
/*69444*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*69456*/   /*Scope*/ 19, /*->69476*/
/*69457*/     OPC_CheckChild0Type, MVT::f32,
/*69459*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69461*/     OPC_EmitInteger, MVT::i32, 14, 
/*69464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69467*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*69476*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->69498
/*69480*/   OPC_CaptureGlueInput,
/*69481*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69483*/   OPC_EmitInteger, MVT::i32, 14, 
/*69486*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69489*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->69548
/*69501*/   OPC_RecordChild0, // #0 = $Vm
/*69502*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->69525
/*69505*/     OPC_CheckChild0Type, MVT::v2i32,
/*69507*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69509*/     OPC_EmitInteger, MVT::i32, 14, 
/*69512*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69515*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->69547
/*69527*/     OPC_CheckChild0Type, MVT::v4i32,
/*69529*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69531*/     OPC_EmitInteger, MVT::i32, 14, 
/*69534*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69537*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->69598
/*69551*/   OPC_RecordChild0, // #0 = $Vm
/*69552*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->69575
/*69555*/     OPC_CheckChild0Type, MVT::v2i32,
/*69557*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69559*/     OPC_EmitInteger, MVT::i32, 14, 
/*69562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->69597
/*69577*/     OPC_CheckChild0Type, MVT::v4i32,
/*69579*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69581*/     OPC_EmitInteger, MVT::i32, 14, 
/*69584*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69587*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 69600 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 611
  // #OPC_RecordNode                     = 52
  // #OPC_RecordChild                    = 1949
  // #OPC_RecordMemRef                   = 22
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1289
  // #OPC_MoveParent                     = 1843
  // #OPC_CheckSame                      = 63
  // #OPC_CheckPatternPredicate          = 1852
  // #OPC_CheckPredicate                 = 635
  // #OPC_CheckOpcode                    = 952
  // #OPC_SwitchOpcode                   = 49
  // #OPC_CheckType                      = 943
  // #OPC_SwitchType                     = 211
  // #OPC_CheckChildType                 = 1166
  // #OPC_CheckInteger                   = 258
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 352
  // #OPC_CheckAndImm                    = 61
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 4
  // #OPC_EmitInteger                    = 2098
  // #OPC_EmitStringInteger              = 141
  // #OPC_EmitRegister                   = 2209
  // #OPC_EmitConvertToTarget            = 685
  // #OPC_EmitMergeInputChains           = 363
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 337
  // #OPC_EmitNodeXForm                  = 171
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 2062

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

virtual bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2());
  case 17: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 18: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 19: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 20: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 21: return (TLI.isLittleEndian());
  case 22: return (TLI.isBigEndian());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 24: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 26: return (Subtarget->isThumb());
  case 27: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 28: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 29: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 30: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 31: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 32: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 33: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 34: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 35: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 36: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 37: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 38: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 39: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 40: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 41: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 42: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 43: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 44: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 45: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 46: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 47: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 48: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 49: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 50: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 51: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 52: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 53: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 54: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 55: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 56: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 57: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 58: return (Subtarget->hasVFP4());
  case 59: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 60: return (Subtarget->hasVFP3());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 62: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  }
}

virtual bool CheckNodePredicate(SDNode *Node,
                                unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 19: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 20: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 21: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 22: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 23: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 24: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 25: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 26: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 27: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 28: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 29: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 30: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 31: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 34: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 35: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 40: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 42: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 43: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 44: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 45: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 46: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 47: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 48: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 49: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 50: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 52: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 53: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 57: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 58: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 59: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 60: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 61: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 62: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 63: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 64: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 65: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 66: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 67: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 68: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 69: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 70: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 71: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 72: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 73: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 74: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 75: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 76: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 77: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 78: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 79: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 80: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 81: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 82: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 83: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 84: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 85: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 86: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 87: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 88: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 89: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 90: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 91: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 92: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 93: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 94: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 95: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 96: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 97: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 98: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 99: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 100: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 101: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 102: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 103: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 104: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 105: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 106: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 108: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 109: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 110: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 111: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 112: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 113: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 114: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 115: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 116: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 117: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 118: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 119: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 120: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 121: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 122: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 123: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 124: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 125: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 126: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 127: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 128: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 129: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 130: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 131: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 132: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 133: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                                 SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

virtual SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.3733
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.3732
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

