{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693793607283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693793607284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 23:13:27 2023 " "Processing started: Sun Sep 03 23:13:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693793607284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693793607284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_pwm -c circuito_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_pwm -c circuito_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693793607284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693793607701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693793607701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_pwm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_pwm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_pwm_tb-tb " "Found design unit 1: circuito_pwm_tb-tb" {  } { { "circuito_pwm_tb.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm_tb.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693793615237 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm_tb " "Found entity 1: circuito_pwm_tb" {  } { { "circuito_pwm_tb.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm_tb.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693793615237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693793615237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_pwm-rtl " "Found design unit 1: circuito_pwm-rtl" {  } { { "circuito_pwm.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693793615240 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm " "Found entity 1: circuito_pwm" {  } { { "circuito_pwm.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693793615240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693793615240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_pwm " "Elaborating entity \"circuito_pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693793615275 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[3\] largura_pwm\[3\]~_emulated largura_pwm\[3\]~1 " "Register \"largura_pwm\[3\]\" is converted into an equivalent circuit using register \"largura_pwm\[3\]~_emulated\" and latch \"largura_pwm\[3\]~1\"" {  } { { "circuito_pwm.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693793615742 "|circuito_pwm|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[6\] largura_pwm\[6\]~_emulated largura_pwm\[6\]~5 " "Register \"largura_pwm\[6\]\" is converted into an equivalent circuit using register \"largura_pwm\[6\]~_emulated\" and latch \"largura_pwm\[6\]~5\"" {  } { { "circuito_pwm.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693793615742 "|circuito_pwm|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[5\] largura_pwm\[5\]~_emulated largura_pwm\[5\]~9 " "Register \"largura_pwm\[5\]\" is converted into an equivalent circuit using register \"largura_pwm\[5\]~_emulated\" and latch \"largura_pwm\[5\]~9\"" {  } { { "circuito_pwm.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693793615742 "|circuito_pwm|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[4\] largura_pwm\[4\]~_emulated largura_pwm\[4\]~13 " "Register \"largura_pwm\[4\]\" is converted into an equivalent circuit using register \"largura_pwm\[4\]~_emulated\" and latch \"largura_pwm\[4\]~13\"" {  } { { "circuito_pwm.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693793615742 "|circuito_pwm|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[2\] largura_pwm\[2\]~_emulated largura_pwm\[2\]~17 " "Register \"largura_pwm\[2\]\" is converted into an equivalent circuit using register \"largura_pwm\[2\]~_emulated\" and latch \"largura_pwm\[2\]~17\"" {  } { { "circuito_pwm.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693793615742 "|circuito_pwm|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[1\] largura_pwm\[1\]~_emulated largura_pwm\[1\]~21 " "Register \"largura_pwm\[1\]\" is converted into an equivalent circuit using register \"largura_pwm\[1\]~_emulated\" and latch \"largura_pwm\[1\]~21\"" {  } { { "circuito_pwm.vhd" "" { Text "C:/Users/maria/OneDrive/Documentos/0.POLI/2_quadri/PCS3645_labdig2/github/PCS3645-labdigi2/experiencia1/ativ1_quartus/circuito_pwm.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693793615742 "|circuito_pwm|largura_pwm[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1693793615742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693793615832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693793616148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693793616148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693793616207 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693793616207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693793616207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693793616207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693793616218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 23:13:36 2023 " "Processing ended: Sun Sep 03 23:13:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693793616218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693793616218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693793616218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693793616218 ""}
