0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/control.sv,1727803341,systemVerilog,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/cpu.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/cpu_to_io.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/hex_driver.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/instantiate_ram.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/load_reg.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/memory.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/processor_top.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/slc3.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/sync.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/test_memory.sv;C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.srcs/sim_1/new/testbench.sv,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/cpu.sv,,$unit_control_sv_4210430550;control,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/cpu.sv,1727912807,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/cpu_to_io.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/hex_driver.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/hex_driver.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/types.sv,,hex_driver,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/instantiate_ram.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/load_reg.sv,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/load_reg.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/memory.sv,,load_reg,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/memory.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/slc3.sv,,memory,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/processor_top.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/test_memory.sv,,processor_top,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/slc3.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/sync.sv,,slc3,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/sync.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/processor_top.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/test_memory.sv,1727803341,systemVerilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.srcs/sim_1/new/testbench.sv,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/types.sv,1727803341,systemVerilog,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/control.sv,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab5_provided_fa24/srcs/instantiate_ram.sv,,SLC3_TYPES,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v,1727905975,verilog,,,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_5;blk_mem_gen_0_blk_mem_gen_v8_4_5_synth;glbl,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1727903605,verilog,,C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v,,blk_mem_gen_1,,uvm,,,,,,
C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.srcs/sim_1/new/testbench.sv,1727909955,systemVerilog,,,,testbench,,uvm,,,,,,
