Item(by='wolfgke', descendants=None, kids=None, score=None, time=1603039311, title=None, item_type='comment', url=None, parent=24812292, text='&gt; think fixed-instruction, l[...]. That&#x27;s what RISC really means today.<p>&gt; No variable-length instructions.<p>So, ARM is not a RISC instruction set, because T32 (Thumb-2) instruction can be 2 or 4 bytes long.<p>Similarly, RISC-V has variable-length instructions for extensibility. See p. 8ff of <a href="https:&#x2F;&#x2F;github.com&#x2F;riscv&#x2F;riscv-isa-manual&#x2F;releases&#x2F;download&#x2F;Ratified-IMAFDQC&#x2F;riscv-spec-20191213.pdf" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;riscv&#x2F;riscv-isa-manual&#x2F;releases&#x2F;download&#x2F;...</a> (section &quot;Expanded Instruction-Length Encoding&quot;).')