{"top":"global.ShiftRegister(width=True,has_enable=False,has_reset=False)",
"namespaces":{
  "global":{
    "modules":{
      "DFF0FalseFalseFalse":{
        "type":["Record",{
          "I":"BitIn",
          "O":"Bit",
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "genref":"coreir.bitreg",
            "genargs":{"clr":false, "en":false, "rst":false},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["self.O","inst0.out"],
          ["self.I","inst0.in"],
          ["self.CLK","inst0.clk"]
        ]
      },
      "RegisterTrue":{
        "type":["Record",{
          "I":["Array",1,"BitIn"],
          "O":["Array",1,"Bit"],
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "modref":"global.DFF0FalseFalseFalse"
          }
        },
        "connections":[
          ["self.O.0","inst0.O"],
          ["self.I.0","inst0.I"],
          ["self.CLK","inst0.CLK"]
        ]
      },
      "ShiftRegister(width=True,has_enable=False,has_reset=False)":{
        "type":["Record",{
          "I":["Array",1,"BitIn"],
          "O":["Array",1,"Bit"],
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "modref":"global.RegisterTrue"
          },
          "inst1":{
            "modref":"global.RegisterTrue"
          },
          "inst2":{
            "modref":"global.RegisterTrue"
          },
          "inst3":{
            "modref":"global.RegisterTrue"
          },
          "inst4":{
            "modref":"global.RegisterTrue"
          },
          "inst5":{
            "modref":"global.RegisterTrue"
          },
          "inst6":{
            "modref":"global.RegisterTrue"
          },
          "inst7":{
            "modref":"global.RegisterTrue"
          }
        },
        "connections":[
          ["self.O","inst0.O"],
          ["self.I","inst0.I"],
          ["self.CLK","inst7.CLK"],
          ["self.CLK","inst6.CLK"],
          ["self.CLK","inst5.CLK"],
          ["self.CLK","inst4.CLK"],
          ["self.CLK","inst3.CLK"],
          ["self.CLK","inst2.CLK"],
          ["self.CLK","inst1.CLK"],
          ["self.CLK","inst0.CLK"],
          ["inst7.I","inst6.O"],
          ["inst6.I","inst5.O"],
          ["inst5.I","inst4.O"],
          ["inst4.I","inst3.O"],
          ["inst3.I","inst2.O"],
          ["inst2.I","inst1.O"],
          ["inst1.I","inst0.O"]
        ]
      }
    }
  }
}
}