Reading pref.tcl

# 10.7d

# vsim -c december_top_file_with_axi_tb -do "run -all; quit" 
# Start time: 10:08:25 on Jan 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 4.18.0-553.34.1.el8_10.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.december_top_file_with_axi_tb(fast)
# run -all
# Address Translation Table Initialized.
# [MC W-FSM] In WIDLE
# Read operation: Address = x, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# T=5000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# T=15000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# T=25000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# T=35000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# T=45000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# === TB: Reset de-asserted at T=50000 ===
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=               55000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=55000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=               65000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=65000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=               75000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=75000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=               85000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=85000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=               95000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=95000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# ==== Writing to ATT, address=0, data=0x00000001
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=              105000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=105000: done_signal=0, AWV=1, AWR=1, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=              115000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# T=115000: done_signal=0, AWV=0, AWR=0, WV=1, WR=1, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WDATA
# [115000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00000000, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00000000
#   => ATT write: addr=0x0000, data=0x00000000
# [MC W-FSM] state=2, time=              125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# T=125000: done_signal=0, AWV=0, AWR=0, WV=1, WR=1, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WRESP
# [125000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Write operation: Address = 0, Data = 1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=              135000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=135000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=              145000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# T=145000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=1, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=              155000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# 
# ==== Single-Beat Read: addr=0x00000000 @time=              155000 ====
# T=155000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=              165000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=165000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=1, ARR=1, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=              175000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=175000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [185000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00000000, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00000000
#     => ATT read: addr=0xxxxx => data=0x00000000
# [MC W-FSM] state=0, time=              185000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=185000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=              195000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=195000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=1, RL=1
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=              205000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# TB: ATT readback=0x00000001 (expected=0x00000001)
# Matched: Expected=0x00000001, Readback=0x00000001
# ==== Writing Clause Table[0], data=0xdeadbeef ====
# T=205000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=              215000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=215000: done_signal=0, AWV=1, AWR=1, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=              225000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# T=225000: done_signal=0, AWV=0, AWR=0, WV=1, WR=1, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WDATA
# [225000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004000, wlast=1
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004000
#   => CLAUSE write: sub-addr=0x000, data=0xdeadbeef
# [MC W-FSM] state=2, time=              235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# T=235000: done_signal=0, AWV=0, AWR=0, WV=1, WR=1, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WRESP
# [235000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Written mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=              245000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=245000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              255000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# T=255000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=1, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              265000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# 
# ==== Single-Beat Read: addr=0x00004000 @time=              265000 ====
# T=265000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              275000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=275000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=1, ARR=1, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              285000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=285000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [295000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00004000, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00004000
#   => CLAUSE read: addr=0x000 => data=0x00000001
# [MC W-FSM] state=0, time=              295000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=295000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              305000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=305000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=1, RL=1
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              315000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# TB: Clause Table readback=0xdeadbeef (expected=0xdeadbeef)
# T=315000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              325000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=325000: done_signal=0, AWV=1, AWR=1, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=1, time=              335000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# T=335000: done_signal=0, AWV=0, AWR=0, WV=1, WR=1, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WDATA
# [335000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004000, wlast=1
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004000
#   => CLAUSE write: sub-addr=0x000, data=0xdeadbeef
# [MC W-FSM] state=2, time=              345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# T=345000: done_signal=0, AWV=0, AWR=0, WV=1, WR=1, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WRESP
# [345000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Written mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=3, time=              355000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=355000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              365000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# T=365000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=1, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              375000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# 
# ==== Single-Beat Read: addr=0x00004000 @time=              375000 ====
# T=375000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              385000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=385000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=1, ARR=1, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              395000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=395000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [405000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00004000, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00004000
#   => CLAUSE read: addr=0x000 => data=0xdeadbeef
# [MC W-FSM] state=0, time=              405000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=405000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=0, RL=0
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              415000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# T=415000: done_signal=0, AWV=0, AWR=0, WV=0, WR=0, BV=0, ARV=0, ARR=0, RV=1, RL=1
# Read operation: Address = 0, Data = 1 (Addr_o = 0, Mask_o = 1)
# Clause_Table: Read mem[0] = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000deadbeef
# [MC W-FSM] state=0, time=              425000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Matched: Expected=0xdeadbeef, Readback=0xdeadbeef
# ** Note: $finish    : december_top_file_with_axi_tb.v(284)
#    Time: 425 ns  Iteration: 1  Instance: /december_top_file_with_axi_tb
# End time: 10:08:25 on Jan 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
