

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ser_sam3.c File Reference</div>  </div>
</div>
<div class="contents">

<p>ARM UART and SPI I/O driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="hw__ser_8h_source.html">hw/hw_ser.h</a>&quot;</code><br/>
<code>#include &lt;<a class="el" href="hw__cpufreq_8h_source.html">hw/hw_cpufreq.h</a>&gt;</code><br/>
<code>#include &quot;<a class="el" href="cfg__ser_8h_source.html">cfg/cfg_ser.h</a>&quot;</code><br/>
<code>#include &lt;<a class="el" href="debug_8h_source.html">cfg/debug.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cm3_8h_source.html">io/cm3.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="irq__cm3_8h_source.html">drv/irq_cm3.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="attr_8h_source.html">cpu/attr.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="ser_8h_source.html">drv/ser.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="ser__p_8h_source.html">drv/ser_p.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="fifobuf_8h_source.html">struct/fifobuf.h</a>&gt;</code><br/>
</div>
<p><a href="ser__sam3_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmSerial.html">ArmSerial</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal hardware state structure.  <a href="structArmSerial.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0c43a8d17a82f26e162e020b8aa95aa"></a><!-- doxytag: member="ser_sam3.c::SERIRQ_PRIORITY" ref="af0c43a8d17a82f26e162e020b8aa95aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#af0c43a8d17a82f26e162e020b8aa95aa">SERIRQ_PRIORITY</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">default priority for serial irqs. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Overridable serial bus hooks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These can be redefined in hw.h to implement special bus policies such as half-duplex, 485, etc.</p>
<div class="fragment"><pre class="fragment">  TXBEGIN      TXCHAR      TXEND  TXOFF
    |   __________|__________ |     |
    |   |   |   |   |   |   | |     |
    v   v   v   v   v   v   v v     v
 ______  __  __  __  __  __  __  ________________
       \/  \/  \/  \/  \/  \/  \/
 ______/\__/\__/\__/\__/\__/\__/
</pre></div> </div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#ac22504abfb0e56bf885758ba34152845">SER_UART0_BUS_TXINIT</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Default TXINIT macro - invoked in uart0_init()  <a href="#ac22504abfb0e56bf885758ba34152845"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b1ed25f6c90796fcabcd7e32869cc65"></a><!-- doxytag: member="ser_sam3.c::SER_UART0_BUS_TXBEGIN" ref="a4b1ed25f6c90796fcabcd7e32869cc65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#a4b1ed25f6c90796fcabcd7e32869cc65">SER_UART0_BUS_TXBEGIN</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invoked before starting a transmission. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4bd21e7f0fc0af52b626dd35d12fd76"></a><!-- doxytag: member="ser_sam3.c::SER_UART0_BUS_TXCHAR" ref="ae4bd21e7f0fc0af52b626dd35d12fd76" args="(c)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#ae4bd21e7f0fc0af52b626dd35d12fd76">SER_UART0_BUS_TXCHAR</a>(c)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invoked to send one character. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abae79eaa6d2d89bbf4fd655c1964dad0"></a><!-- doxytag: member="ser_sam3.c::SER_UART0_BUS_TXEND" ref="abae79eaa6d2d89bbf4fd655c1964dad0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#abae79eaa6d2d89bbf4fd655c1964dad0">SER_UART0_BUS_TXEND</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invoked as soon as the txfifo becomes empty. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Overridable SPI hooks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These can be redefined in hw.h to implement special bus policies such as slave select pin handling, etc. </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c7d035fa21a19bcce72aa0c6bb66b80"></a><!-- doxytag: member="ser_sam3.c::SER_SPI0_BUS_TXINIT" ref="a0c7d035fa21a19bcce72aa0c6bb66b80" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#a0c7d035fa21a19bcce72aa0c6bb66b80">SER_SPI0_BUS_TXINIT</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Default TXINIT macro - invoked in spi_init() The default is no action. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#a14d8df08fdf5cbae851ce159e63bab8d">SER_SPI0_BUS_TXCLOSE</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invoked after the last character has been transmitted.  <a href="#a14d8df08fdf5cbae851ce159e63bab8d"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59eed23e1a70aa3b5b4432bd7fabd30b"></a><!-- doxytag: member="ser_sam3.c::uart0_irq_tx" ref="a59eed23e1a70aa3b5b4432bd7fabd30b" args="(void)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#a59eed23e1a70aa3b5b4432bd7fabd30b">uart0_irq_tx</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> 0 TX interrupt handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa29f59a6e2b33ee59ebf0756f83d892d"></a><!-- doxytag: member="ser_sam3.c::uart0_irq_rx" ref="aa29f59a6e2b33ee59ebf0756f83d892d" args="(void)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#aa29f59a6e2b33ee59ebf0756f83d892d">uart0_irq_rx</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> 0 RX complete interrupt handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80bacec63dba2b1817f9fcbf1ca8d196"></a><!-- doxytag: member="ser_sam3.c::DECLARE_ISR" ref="a80bacec63dba2b1817f9fcbf1ca8d196" args="(uart0_irq_dispatcher)" -->
static&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#a80bacec63dba2b1817f9fcbf1ca8d196">DECLARE_ISR</a> (uart0_irq_dispatcher)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> IRQ dispatcher for USART0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a38bc8c27d137812c88962653b02a77"></a><!-- doxytag: member="ser_sam3.c::DECLARE_ISR" ref="a1a38bc8c27d137812c88962653b02a77" args="(spi0_irq_handler)" -->
static&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ser__sam3_8c.html#a1a38bc8c27d137812c88962653b02a77">DECLARE_ISR</a> (spi0_irq_handler)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 interrupt handler. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>ARM UART and SPI I/O driver. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Daniele Basile &lt;<a href="mailto:asterix@develer.com">asterix@develer.com</a>&gt; </dd>
<dd>
Stefano Fedrigo &lt;<a href="mailto:aleph@develer.com">aleph@develer.com</a>&gt; </dd></dl>

<p>Definition in file <a class="el" href="ser__sam3_8c_source.html">ser_sam3.c</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a14d8df08fdf5cbae851ce159e63bab8d"></a><!-- doxytag: member="ser_sam3.c::SER_SPI0_BUS_TXCLOSE" ref="a14d8df08fdf5cbae851ce159e63bab8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SER_SPI0_BUS_TXCLOSE</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> { \
        <span class="comment">/* Enable PIO on SPI pins */</span> \
        <a class="code" href="sam3__pio_8h.html#af9a7e7c8e14320c0c711baa24d617b48" title="PIO enable register address.">PIOA_PER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3_8h.html#aa2b8526851d1264c435fe955294a5a45" title="U(S)ART I/O pins.">SPI0_SPCK</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3_8h.html#a16ce69be83444ff939653090fb7fa151" title="U(S)ART I/O pins.">SPI0_MOSI</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3_8h.html#aabba8137ea69a9180bedb49e83873988" title="U(S)ART I/O pins.">SPI0_MISO</a>); \
    } <span class="keywordflow">while</span> (0)
</pre></div>
<p>Invoked after the last character has been transmitted. </p>
<p>The default is no action. </p>

<p>Definition at line <a class="el" href="ser__sam3_8c_source.html#l00199">199</a> of file <a class="el" href="ser__sam3_8c_source.html">ser_sam3.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac22504abfb0e56bf885758ba34152845"></a><!-- doxytag: member="ser_sam3.c::SER_UART0_BUS_TXINIT" ref="ac22504abfb0e56bf885758ba34152845" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SER_UART0_BUS_TXINIT</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> { \
        <a class="code" href="sam3__pio_8h.html#a5f995a869c97e633de77b4a8576c7ab4" title="PIO disable register address.">PIOA_PDR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(RXD0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(TXD0); \
        <a class="code" href="sam3__pio_8h.html#a6544370a96422be457b10327b960f393" title="Set peripheral on I/O ports.">PIO_PERIPH_SEL</a>(<a class="code" href="sam3__pio_8h.html#a54c038f709c7b1ceacc393de9789e401" title="PIO registers base addresses.">PIOA_BASE</a>, <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(RXD0) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(TXD0), USART0_PERIPH); \
    } <span class="keywordflow">while</span> (0)
</pre></div>
<p>Default TXINIT macro - invoked in uart0_init() </p>
<ul>
<li>Disable GPIO on USART0 tx/rx pins </li>
</ul>

<p>Definition at line <a class="el" href="ser__sam3_8c_source.html#l00092">92</a> of file <a class="el" href="ser__sam3_8c_source.html">ser_sam3.c</a>.</p>

</div>
</div>
</div>


