Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb 12 01:03:22 2019
| Host         : DESKTOP-MV4G04O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PS2Reader_control_sets_placed.rpt
| Design       : PS2Reader
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG   | SegDriv/divCnt0_inferred__0/i__carry__2_n_0 |                                             |                1 |              2 |
|  clk_IBUF_BUFG   | SegDriv/divCnt0_inferred__0/i__carry__2_n_0 | SegDriv/segmentSel[3]_i_1_n_0               |                1 |              4 |
| ~dbps2clk/fpsclk |                                             |                                             |                8 |              9 |
|  clk_IBUF_BUFG   | dbps2clk/sel                                | dbps2clk/counter_set                        |                2 |             11 |
|  clk_IBUF_BUFG   | dbps2din/counter_out[10]_i_2__0_n_0         | dbps2din/counter_set                        |                2 |             11 |
|  clk_IBUF_BUFG   |                                             |                                             |               13 |             19 |
|  clk_IBUF_BUFG   |                                             | SegDriv/divCnt0_inferred__0/i__carry__2_n_0 |                8 |             32 |
+------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 9      |                     1 |
| 11     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


