
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002274  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00402274  00402274  00012274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000084c  20400000  0040227c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000b0  2040084c  00402ac8  0002084c  2**2
                  ALLOC
  4 .stack        00002004  204008fc  00402b78  0002084c  2**0
                  ALLOC
  5 .heap         00000200  20402900  00404b7c  0002084c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002084c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002087a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000a9ac  00000000  00000000  000208d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001516  00000000  00000000  0002b27f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000034e0  00000000  00000000  0002c795  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000608  00000000  00000000  0002fc75  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000578  00000000  00000000  0003027d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001c27e  00000000  00000000  000307f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006aac  00000000  00000000  0004ca73  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008938e  00000000  00000000  0005351f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001ce8  00000000  00000000  000dc8b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 29 40 20 01 0c 40 00 b1 0c 40 00 b1 0c 40 00     .)@ ..@...@...@.
  400010:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b1 0c 40 00 b1 0c 40 00 00 00 00 00 b1 0c 40 00     ..@...@.......@.
  40003c:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  40004c:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  40005c:	b1 0c 40 00 b1 0c 40 00 00 00 00 00 b9 07 40 00     ..@...@.......@.
  40006c:	d1 07 40 00 e9 07 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  40007c:	b1 0c 40 00 01 08 40 00 19 08 40 00 b1 0c 40 00     ..@...@...@...@.
  40008c:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  40009c:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  4000ac:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  4000bc:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  4000cc:	b1 0c 40 00 00 00 00 00 b1 0c 40 00 00 00 00 00     ..@.......@.....
  4000dc:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  4000ec:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  4000fc:	b1 0c 40 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ..@...@...@...@.
  40010c:	b1 0c 40 00 b1 0c 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 b1 0c 40 00 b1 0c 40 00 b1 0c 40 00     ......@...@...@.
  40012c:	b1 0c 40 00 b1 0c 40 00 00 00 00 00 b1 0c 40 00     ..@...@.......@.
  40013c:	b1 0c 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040084c 	.word	0x2040084c
  40015c:	00000000 	.word	0x00000000
  400160:	0040227c 	.word	0x0040227c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040227c 	.word	0x0040227c
  4001a0:	20400850 	.word	0x20400850
  4001a4:	0040227c 	.word	0x0040227c
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400931 	.word	0x00400931
  40022c:	0040099d 	.word	0x0040099d
  400230:	00400a0d 	.word	0x00400a0d

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400969 	.word	0x00400969
  4002a0:	00400a85 	.word	0x00400a85

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400aa1 	.word	0x00400aa1
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400abd 	.word	0x00400abd
  400418:	00400ad9 	.word	0x00400ad9

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00400e21 	.word	0x00400e21
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400831 	.word	0x00400831
  40051c:	004008ad 	.word	0x004008ad
  400520:	00400cb9 	.word	0x00400cb9
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400598:	68bb      	ldr	r3, [r7, #8]
  40059a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40059e:	d003      	beq.n	4005a8 <pio_get+0x1c>
  4005a0:	68bb      	ldr	r3, [r7, #8]
  4005a2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005a6:	d103      	bne.n	4005b0 <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  4005a8:	68fb      	ldr	r3, [r7, #12]
  4005aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4005ac:	617b      	str	r3, [r7, #20]
  4005ae:	e002      	b.n	4005b6 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4005b4:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  4005b6:	697a      	ldr	r2, [r7, #20]
  4005b8:	687b      	ldr	r3, [r7, #4]
  4005ba:	4013      	ands	r3, r2
  4005bc:	2b00      	cmp	r3, #0
  4005be:	d101      	bne.n	4005c4 <pio_get+0x38>
		return 0;
  4005c0:	2300      	movs	r3, #0
  4005c2:	e000      	b.n	4005c6 <pio_get+0x3a>
	} else {
		return 1;
  4005c4:	2301      	movs	r3, #1
	}
}
  4005c6:	4618      	mov	r0, r3
  4005c8:	371c      	adds	r7, #28
  4005ca:	46bd      	mov	sp, r7
  4005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005d0:	4770      	bx	lr
	...

004005d4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4005d4:	b580      	push	{r7, lr}
  4005d6:	b084      	sub	sp, #16
  4005d8:	af00      	add	r7, sp, #0
  4005da:	60f8      	str	r0, [r7, #12]
  4005dc:	60b9      	str	r1, [r7, #8]
  4005de:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4005e0:	68b9      	ldr	r1, [r7, #8]
  4005e2:	68f8      	ldr	r0, [r7, #12]
  4005e4:	4b19      	ldr	r3, [pc, #100]	; (40064c <pio_set_input+0x78>)
  4005e6:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4005e8:	687b      	ldr	r3, [r7, #4]
  4005ea:	f003 0301 	and.w	r3, r3, #1
  4005ee:	461a      	mov	r2, r3
  4005f0:	68b9      	ldr	r1, [r7, #8]
  4005f2:	68f8      	ldr	r0, [r7, #12]
  4005f4:	4b16      	ldr	r3, [pc, #88]	; (400650 <pio_set_input+0x7c>)
  4005f6:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4005f8:	687b      	ldr	r3, [r7, #4]
  4005fa:	f003 030a 	and.w	r3, r3, #10
  4005fe:	2b00      	cmp	r3, #0
  400600:	d003      	beq.n	40060a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400602:	68fb      	ldr	r3, [r7, #12]
  400604:	68ba      	ldr	r2, [r7, #8]
  400606:	621a      	str	r2, [r3, #32]
  400608:	e002      	b.n	400610 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40060a:	68fb      	ldr	r3, [r7, #12]
  40060c:	68ba      	ldr	r2, [r7, #8]
  40060e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400610:	687b      	ldr	r3, [r7, #4]
  400612:	f003 0302 	and.w	r3, r3, #2
  400616:	2b00      	cmp	r3, #0
  400618:	d004      	beq.n	400624 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40061a:	68fb      	ldr	r3, [r7, #12]
  40061c:	68ba      	ldr	r2, [r7, #8]
  40061e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400622:	e008      	b.n	400636 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400624:	687b      	ldr	r3, [r7, #4]
  400626:	f003 0308 	and.w	r3, r3, #8
  40062a:	2b00      	cmp	r3, #0
  40062c:	d003      	beq.n	400636 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	68ba      	ldr	r2, [r7, #8]
  400632:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	68ba      	ldr	r2, [r7, #8]
  40063a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	68ba      	ldr	r2, [r7, #8]
  400640:	601a      	str	r2, [r3, #0]
}
  400642:	bf00      	nop
  400644:	3710      	adds	r7, #16
  400646:	46bd      	mov	sp, r7
  400648:	bd80      	pop	{r7, pc}
  40064a:	bf00      	nop
  40064c:	004006b9 	.word	0x004006b9
  400650:	00400529 	.word	0x00400529

00400654 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400654:	b580      	push	{r7, lr}
  400656:	b084      	sub	sp, #16
  400658:	af00      	add	r7, sp, #0
  40065a:	60f8      	str	r0, [r7, #12]
  40065c:	60b9      	str	r1, [r7, #8]
  40065e:	607a      	str	r2, [r7, #4]
  400660:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400662:	68b9      	ldr	r1, [r7, #8]
  400664:	68f8      	ldr	r0, [r7, #12]
  400666:	4b12      	ldr	r3, [pc, #72]	; (4006b0 <pio_set_output+0x5c>)
  400668:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40066a:	69ba      	ldr	r2, [r7, #24]
  40066c:	68b9      	ldr	r1, [r7, #8]
  40066e:	68f8      	ldr	r0, [r7, #12]
  400670:	4b10      	ldr	r3, [pc, #64]	; (4006b4 <pio_set_output+0x60>)
  400672:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400674:	683b      	ldr	r3, [r7, #0]
  400676:	2b00      	cmp	r3, #0
  400678:	d003      	beq.n	400682 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40067a:	68fb      	ldr	r3, [r7, #12]
  40067c:	68ba      	ldr	r2, [r7, #8]
  40067e:	651a      	str	r2, [r3, #80]	; 0x50
  400680:	e002      	b.n	400688 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	68ba      	ldr	r2, [r7, #8]
  400686:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400688:	687b      	ldr	r3, [r7, #4]
  40068a:	2b00      	cmp	r3, #0
  40068c:	d003      	beq.n	400696 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40068e:	68fb      	ldr	r3, [r7, #12]
  400690:	68ba      	ldr	r2, [r7, #8]
  400692:	631a      	str	r2, [r3, #48]	; 0x30
  400694:	e002      	b.n	40069c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	68ba      	ldr	r2, [r7, #8]
  40069a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40069c:	68fb      	ldr	r3, [r7, #12]
  40069e:	68ba      	ldr	r2, [r7, #8]
  4006a0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4006a2:	68fb      	ldr	r3, [r7, #12]
  4006a4:	68ba      	ldr	r2, [r7, #8]
  4006a6:	601a      	str	r2, [r3, #0]
}
  4006a8:	bf00      	nop
  4006aa:	3710      	adds	r7, #16
  4006ac:	46bd      	mov	sp, r7
  4006ae:	bd80      	pop	{r7, pc}
  4006b0:	004006b9 	.word	0x004006b9
  4006b4:	00400529 	.word	0x00400529

004006b8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4006b8:	b480      	push	{r7}
  4006ba:	b083      	sub	sp, #12
  4006bc:	af00      	add	r7, sp, #0
  4006be:	6078      	str	r0, [r7, #4]
  4006c0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4006c2:	687b      	ldr	r3, [r7, #4]
  4006c4:	683a      	ldr	r2, [r7, #0]
  4006c6:	645a      	str	r2, [r3, #68]	; 0x44
}
  4006c8:	bf00      	nop
  4006ca:	370c      	adds	r7, #12
  4006cc:	46bd      	mov	sp, r7
  4006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006d2:	4770      	bx	lr

004006d4 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4006d4:	b480      	push	{r7}
  4006d6:	b083      	sub	sp, #12
  4006d8:	af00      	add	r7, sp, #0
  4006da:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4006e0:	4618      	mov	r0, r3
  4006e2:	370c      	adds	r7, #12
  4006e4:	46bd      	mov	sp, r7
  4006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ea:	4770      	bx	lr

004006ec <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4006ec:	b480      	push	{r7}
  4006ee:	b083      	sub	sp, #12
  4006f0:	af00      	add	r7, sp, #0
  4006f2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4006f4:	687b      	ldr	r3, [r7, #4]
  4006f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4006f8:	4618      	mov	r0, r3
  4006fa:	370c      	adds	r7, #12
  4006fc:	46bd      	mov	sp, r7
  4006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400702:	4770      	bx	lr

00400704 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400704:	b580      	push	{r7, lr}
  400706:	b084      	sub	sp, #16
  400708:	af00      	add	r7, sp, #0
  40070a:	6078      	str	r0, [r7, #4]
  40070c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40070e:	6878      	ldr	r0, [r7, #4]
  400710:	4b26      	ldr	r3, [pc, #152]	; (4007ac <pio_handler_process+0xa8>)
  400712:	4798      	blx	r3
  400714:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400716:	6878      	ldr	r0, [r7, #4]
  400718:	4b25      	ldr	r3, [pc, #148]	; (4007b0 <pio_handler_process+0xac>)
  40071a:	4798      	blx	r3
  40071c:	4602      	mov	r2, r0
  40071e:	68fb      	ldr	r3, [r7, #12]
  400720:	4013      	ands	r3, r2
  400722:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400724:	68fb      	ldr	r3, [r7, #12]
  400726:	2b00      	cmp	r3, #0
  400728:	d03c      	beq.n	4007a4 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40072a:	2300      	movs	r3, #0
  40072c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40072e:	e034      	b.n	40079a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400730:	4a20      	ldr	r2, [pc, #128]	; (4007b4 <pio_handler_process+0xb0>)
  400732:	68bb      	ldr	r3, [r7, #8]
  400734:	011b      	lsls	r3, r3, #4
  400736:	4413      	add	r3, r2
  400738:	681a      	ldr	r2, [r3, #0]
  40073a:	683b      	ldr	r3, [r7, #0]
  40073c:	429a      	cmp	r2, r3
  40073e:	d126      	bne.n	40078e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400740:	4a1c      	ldr	r2, [pc, #112]	; (4007b4 <pio_handler_process+0xb0>)
  400742:	68bb      	ldr	r3, [r7, #8]
  400744:	011b      	lsls	r3, r3, #4
  400746:	4413      	add	r3, r2
  400748:	3304      	adds	r3, #4
  40074a:	681a      	ldr	r2, [r3, #0]
  40074c:	68fb      	ldr	r3, [r7, #12]
  40074e:	4013      	ands	r3, r2
  400750:	2b00      	cmp	r3, #0
  400752:	d01c      	beq.n	40078e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400754:	4a17      	ldr	r2, [pc, #92]	; (4007b4 <pio_handler_process+0xb0>)
  400756:	68bb      	ldr	r3, [r7, #8]
  400758:	011b      	lsls	r3, r3, #4
  40075a:	4413      	add	r3, r2
  40075c:	330c      	adds	r3, #12
  40075e:	681b      	ldr	r3, [r3, #0]
  400760:	4914      	ldr	r1, [pc, #80]	; (4007b4 <pio_handler_process+0xb0>)
  400762:	68ba      	ldr	r2, [r7, #8]
  400764:	0112      	lsls	r2, r2, #4
  400766:	440a      	add	r2, r1
  400768:	6810      	ldr	r0, [r2, #0]
  40076a:	4912      	ldr	r1, [pc, #72]	; (4007b4 <pio_handler_process+0xb0>)
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	0112      	lsls	r2, r2, #4
  400770:	440a      	add	r2, r1
  400772:	3204      	adds	r2, #4
  400774:	6812      	ldr	r2, [r2, #0]
  400776:	4611      	mov	r1, r2
  400778:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40077a:	4a0e      	ldr	r2, [pc, #56]	; (4007b4 <pio_handler_process+0xb0>)
  40077c:	68bb      	ldr	r3, [r7, #8]
  40077e:	011b      	lsls	r3, r3, #4
  400780:	4413      	add	r3, r2
  400782:	3304      	adds	r3, #4
  400784:	681b      	ldr	r3, [r3, #0]
  400786:	43db      	mvns	r3, r3
  400788:	68fa      	ldr	r2, [r7, #12]
  40078a:	4013      	ands	r3, r2
  40078c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40078e:	68bb      	ldr	r3, [r7, #8]
  400790:	3301      	adds	r3, #1
  400792:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400794:	68bb      	ldr	r3, [r7, #8]
  400796:	2b06      	cmp	r3, #6
  400798:	d803      	bhi.n	4007a2 <pio_handler_process+0x9e>
		while (status != 0) {
  40079a:	68fb      	ldr	r3, [r7, #12]
  40079c:	2b00      	cmp	r3, #0
  40079e:	d1c7      	bne.n	400730 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4007a0:	e000      	b.n	4007a4 <pio_handler_process+0xa0>
				break;
  4007a2:	bf00      	nop
}
  4007a4:	bf00      	nop
  4007a6:	3710      	adds	r7, #16
  4007a8:	46bd      	mov	sp, r7
  4007aa:	bd80      	pop	{r7, pc}
  4007ac:	004006d5 	.word	0x004006d5
  4007b0:	004006ed 	.word	0x004006ed
  4007b4:	20400868 	.word	0x20400868

004007b8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4007b8:	b580      	push	{r7, lr}
  4007ba:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4007bc:	210a      	movs	r1, #10
  4007be:	4802      	ldr	r0, [pc, #8]	; (4007c8 <PIOA_Handler+0x10>)
  4007c0:	4b02      	ldr	r3, [pc, #8]	; (4007cc <PIOA_Handler+0x14>)
  4007c2:	4798      	blx	r3
}
  4007c4:	bf00      	nop
  4007c6:	bd80      	pop	{r7, pc}
  4007c8:	400e0e00 	.word	0x400e0e00
  4007cc:	00400705 	.word	0x00400705

004007d0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4007d0:	b580      	push	{r7, lr}
  4007d2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4007d4:	210b      	movs	r1, #11
  4007d6:	4802      	ldr	r0, [pc, #8]	; (4007e0 <PIOB_Handler+0x10>)
  4007d8:	4b02      	ldr	r3, [pc, #8]	; (4007e4 <PIOB_Handler+0x14>)
  4007da:	4798      	blx	r3
}
  4007dc:	bf00      	nop
  4007de:	bd80      	pop	{r7, pc}
  4007e0:	400e1000 	.word	0x400e1000
  4007e4:	00400705 	.word	0x00400705

004007e8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4007e8:	b580      	push	{r7, lr}
  4007ea:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4007ec:	210c      	movs	r1, #12
  4007ee:	4802      	ldr	r0, [pc, #8]	; (4007f8 <PIOC_Handler+0x10>)
  4007f0:	4b02      	ldr	r3, [pc, #8]	; (4007fc <PIOC_Handler+0x14>)
  4007f2:	4798      	blx	r3
}
  4007f4:	bf00      	nop
  4007f6:	bd80      	pop	{r7, pc}
  4007f8:	400e1200 	.word	0x400e1200
  4007fc:	00400705 	.word	0x00400705

00400800 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400800:	b580      	push	{r7, lr}
  400802:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400804:	2110      	movs	r1, #16
  400806:	4802      	ldr	r0, [pc, #8]	; (400810 <PIOD_Handler+0x10>)
  400808:	4b02      	ldr	r3, [pc, #8]	; (400814 <PIOD_Handler+0x14>)
  40080a:	4798      	blx	r3
}
  40080c:	bf00      	nop
  40080e:	bd80      	pop	{r7, pc}
  400810:	400e1400 	.word	0x400e1400
  400814:	00400705 	.word	0x00400705

00400818 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400818:	b580      	push	{r7, lr}
  40081a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  40081c:	2111      	movs	r1, #17
  40081e:	4802      	ldr	r0, [pc, #8]	; (400828 <PIOE_Handler+0x10>)
  400820:	4b02      	ldr	r3, [pc, #8]	; (40082c <PIOE_Handler+0x14>)
  400822:	4798      	blx	r3
}
  400824:	bf00      	nop
  400826:	bd80      	pop	{r7, pc}
  400828:	400e1600 	.word	0x400e1600
  40082c:	00400705 	.word	0x00400705

00400830 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400838:	687b      	ldr	r3, [r7, #4]
  40083a:	3b01      	subs	r3, #1
  40083c:	2b03      	cmp	r3, #3
  40083e:	d81a      	bhi.n	400876 <pmc_mck_set_division+0x46>
  400840:	a201      	add	r2, pc, #4	; (adr r2, 400848 <pmc_mck_set_division+0x18>)
  400842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400846:	bf00      	nop
  400848:	00400859 	.word	0x00400859
  40084c:	0040085f 	.word	0x0040085f
  400850:	00400867 	.word	0x00400867
  400854:	0040086f 	.word	0x0040086f
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400858:	2300      	movs	r3, #0
  40085a:	607b      	str	r3, [r7, #4]
			break;
  40085c:	e00e      	b.n	40087c <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40085e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400862:	607b      	str	r3, [r7, #4]
			break;
  400864:	e00a      	b.n	40087c <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400866:	f44f 7340 	mov.w	r3, #768	; 0x300
  40086a:	607b      	str	r3, [r7, #4]
			break;
  40086c:	e006      	b.n	40087c <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40086e:	f44f 7300 	mov.w	r3, #512	; 0x200
  400872:	607b      	str	r3, [r7, #4]
			break;
  400874:	e002      	b.n	40087c <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400876:	2300      	movs	r3, #0
  400878:	607b      	str	r3, [r7, #4]
			break;
  40087a:	bf00      	nop
	}
	PMC->PMC_MCKR =
  40087c:	490a      	ldr	r1, [pc, #40]	; (4008a8 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40087e:	4b0a      	ldr	r3, [pc, #40]	; (4008a8 <pmc_mck_set_division+0x78>)
  400880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400882:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400886:	687b      	ldr	r3, [r7, #4]
  400888:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40088a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40088c:	bf00      	nop
  40088e:	4b06      	ldr	r3, [pc, #24]	; (4008a8 <pmc_mck_set_division+0x78>)
  400890:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400892:	f003 0308 	and.w	r3, r3, #8
  400896:	2b00      	cmp	r3, #0
  400898:	d0f9      	beq.n	40088e <pmc_mck_set_division+0x5e>
}
  40089a:	bf00      	nop
  40089c:	370c      	adds	r7, #12
  40089e:	46bd      	mov	sp, r7
  4008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	400e0600 	.word	0x400e0600

004008ac <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4008ac:	b480      	push	{r7}
  4008ae:	b085      	sub	sp, #20
  4008b0:	af00      	add	r7, sp, #0
  4008b2:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4008b4:	491d      	ldr	r1, [pc, #116]	; (40092c <pmc_switch_mck_to_pllack+0x80>)
  4008b6:	4b1d      	ldr	r3, [pc, #116]	; (40092c <pmc_switch_mck_to_pllack+0x80>)
  4008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008ba:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4008be:	687b      	ldr	r3, [r7, #4]
  4008c0:	4313      	orrs	r3, r2
  4008c2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4008c8:	60fb      	str	r3, [r7, #12]
  4008ca:	e007      	b.n	4008dc <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4008cc:	68fb      	ldr	r3, [r7, #12]
  4008ce:	2b00      	cmp	r3, #0
  4008d0:	d101      	bne.n	4008d6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4008d2:	2301      	movs	r3, #1
  4008d4:	e023      	b.n	40091e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4008d6:	68fb      	ldr	r3, [r7, #12]
  4008d8:	3b01      	subs	r3, #1
  4008da:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008dc:	4b13      	ldr	r3, [pc, #76]	; (40092c <pmc_switch_mck_to_pllack+0x80>)
  4008de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008e0:	f003 0308 	and.w	r3, r3, #8
  4008e4:	2b00      	cmp	r3, #0
  4008e6:	d0f1      	beq.n	4008cc <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4008e8:	4a10      	ldr	r2, [pc, #64]	; (40092c <pmc_switch_mck_to_pllack+0x80>)
  4008ea:	4b10      	ldr	r3, [pc, #64]	; (40092c <pmc_switch_mck_to_pllack+0x80>)
  4008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008ee:	f023 0303 	bic.w	r3, r3, #3
  4008f2:	f043 0302 	orr.w	r3, r3, #2
  4008f6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4008fc:	60fb      	str	r3, [r7, #12]
  4008fe:	e007      	b.n	400910 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400900:	68fb      	ldr	r3, [r7, #12]
  400902:	2b00      	cmp	r3, #0
  400904:	d101      	bne.n	40090a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400906:	2301      	movs	r3, #1
  400908:	e009      	b.n	40091e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40090a:	68fb      	ldr	r3, [r7, #12]
  40090c:	3b01      	subs	r3, #1
  40090e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400910:	4b06      	ldr	r3, [pc, #24]	; (40092c <pmc_switch_mck_to_pllack+0x80>)
  400912:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400914:	f003 0308 	and.w	r3, r3, #8
  400918:	2b00      	cmp	r3, #0
  40091a:	d0f1      	beq.n	400900 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  40091c:	2300      	movs	r3, #0
}
  40091e:	4618      	mov	r0, r3
  400920:	3714      	adds	r7, #20
  400922:	46bd      	mov	sp, r7
  400924:	f85d 7b04 	ldr.w	r7, [sp], #4
  400928:	4770      	bx	lr
  40092a:	bf00      	nop
  40092c:	400e0600 	.word	0x400e0600

00400930 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400930:	b480      	push	{r7}
  400932:	b083      	sub	sp, #12
  400934:	af00      	add	r7, sp, #0
  400936:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400938:	687b      	ldr	r3, [r7, #4]
  40093a:	2b01      	cmp	r3, #1
  40093c:	d105      	bne.n	40094a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40093e:	4907      	ldr	r1, [pc, #28]	; (40095c <pmc_switch_sclk_to_32kxtal+0x2c>)
  400940:	4b06      	ldr	r3, [pc, #24]	; (40095c <pmc_switch_sclk_to_32kxtal+0x2c>)
  400942:	689a      	ldr	r2, [r3, #8]
  400944:	4b06      	ldr	r3, [pc, #24]	; (400960 <pmc_switch_sclk_to_32kxtal+0x30>)
  400946:	4313      	orrs	r3, r2
  400948:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40094a:	4b04      	ldr	r3, [pc, #16]	; (40095c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40094c:	4a05      	ldr	r2, [pc, #20]	; (400964 <pmc_switch_sclk_to_32kxtal+0x34>)
  40094e:	601a      	str	r2, [r3, #0]
}
  400950:	bf00      	nop
  400952:	370c      	adds	r7, #12
  400954:	46bd      	mov	sp, r7
  400956:	f85d 7b04 	ldr.w	r7, [sp], #4
  40095a:	4770      	bx	lr
  40095c:	400e1810 	.word	0x400e1810
  400960:	a5100000 	.word	0xa5100000
  400964:	a5000008 	.word	0xa5000008

00400968 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400968:	b480      	push	{r7}
  40096a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40096c:	4b09      	ldr	r3, [pc, #36]	; (400994 <pmc_osc_is_ready_32kxtal+0x2c>)
  40096e:	695b      	ldr	r3, [r3, #20]
  400970:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400974:	2b00      	cmp	r3, #0
  400976:	d007      	beq.n	400988 <pmc_osc_is_ready_32kxtal+0x20>
  400978:	4b07      	ldr	r3, [pc, #28]	; (400998 <pmc_osc_is_ready_32kxtal+0x30>)
  40097a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40097c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400980:	2b00      	cmp	r3, #0
  400982:	d001      	beq.n	400988 <pmc_osc_is_ready_32kxtal+0x20>
  400984:	2301      	movs	r3, #1
  400986:	e000      	b.n	40098a <pmc_osc_is_ready_32kxtal+0x22>
  400988:	2300      	movs	r3, #0
}
  40098a:	4618      	mov	r0, r3
  40098c:	46bd      	mov	sp, r7
  40098e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400992:	4770      	bx	lr
  400994:	400e1810 	.word	0x400e1810
  400998:	400e0600 	.word	0x400e0600

0040099c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40099c:	b480      	push	{r7}
  40099e:	b083      	sub	sp, #12
  4009a0:	af00      	add	r7, sp, #0
  4009a2:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4009a4:	4915      	ldr	r1, [pc, #84]	; (4009fc <pmc_switch_mainck_to_fastrc+0x60>)
  4009a6:	4b15      	ldr	r3, [pc, #84]	; (4009fc <pmc_switch_mainck_to_fastrc+0x60>)
  4009a8:	6a1a      	ldr	r2, [r3, #32]
  4009aa:	4b15      	ldr	r3, [pc, #84]	; (400a00 <pmc_switch_mainck_to_fastrc+0x64>)
  4009ac:	4313      	orrs	r3, r2
  4009ae:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4009b0:	bf00      	nop
  4009b2:	4b12      	ldr	r3, [pc, #72]	; (4009fc <pmc_switch_mainck_to_fastrc+0x60>)
  4009b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4009ba:	2b00      	cmp	r3, #0
  4009bc:	d0f9      	beq.n	4009b2 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4009be:	490f      	ldr	r1, [pc, #60]	; (4009fc <pmc_switch_mainck_to_fastrc+0x60>)
  4009c0:	4b0e      	ldr	r3, [pc, #56]	; (4009fc <pmc_switch_mainck_to_fastrc+0x60>)
  4009c2:	6a1a      	ldr	r2, [r3, #32]
  4009c4:	4b0f      	ldr	r3, [pc, #60]	; (400a04 <pmc_switch_mainck_to_fastrc+0x68>)
  4009c6:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4009c8:	687a      	ldr	r2, [r7, #4]
  4009ca:	4313      	orrs	r3, r2
  4009cc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4009d0:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4009d2:	bf00      	nop
  4009d4:	4b09      	ldr	r3, [pc, #36]	; (4009fc <pmc_switch_mainck_to_fastrc+0x60>)
  4009d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4009dc:	2b00      	cmp	r3, #0
  4009de:	d0f9      	beq.n	4009d4 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4009e0:	4906      	ldr	r1, [pc, #24]	; (4009fc <pmc_switch_mainck_to_fastrc+0x60>)
  4009e2:	4b06      	ldr	r3, [pc, #24]	; (4009fc <pmc_switch_mainck_to_fastrc+0x60>)
  4009e4:	6a1a      	ldr	r2, [r3, #32]
  4009e6:	4b08      	ldr	r3, [pc, #32]	; (400a08 <pmc_switch_mainck_to_fastrc+0x6c>)
  4009e8:	4013      	ands	r3, r2
  4009ea:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4009ee:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4009f0:	bf00      	nop
  4009f2:	370c      	adds	r7, #12
  4009f4:	46bd      	mov	sp, r7
  4009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009fa:	4770      	bx	lr
  4009fc:	400e0600 	.word	0x400e0600
  400a00:	00370008 	.word	0x00370008
  400a04:	ffc8ff8f 	.word	0xffc8ff8f
  400a08:	fec8ffff 	.word	0xfec8ffff

00400a0c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400a0c:	b480      	push	{r7}
  400a0e:	b083      	sub	sp, #12
  400a10:	af00      	add	r7, sp, #0
  400a12:	6078      	str	r0, [r7, #4]
  400a14:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400a16:	687b      	ldr	r3, [r7, #4]
  400a18:	2b00      	cmp	r3, #0
  400a1a:	d008      	beq.n	400a2e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a1c:	4913      	ldr	r1, [pc, #76]	; (400a6c <pmc_switch_mainck_to_xtal+0x60>)
  400a1e:	4b13      	ldr	r3, [pc, #76]	; (400a6c <pmc_switch_mainck_to_xtal+0x60>)
  400a20:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400a22:	4a13      	ldr	r2, [pc, #76]	; (400a70 <pmc_switch_mainck_to_xtal+0x64>)
  400a24:	401a      	ands	r2, r3
  400a26:	4b13      	ldr	r3, [pc, #76]	; (400a74 <pmc_switch_mainck_to_xtal+0x68>)
  400a28:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a2a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400a2c:	e018      	b.n	400a60 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a2e:	490f      	ldr	r1, [pc, #60]	; (400a6c <pmc_switch_mainck_to_xtal+0x60>)
  400a30:	4b0e      	ldr	r3, [pc, #56]	; (400a6c <pmc_switch_mainck_to_xtal+0x60>)
  400a32:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a34:	4b10      	ldr	r3, [pc, #64]	; (400a78 <pmc_switch_mainck_to_xtal+0x6c>)
  400a36:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400a38:	683a      	ldr	r2, [r7, #0]
  400a3a:	0212      	lsls	r2, r2, #8
  400a3c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a3e:	431a      	orrs	r2, r3
  400a40:	4b0e      	ldr	r3, [pc, #56]	; (400a7c <pmc_switch_mainck_to_xtal+0x70>)
  400a42:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a44:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400a46:	bf00      	nop
  400a48:	4b08      	ldr	r3, [pc, #32]	; (400a6c <pmc_switch_mainck_to_xtal+0x60>)
  400a4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a4c:	f003 0301 	and.w	r3, r3, #1
  400a50:	2b00      	cmp	r3, #0
  400a52:	d0f9      	beq.n	400a48 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400a54:	4905      	ldr	r1, [pc, #20]	; (400a6c <pmc_switch_mainck_to_xtal+0x60>)
  400a56:	4b05      	ldr	r3, [pc, #20]	; (400a6c <pmc_switch_mainck_to_xtal+0x60>)
  400a58:	6a1a      	ldr	r2, [r3, #32]
  400a5a:	4b09      	ldr	r3, [pc, #36]	; (400a80 <pmc_switch_mainck_to_xtal+0x74>)
  400a5c:	4313      	orrs	r3, r2
  400a5e:	620b      	str	r3, [r1, #32]
}
  400a60:	bf00      	nop
  400a62:	370c      	adds	r7, #12
  400a64:	46bd      	mov	sp, r7
  400a66:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a6a:	4770      	bx	lr
  400a6c:	400e0600 	.word	0x400e0600
  400a70:	fec8fffc 	.word	0xfec8fffc
  400a74:	01370002 	.word	0x01370002
  400a78:	ffc8fffc 	.word	0xffc8fffc
  400a7c:	00370001 	.word	0x00370001
  400a80:	01370000 	.word	0x01370000

00400a84 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400a84:	b480      	push	{r7}
  400a86:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400a88:	4b04      	ldr	r3, [pc, #16]	; (400a9c <pmc_osc_is_ready_mainck+0x18>)
  400a8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400a90:	4618      	mov	r0, r3
  400a92:	46bd      	mov	sp, r7
  400a94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a98:	4770      	bx	lr
  400a9a:	bf00      	nop
  400a9c:	400e0600 	.word	0x400e0600

00400aa0 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400aa0:	b480      	push	{r7}
  400aa2:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400aa4:	4b04      	ldr	r3, [pc, #16]	; (400ab8 <pmc_disable_pllack+0x18>)
  400aa6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400aaa:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400aac:	bf00      	nop
  400aae:	46bd      	mov	sp, r7
  400ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ab4:	4770      	bx	lr
  400ab6:	bf00      	nop
  400ab8:	400e0600 	.word	0x400e0600

00400abc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400abc:	b480      	push	{r7}
  400abe:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400ac0:	4b04      	ldr	r3, [pc, #16]	; (400ad4 <pmc_is_locked_pllack+0x18>)
  400ac2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ac4:	f003 0302 	and.w	r3, r3, #2
}
  400ac8:	4618      	mov	r0, r3
  400aca:	46bd      	mov	sp, r7
  400acc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop
  400ad4:	400e0600 	.word	0x400e0600

00400ad8 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400ad8:	b480      	push	{r7}
  400ada:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400adc:	4b04      	ldr	r3, [pc, #16]	; (400af0 <pmc_is_locked_upll+0x18>)
  400ade:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400ae4:	4618      	mov	r0, r3
  400ae6:	46bd      	mov	sp, r7
  400ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aec:	4770      	bx	lr
  400aee:	bf00      	nop
  400af0:	400e0600 	.word	0x400e0600

00400af4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400af4:	b480      	push	{r7}
  400af6:	b083      	sub	sp, #12
  400af8:	af00      	add	r7, sp, #0
  400afa:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400afc:	687b      	ldr	r3, [r7, #4]
  400afe:	2b3f      	cmp	r3, #63	; 0x3f
  400b00:	d901      	bls.n	400b06 <pmc_enable_periph_clk+0x12>
		return 1;
  400b02:	2301      	movs	r3, #1
  400b04:	e02f      	b.n	400b66 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400b06:	687b      	ldr	r3, [r7, #4]
  400b08:	2b1f      	cmp	r3, #31
  400b0a:	d813      	bhi.n	400b34 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400b0c:	4b19      	ldr	r3, [pc, #100]	; (400b74 <pmc_enable_periph_clk+0x80>)
  400b0e:	699a      	ldr	r2, [r3, #24]
  400b10:	2101      	movs	r1, #1
  400b12:	687b      	ldr	r3, [r7, #4]
  400b14:	fa01 f303 	lsl.w	r3, r1, r3
  400b18:	401a      	ands	r2, r3
  400b1a:	2101      	movs	r1, #1
  400b1c:	687b      	ldr	r3, [r7, #4]
  400b1e:	fa01 f303 	lsl.w	r3, r1, r3
  400b22:	429a      	cmp	r2, r3
  400b24:	d01e      	beq.n	400b64 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400b26:	4a13      	ldr	r2, [pc, #76]	; (400b74 <pmc_enable_periph_clk+0x80>)
  400b28:	2101      	movs	r1, #1
  400b2a:	687b      	ldr	r3, [r7, #4]
  400b2c:	fa01 f303 	lsl.w	r3, r1, r3
  400b30:	6113      	str	r3, [r2, #16]
  400b32:	e017      	b.n	400b64 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400b34:	687b      	ldr	r3, [r7, #4]
  400b36:	3b20      	subs	r3, #32
  400b38:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400b3a:	4b0e      	ldr	r3, [pc, #56]	; (400b74 <pmc_enable_periph_clk+0x80>)
  400b3c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400b40:	2101      	movs	r1, #1
  400b42:	687b      	ldr	r3, [r7, #4]
  400b44:	fa01 f303 	lsl.w	r3, r1, r3
  400b48:	401a      	ands	r2, r3
  400b4a:	2101      	movs	r1, #1
  400b4c:	687b      	ldr	r3, [r7, #4]
  400b4e:	fa01 f303 	lsl.w	r3, r1, r3
  400b52:	429a      	cmp	r2, r3
  400b54:	d006      	beq.n	400b64 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400b56:	4a07      	ldr	r2, [pc, #28]	; (400b74 <pmc_enable_periph_clk+0x80>)
  400b58:	2101      	movs	r1, #1
  400b5a:	687b      	ldr	r3, [r7, #4]
  400b5c:	fa01 f303 	lsl.w	r3, r1, r3
  400b60:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400b64:	2300      	movs	r3, #0
}
  400b66:	4618      	mov	r0, r3
  400b68:	370c      	adds	r7, #12
  400b6a:	46bd      	mov	sp, r7
  400b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b70:	4770      	bx	lr
  400b72:	bf00      	nop
  400b74:	400e0600 	.word	0x400e0600

00400b78 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400b78:	b480      	push	{r7}
  400b7a:	b083      	sub	sp, #12
  400b7c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400b7e:	f3ef 8310 	mrs	r3, PRIMASK
  400b82:	607b      	str	r3, [r7, #4]
  return(result);
  400b84:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400b86:	2b00      	cmp	r3, #0
  400b88:	bf0c      	ite	eq
  400b8a:	2301      	moveq	r3, #1
  400b8c:	2300      	movne	r3, #0
  400b8e:	b2db      	uxtb	r3, r3
  400b90:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400b92:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400b94:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400b98:	4b04      	ldr	r3, [pc, #16]	; (400bac <cpu_irq_save+0x34>)
  400b9a:	2200      	movs	r2, #0
  400b9c:	701a      	strb	r2, [r3, #0]
	return flags;
  400b9e:	683b      	ldr	r3, [r7, #0]
}
  400ba0:	4618      	mov	r0, r3
  400ba2:	370c      	adds	r7, #12
  400ba4:	46bd      	mov	sp, r7
  400ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400baa:	4770      	bx	lr
  400bac:	2040000a 	.word	0x2040000a

00400bb0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400bb0:	b480      	push	{r7}
  400bb2:	b083      	sub	sp, #12
  400bb4:	af00      	add	r7, sp, #0
  400bb6:	6078      	str	r0, [r7, #4]
	return (flags);
  400bb8:	687b      	ldr	r3, [r7, #4]
  400bba:	2b00      	cmp	r3, #0
  400bbc:	bf14      	ite	ne
  400bbe:	2301      	movne	r3, #1
  400bc0:	2300      	moveq	r3, #0
  400bc2:	b2db      	uxtb	r3, r3
}
  400bc4:	4618      	mov	r0, r3
  400bc6:	370c      	adds	r7, #12
  400bc8:	46bd      	mov	sp, r7
  400bca:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bce:	4770      	bx	lr

00400bd0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400bd0:	b580      	push	{r7, lr}
  400bd2:	b082      	sub	sp, #8
  400bd4:	af00      	add	r7, sp, #0
  400bd6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400bd8:	6878      	ldr	r0, [r7, #4]
  400bda:	4b07      	ldr	r3, [pc, #28]	; (400bf8 <cpu_irq_restore+0x28>)
  400bdc:	4798      	blx	r3
  400bde:	4603      	mov	r3, r0
  400be0:	2b00      	cmp	r3, #0
  400be2:	d005      	beq.n	400bf0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400be4:	4b05      	ldr	r3, [pc, #20]	; (400bfc <cpu_irq_restore+0x2c>)
  400be6:	2201      	movs	r2, #1
  400be8:	701a      	strb	r2, [r3, #0]
  400bea:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400bee:	b662      	cpsie	i
}
  400bf0:	bf00      	nop
  400bf2:	3708      	adds	r7, #8
  400bf4:	46bd      	mov	sp, r7
  400bf6:	bd80      	pop	{r7, pc}
  400bf8:	00400bb1 	.word	0x00400bb1
  400bfc:	2040000a 	.word	0x2040000a

00400c00 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400c00:	b580      	push	{r7, lr}
  400c02:	b084      	sub	sp, #16
  400c04:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  400c06:	4b1e      	ldr	r3, [pc, #120]	; (400c80 <Reset_Handler+0x80>)
  400c08:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  400c0a:	4b1e      	ldr	r3, [pc, #120]	; (400c84 <Reset_Handler+0x84>)
  400c0c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  400c0e:	68fa      	ldr	r2, [r7, #12]
  400c10:	68bb      	ldr	r3, [r7, #8]
  400c12:	429a      	cmp	r2, r3
  400c14:	d00c      	beq.n	400c30 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  400c16:	e007      	b.n	400c28 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  400c18:	68bb      	ldr	r3, [r7, #8]
  400c1a:	1d1a      	adds	r2, r3, #4
  400c1c:	60ba      	str	r2, [r7, #8]
  400c1e:	68fa      	ldr	r2, [r7, #12]
  400c20:	1d11      	adds	r1, r2, #4
  400c22:	60f9      	str	r1, [r7, #12]
  400c24:	6812      	ldr	r2, [r2, #0]
  400c26:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  400c28:	68bb      	ldr	r3, [r7, #8]
  400c2a:	4a17      	ldr	r2, [pc, #92]	; (400c88 <Reset_Handler+0x88>)
  400c2c:	4293      	cmp	r3, r2
  400c2e:	d3f3      	bcc.n	400c18 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400c30:	4b16      	ldr	r3, [pc, #88]	; (400c8c <Reset_Handler+0x8c>)
  400c32:	60bb      	str	r3, [r7, #8]
  400c34:	e004      	b.n	400c40 <Reset_Handler+0x40>
                *pDest++ = 0;
  400c36:	68bb      	ldr	r3, [r7, #8]
  400c38:	1d1a      	adds	r2, r3, #4
  400c3a:	60ba      	str	r2, [r7, #8]
  400c3c:	2200      	movs	r2, #0
  400c3e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  400c40:	68bb      	ldr	r3, [r7, #8]
  400c42:	4a13      	ldr	r2, [pc, #76]	; (400c90 <Reset_Handler+0x90>)
  400c44:	4293      	cmp	r3, r2
  400c46:	d3f6      	bcc.n	400c36 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400c48:	4b12      	ldr	r3, [pc, #72]	; (400c94 <Reset_Handler+0x94>)
  400c4a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400c4c:	4a12      	ldr	r2, [pc, #72]	; (400c98 <Reset_Handler+0x98>)
  400c4e:	68fb      	ldr	r3, [r7, #12]
  400c50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400c54:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  400c56:	4b11      	ldr	r3, [pc, #68]	; (400c9c <Reset_Handler+0x9c>)
  400c58:	4798      	blx	r3
  400c5a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  400c5c:	4a10      	ldr	r2, [pc, #64]	; (400ca0 <Reset_Handler+0xa0>)
  400c5e:	4b10      	ldr	r3, [pc, #64]	; (400ca0 <Reset_Handler+0xa0>)
  400c60:	681b      	ldr	r3, [r3, #0]
  400c62:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400c66:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400c68:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c6c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  400c70:	6878      	ldr	r0, [r7, #4]
  400c72:	4b0c      	ldr	r3, [pc, #48]	; (400ca4 <Reset_Handler+0xa4>)
  400c74:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400c76:	4b0c      	ldr	r3, [pc, #48]	; (400ca8 <Reset_Handler+0xa8>)
  400c78:	4798      	blx	r3

        /* Branch to main function */
        main();
  400c7a:	4b0c      	ldr	r3, [pc, #48]	; (400cac <Reset_Handler+0xac>)
  400c7c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400c7e:	e7fe      	b.n	400c7e <Reset_Handler+0x7e>
  400c80:	0040227c 	.word	0x0040227c
  400c84:	20400000 	.word	0x20400000
  400c88:	2040084c 	.word	0x2040084c
  400c8c:	2040084c 	.word	0x2040084c
  400c90:	204008fc 	.word	0x204008fc
  400c94:	00400000 	.word	0x00400000
  400c98:	e000ed00 	.word	0xe000ed00
  400c9c:	00400b79 	.word	0x00400b79
  400ca0:	e000ed88 	.word	0xe000ed88
  400ca4:	00400bd1 	.word	0x00400bd1
  400ca8:	004020dd 	.word	0x004020dd
  400cac:	00400fe9 	.word	0x00400fe9

00400cb0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400cb0:	b480      	push	{r7}
  400cb2:	af00      	add	r7, sp, #0
        while (1) {
  400cb4:	e7fe      	b.n	400cb4 <Dummy_Handler+0x4>
	...

00400cb8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  400cb8:	b480      	push	{r7}
  400cba:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400cbc:	4b52      	ldr	r3, [pc, #328]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cc0:	f003 0303 	and.w	r3, r3, #3
  400cc4:	2b01      	cmp	r3, #1
  400cc6:	d014      	beq.n	400cf2 <SystemCoreClockUpdate+0x3a>
  400cc8:	2b01      	cmp	r3, #1
  400cca:	d302      	bcc.n	400cd2 <SystemCoreClockUpdate+0x1a>
  400ccc:	2b02      	cmp	r3, #2
  400cce:	d038      	beq.n	400d42 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  400cd0:	e07a      	b.n	400dc8 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400cd2:	4b4e      	ldr	r3, [pc, #312]	; (400e0c <SystemCoreClockUpdate+0x154>)
  400cd4:	695b      	ldr	r3, [r3, #20]
  400cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cda:	2b00      	cmp	r3, #0
  400cdc:	d004      	beq.n	400ce8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400cde:	4b4c      	ldr	r3, [pc, #304]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400ce0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ce4:	601a      	str	r2, [r3, #0]
    break;
  400ce6:	e06f      	b.n	400dc8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400ce8:	4b49      	ldr	r3, [pc, #292]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400cea:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400cee:	601a      	str	r2, [r3, #0]
    break;
  400cf0:	e06a      	b.n	400dc8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400cf2:	4b45      	ldr	r3, [pc, #276]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400cf4:	6a1b      	ldr	r3, [r3, #32]
  400cf6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400cfa:	2b00      	cmp	r3, #0
  400cfc:	d003      	beq.n	400d06 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400cfe:	4b44      	ldr	r3, [pc, #272]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d00:	4a44      	ldr	r2, [pc, #272]	; (400e14 <SystemCoreClockUpdate+0x15c>)
  400d02:	601a      	str	r2, [r3, #0]
    break;
  400d04:	e060      	b.n	400dc8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d06:	4b42      	ldr	r3, [pc, #264]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d08:	4a43      	ldr	r2, [pc, #268]	; (400e18 <SystemCoreClockUpdate+0x160>)
  400d0a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d0c:	4b3e      	ldr	r3, [pc, #248]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400d0e:	6a1b      	ldr	r3, [r3, #32]
  400d10:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d14:	2b10      	cmp	r3, #16
  400d16:	d004      	beq.n	400d22 <SystemCoreClockUpdate+0x6a>
  400d18:	2b20      	cmp	r3, #32
  400d1a:	d008      	beq.n	400d2e <SystemCoreClockUpdate+0x76>
  400d1c:	2b00      	cmp	r3, #0
  400d1e:	d00e      	beq.n	400d3e <SystemCoreClockUpdate+0x86>
          break;
  400d20:	e00e      	b.n	400d40 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  400d22:	4b3b      	ldr	r3, [pc, #236]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d24:	681b      	ldr	r3, [r3, #0]
  400d26:	005b      	lsls	r3, r3, #1
  400d28:	4a39      	ldr	r2, [pc, #228]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d2a:	6013      	str	r3, [r2, #0]
          break;
  400d2c:	e008      	b.n	400d40 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  400d2e:	4b38      	ldr	r3, [pc, #224]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d30:	681a      	ldr	r2, [r3, #0]
  400d32:	4613      	mov	r3, r2
  400d34:	005b      	lsls	r3, r3, #1
  400d36:	4413      	add	r3, r2
  400d38:	4a35      	ldr	r2, [pc, #212]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d3a:	6013      	str	r3, [r2, #0]
          break;
  400d3c:	e000      	b.n	400d40 <SystemCoreClockUpdate+0x88>
          break;
  400d3e:	bf00      	nop
    break;
  400d40:	e042      	b.n	400dc8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d42:	4b31      	ldr	r3, [pc, #196]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400d44:	6a1b      	ldr	r3, [r3, #32]
  400d46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400d4a:	2b00      	cmp	r3, #0
  400d4c:	d003      	beq.n	400d56 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400d4e:	4b30      	ldr	r3, [pc, #192]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d50:	4a30      	ldr	r2, [pc, #192]	; (400e14 <SystemCoreClockUpdate+0x15c>)
  400d52:	601a      	str	r2, [r3, #0]
  400d54:	e01c      	b.n	400d90 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d56:	4b2e      	ldr	r3, [pc, #184]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d58:	4a2f      	ldr	r2, [pc, #188]	; (400e18 <SystemCoreClockUpdate+0x160>)
  400d5a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d5c:	4b2a      	ldr	r3, [pc, #168]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400d5e:	6a1b      	ldr	r3, [r3, #32]
  400d60:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d64:	2b10      	cmp	r3, #16
  400d66:	d004      	beq.n	400d72 <SystemCoreClockUpdate+0xba>
  400d68:	2b20      	cmp	r3, #32
  400d6a:	d008      	beq.n	400d7e <SystemCoreClockUpdate+0xc6>
  400d6c:	2b00      	cmp	r3, #0
  400d6e:	d00e      	beq.n	400d8e <SystemCoreClockUpdate+0xd6>
          break;
  400d70:	e00e      	b.n	400d90 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  400d72:	4b27      	ldr	r3, [pc, #156]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d74:	681b      	ldr	r3, [r3, #0]
  400d76:	005b      	lsls	r3, r3, #1
  400d78:	4a25      	ldr	r2, [pc, #148]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d7a:	6013      	str	r3, [r2, #0]
          break;
  400d7c:	e008      	b.n	400d90 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  400d7e:	4b24      	ldr	r3, [pc, #144]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d80:	681a      	ldr	r2, [r3, #0]
  400d82:	4613      	mov	r3, r2
  400d84:	005b      	lsls	r3, r3, #1
  400d86:	4413      	add	r3, r2
  400d88:	4a21      	ldr	r2, [pc, #132]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400d8a:	6013      	str	r3, [r2, #0]
          break;
  400d8c:	e000      	b.n	400d90 <SystemCoreClockUpdate+0xd8>
          break;
  400d8e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400d90:	4b1d      	ldr	r3, [pc, #116]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d94:	f003 0303 	and.w	r3, r3, #3
  400d98:	2b02      	cmp	r3, #2
  400d9a:	d114      	bne.n	400dc6 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400d9c:	4b1a      	ldr	r3, [pc, #104]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400da0:	0c1b      	lsrs	r3, r3, #16
  400da2:	f3c3 030a 	ubfx	r3, r3, #0, #11
  400da6:	3301      	adds	r3, #1
  400da8:	4a19      	ldr	r2, [pc, #100]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400daa:	6812      	ldr	r2, [r2, #0]
  400dac:	fb02 f303 	mul.w	r3, r2, r3
  400db0:	4a17      	ldr	r2, [pc, #92]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400db2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400db4:	4b14      	ldr	r3, [pc, #80]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400db8:	b2db      	uxtb	r3, r3
  400dba:	4a15      	ldr	r2, [pc, #84]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400dbc:	6812      	ldr	r2, [r2, #0]
  400dbe:	fbb2 f3f3 	udiv	r3, r2, r3
  400dc2:	4a13      	ldr	r2, [pc, #76]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400dc4:	6013      	str	r3, [r2, #0]
    break;
  400dc6:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400dc8:	4b0f      	ldr	r3, [pc, #60]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400dd0:	2b70      	cmp	r3, #112	; 0x70
  400dd2:	d108      	bne.n	400de6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  400dd4:	4b0e      	ldr	r3, [pc, #56]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400dd6:	681b      	ldr	r3, [r3, #0]
  400dd8:	4a10      	ldr	r2, [pc, #64]	; (400e1c <SystemCoreClockUpdate+0x164>)
  400dda:	fba2 2303 	umull	r2, r3, r2, r3
  400dde:	085b      	lsrs	r3, r3, #1
  400de0:	4a0b      	ldr	r2, [pc, #44]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400de2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  400de4:	e00a      	b.n	400dfc <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400de6:	4b08      	ldr	r3, [pc, #32]	; (400e08 <SystemCoreClockUpdate+0x150>)
  400de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dea:	091b      	lsrs	r3, r3, #4
  400dec:	f003 0307 	and.w	r3, r3, #7
  400df0:	4a07      	ldr	r2, [pc, #28]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400df2:	6812      	ldr	r2, [r2, #0]
  400df4:	fa22 f303 	lsr.w	r3, r2, r3
  400df8:	4a05      	ldr	r2, [pc, #20]	; (400e10 <SystemCoreClockUpdate+0x158>)
  400dfa:	6013      	str	r3, [r2, #0]
}
  400dfc:	bf00      	nop
  400dfe:	46bd      	mov	sp, r7
  400e00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e04:	4770      	bx	lr
  400e06:	bf00      	nop
  400e08:	400e0600 	.word	0x400e0600
  400e0c:	400e1810 	.word	0x400e1810
  400e10:	2040000c 	.word	0x2040000c
  400e14:	00b71b00 	.word	0x00b71b00
  400e18:	003d0900 	.word	0x003d0900
  400e1c:	aaaaaaab 	.word	0xaaaaaaab

00400e20 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  400e20:	b480      	push	{r7}
  400e22:	b083      	sub	sp, #12
  400e24:	af00      	add	r7, sp, #0
  400e26:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400e28:	687b      	ldr	r3, [r7, #4]
  400e2a:	4a19      	ldr	r2, [pc, #100]	; (400e90 <system_init_flash+0x70>)
  400e2c:	4293      	cmp	r3, r2
  400e2e:	d804      	bhi.n	400e3a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e30:	4b18      	ldr	r3, [pc, #96]	; (400e94 <system_init_flash+0x74>)
  400e32:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e36:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  400e38:	e023      	b.n	400e82 <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  400e3a:	687b      	ldr	r3, [r7, #4]
  400e3c:	4a16      	ldr	r2, [pc, #88]	; (400e98 <system_init_flash+0x78>)
  400e3e:	4293      	cmp	r3, r2
  400e40:	d803      	bhi.n	400e4a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e42:	4b14      	ldr	r3, [pc, #80]	; (400e94 <system_init_flash+0x74>)
  400e44:	4a15      	ldr	r2, [pc, #84]	; (400e9c <system_init_flash+0x7c>)
  400e46:	601a      	str	r2, [r3, #0]
}
  400e48:	e01b      	b.n	400e82 <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  400e4a:	687b      	ldr	r3, [r7, #4]
  400e4c:	4a14      	ldr	r2, [pc, #80]	; (400ea0 <system_init_flash+0x80>)
  400e4e:	4293      	cmp	r3, r2
  400e50:	d803      	bhi.n	400e5a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e52:	4b10      	ldr	r3, [pc, #64]	; (400e94 <system_init_flash+0x74>)
  400e54:	4a13      	ldr	r2, [pc, #76]	; (400ea4 <system_init_flash+0x84>)
  400e56:	601a      	str	r2, [r3, #0]
}
  400e58:	e013      	b.n	400e82 <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	4a12      	ldr	r2, [pc, #72]	; (400ea8 <system_init_flash+0x88>)
  400e5e:	4293      	cmp	r3, r2
  400e60:	d803      	bhi.n	400e6a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400e62:	4b0c      	ldr	r3, [pc, #48]	; (400e94 <system_init_flash+0x74>)
  400e64:	4a11      	ldr	r2, [pc, #68]	; (400eac <system_init_flash+0x8c>)
  400e66:	601a      	str	r2, [r3, #0]
}
  400e68:	e00b      	b.n	400e82 <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400e6a:	687b      	ldr	r3, [r7, #4]
  400e6c:	4a10      	ldr	r2, [pc, #64]	; (400eb0 <system_init_flash+0x90>)
  400e6e:	4293      	cmp	r3, r2
  400e70:	d804      	bhi.n	400e7c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400e72:	4b08      	ldr	r3, [pc, #32]	; (400e94 <system_init_flash+0x74>)
  400e74:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400e78:	601a      	str	r2, [r3, #0]
}
  400e7a:	e002      	b.n	400e82 <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400e7c:	4b05      	ldr	r3, [pc, #20]	; (400e94 <system_init_flash+0x74>)
  400e7e:	4a0d      	ldr	r2, [pc, #52]	; (400eb4 <system_init_flash+0x94>)
  400e80:	601a      	str	r2, [r3, #0]
}
  400e82:	bf00      	nop
  400e84:	370c      	adds	r7, #12
  400e86:	46bd      	mov	sp, r7
  400e88:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e8c:	4770      	bx	lr
  400e8e:	bf00      	nop
  400e90:	01312cff 	.word	0x01312cff
  400e94:	400e0c00 	.word	0x400e0c00
  400e98:	026259ff 	.word	0x026259ff
  400e9c:	04000100 	.word	0x04000100
  400ea0:	039386ff 	.word	0x039386ff
  400ea4:	04000200 	.word	0x04000200
  400ea8:	04c4b3ff 	.word	0x04c4b3ff
  400eac:	04000300 	.word	0x04000300
  400eb0:	05f5e0ff 	.word	0x05f5e0ff
  400eb4:	04000500 	.word	0x04000500

00400eb8 <osc_get_rate>:
{
  400eb8:	b480      	push	{r7}
  400eba:	b083      	sub	sp, #12
  400ebc:	af00      	add	r7, sp, #0
  400ebe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400ec0:	687b      	ldr	r3, [r7, #4]
  400ec2:	2b07      	cmp	r3, #7
  400ec4:	d825      	bhi.n	400f12 <osc_get_rate+0x5a>
  400ec6:	a201      	add	r2, pc, #4	; (adr r2, 400ecc <osc_get_rate+0x14>)
  400ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ecc:	00400eed 	.word	0x00400eed
  400ed0:	00400ef3 	.word	0x00400ef3
  400ed4:	00400ef9 	.word	0x00400ef9
  400ed8:	00400eff 	.word	0x00400eff
  400edc:	00400f03 	.word	0x00400f03
  400ee0:	00400f07 	.word	0x00400f07
  400ee4:	00400f0b 	.word	0x00400f0b
  400ee8:	00400f0f 	.word	0x00400f0f
		return OSC_SLCK_32K_RC_HZ;
  400eec:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400ef0:	e010      	b.n	400f14 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400ef6:	e00d      	b.n	400f14 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400ef8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400efc:	e00a      	b.n	400f14 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400efe:	4b08      	ldr	r3, [pc, #32]	; (400f20 <osc_get_rate+0x68>)
  400f00:	e008      	b.n	400f14 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400f02:	4b08      	ldr	r3, [pc, #32]	; (400f24 <osc_get_rate+0x6c>)
  400f04:	e006      	b.n	400f14 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400f06:	4b08      	ldr	r3, [pc, #32]	; (400f28 <osc_get_rate+0x70>)
  400f08:	e004      	b.n	400f14 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400f0a:	4b07      	ldr	r3, [pc, #28]	; (400f28 <osc_get_rate+0x70>)
  400f0c:	e002      	b.n	400f14 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400f0e:	4b06      	ldr	r3, [pc, #24]	; (400f28 <osc_get_rate+0x70>)
  400f10:	e000      	b.n	400f14 <osc_get_rate+0x5c>
	return 0;
  400f12:	2300      	movs	r3, #0
}
  400f14:	4618      	mov	r0, r3
  400f16:	370c      	adds	r7, #12
  400f18:	46bd      	mov	sp, r7
  400f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f1e:	4770      	bx	lr
  400f20:	003d0900 	.word	0x003d0900
  400f24:	007a1200 	.word	0x007a1200
  400f28:	00b71b00 	.word	0x00b71b00

00400f2c <sysclk_get_main_hz>:
{
  400f2c:	b580      	push	{r7, lr}
  400f2e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400f30:	2006      	movs	r0, #6
  400f32:	4b05      	ldr	r3, [pc, #20]	; (400f48 <sysclk_get_main_hz+0x1c>)
  400f34:	4798      	blx	r3
  400f36:	4602      	mov	r2, r0
  400f38:	4613      	mov	r3, r2
  400f3a:	009b      	lsls	r3, r3, #2
  400f3c:	4413      	add	r3, r2
  400f3e:	009a      	lsls	r2, r3, #2
  400f40:	4413      	add	r3, r2
}
  400f42:	4618      	mov	r0, r3
  400f44:	bd80      	pop	{r7, pc}
  400f46:	bf00      	nop
  400f48:	00400eb9 	.word	0x00400eb9

00400f4c <sysclk_get_cpu_hz>:
{
  400f4c:	b580      	push	{r7, lr}
  400f4e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400f50:	4b02      	ldr	r3, [pc, #8]	; (400f5c <sysclk_get_cpu_hz+0x10>)
  400f52:	4798      	blx	r3
  400f54:	4603      	mov	r3, r0
}
  400f56:	4618      	mov	r0, r3
  400f58:	bd80      	pop	{r7, pc}
  400f5a:	bf00      	nop
  400f5c:	00400f2d 	.word	0x00400f2d

00400f60 <init>:
/************************************************************************/
/* funcoes                                                              */
/************************************************************************/

// Função de inicialização do uC
void init(void){
  400f60:	b590      	push	{r4, r7, lr}
  400f62:	b083      	sub	sp, #12
  400f64:	af02      	add	r7, sp, #8
	// Initialize the board clock
	sysclk_init();
  400f66:	4b18      	ldr	r3, [pc, #96]	; (400fc8 <init+0x68>)
  400f68:	4798      	blx	r3

	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  400f6a:	4b18      	ldr	r3, [pc, #96]	; (400fcc <init+0x6c>)
  400f6c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400f70:	605a      	str	r2, [r3, #4]
	// Ativa o PIO na qual o LED foi conectado
	// para que possamos controlar o LED.
	pmc_enable_periph_clk(LED_PIO_ID);
  400f72:	200c      	movs	r0, #12
  400f74:	4b16      	ldr	r3, [pc, #88]	; (400fd0 <init+0x70>)
  400f76:	4798      	blx	r3
	pmc_enable_periph_clk(BUZ_PIO_ID);
  400f78:	200c      	movs	r0, #12
  400f7a:	4b15      	ldr	r3, [pc, #84]	; (400fd0 <init+0x70>)
  400f7c:	4798      	blx	r3
	pmc_enable_periph_clk(BUT_PIO_ID);
  400f7e:	200a      	movs	r0, #10
  400f80:	4b13      	ldr	r3, [pc, #76]	; (400fd0 <init+0x70>)
  400f82:	4798      	blx	r3


	pio_set_output(LED_PIO, LED_PIO_IDX_MASK, 0, 0, 0);
  400f84:	2300      	movs	r3, #0
  400f86:	9300      	str	r3, [sp, #0]
  400f88:	2300      	movs	r3, #0
  400f8a:	2200      	movs	r2, #0
  400f8c:	f44f 7180 	mov.w	r1, #256	; 0x100
  400f90:	4810      	ldr	r0, [pc, #64]	; (400fd4 <init+0x74>)
  400f92:	4c11      	ldr	r4, [pc, #68]	; (400fd8 <init+0x78>)
  400f94:	47a0      	blx	r4
	pio_set_output(BUZ_PIO, BUZ_PIO_IDX_MASK,0,0,0);
  400f96:	2300      	movs	r3, #0
  400f98:	9300      	str	r3, [sp, #0]
  400f9a:	2300      	movs	r3, #0
  400f9c:	2200      	movs	r2, #0
  400f9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400fa2:	480c      	ldr	r0, [pc, #48]	; (400fd4 <init+0x74>)
  400fa4:	4c0c      	ldr	r4, [pc, #48]	; (400fd8 <init+0x78>)
  400fa6:	47a0      	blx	r4
	
	pio_set_input(BUT_PIO, BUT_PIO_IDX_MASK, PIO_PULLUP);
  400fa8:	2201      	movs	r2, #1
  400faa:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400fae:	480b      	ldr	r0, [pc, #44]	; (400fdc <init+0x7c>)
  400fb0:	4b0b      	ldr	r3, [pc, #44]	; (400fe0 <init+0x80>)
  400fb2:	4798      	blx	r3
	pio_pull_up(BUT_PIO,BUT_PIO_IDX_MASK,1);
  400fb4:	2201      	movs	r2, #1
  400fb6:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400fba:	4808      	ldr	r0, [pc, #32]	; (400fdc <init+0x7c>)
  400fbc:	4b09      	ldr	r3, [pc, #36]	; (400fe4 <init+0x84>)
  400fbe:	4798      	blx	r3
	
	//pio_pull_up(BUZ_PIO,BUZ_PIO_IDX_MASK,1);
	
}
  400fc0:	bf00      	nop
  400fc2:	3704      	adds	r7, #4
  400fc4:	46bd      	mov	sp, r7
  400fc6:	bd90      	pop	{r4, r7, pc}
  400fc8:	004004ad 	.word	0x004004ad
  400fcc:	400e1850 	.word	0x400e1850
  400fd0:	00400af5 	.word	0x00400af5
  400fd4:	400e1200 	.word	0x400e1200
  400fd8:	00400655 	.word	0x00400655
  400fdc:	400e0e00 	.word	0x400e0e00
  400fe0:	004005d5 	.word	0x004005d5
  400fe4:	00400529 	.word	0x00400529

00400fe8 <main>:
/* Main                                                                 */
/************************************************************************/

// Funcao principal chamada na inicalizacao do uC.
int main(void)
{
  400fe8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400fec:	b085      	sub	sp, #20
  400fee:	af00      	add	r7, sp, #0
	// inicializa sistema e IOs
	init();
  400ff0:	4ba3      	ldr	r3, [pc, #652]	; (401280 <main+0x298>)
  400ff2:	4798      	blx	r3
	char PAUSE;
	// super loop
	// aplicacoes embarcadas não devem sair do while(1).
	while (1)
	{
	if(!pio_get(BUZ_PIO,PIO_DEFAULT,BUZ_PIO_IDX_MASK)){
  400ff4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400ff8:	2100      	movs	r1, #0
  400ffa:	48a2      	ldr	r0, [pc, #648]	; (401284 <main+0x29c>)
  400ffc:	4ba2      	ldr	r3, [pc, #648]	; (401288 <main+0x2a0>)
  400ffe:	4798      	blx	r3
  401000:	4603      	mov	r3, r0
  401002:	2b00      	cmp	r3, #0
  401004:	d131      	bne.n	40106a <main+0x82>
		
		PAUSE = !PAUSE;
  401006:	7bfb      	ldrb	r3, [r7, #15]
  401008:	2b00      	cmp	r3, #0
  40100a:	bf0c      	ite	eq
  40100c:	2301      	moveq	r3, #1
  40100e:	2300      	movne	r3, #0
  401010:	b2db      	uxtb	r3, r3
  401012:	73fb      	strb	r3, [r7, #15]
		delay_ms(10);
  401014:	4b9d      	ldr	r3, [pc, #628]	; (40128c <main+0x2a4>)
  401016:	4798      	blx	r3
  401018:	4603      	mov	r3, r0
  40101a:	4619      	mov	r1, r3
  40101c:	f04f 0200 	mov.w	r2, #0
  401020:	460b      	mov	r3, r1
  401022:	4614      	mov	r4, r2
  401024:	00a6      	lsls	r6, r4, #2
  401026:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40102a:	009d      	lsls	r5, r3, #2
  40102c:	462b      	mov	r3, r5
  40102e:	4634      	mov	r4, r6
  401030:	185b      	adds	r3, r3, r1
  401032:	eb44 0402 	adc.w	r4, r4, r2
  401036:	18db      	adds	r3, r3, r3
  401038:	eb44 0404 	adc.w	r4, r4, r4
  40103c:	4619      	mov	r1, r3
  40103e:	4622      	mov	r2, r4
  401040:	f241 732b 	movw	r3, #5931	; 0x172b
  401044:	f04f 0400 	mov.w	r4, #0
  401048:	eb11 0803 	adds.w	r8, r1, r3
  40104c:	eb42 0904 	adc.w	r9, r2, r4
  401050:	4640      	mov	r0, r8
  401052:	4649      	mov	r1, r9
  401054:	4c8e      	ldr	r4, [pc, #568]	; (401290 <main+0x2a8>)
  401056:	f241 722c 	movw	r2, #5932	; 0x172c
  40105a:	f04f 0300 	mov.w	r3, #0
  40105e:	47a0      	blx	r4
  401060:	4603      	mov	r3, r0
  401062:	460c      	mov	r4, r1
  401064:	4618      	mov	r0, r3
  401066:	4b8b      	ldr	r3, [pc, #556]	; (401294 <main+0x2ac>)
  401068:	4798      	blx	r3
}
		for (int i=0;i <(sizeof(notes)/sizeof(notes[0]));i++){
  40106a:	2300      	movs	r3, #0
  40106c:	60bb      	str	r3, [r7, #8]
  40106e:	e1ab      	b.n	4013c8 <main+0x3e0>
			float temp = (1.0/(float)notes[i])*1000.0;
  401070:	4a89      	ldr	r2, [pc, #548]	; (401298 <main+0x2b0>)
  401072:	68bb      	ldr	r3, [r7, #8]
  401074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401078:	ee07 3a90 	vmov	s15, r3
  40107c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401080:	4b86      	ldr	r3, [pc, #536]	; (40129c <main+0x2b4>)
  401082:	ee17 0a90 	vmov	r0, s15
  401086:	4798      	blx	r3
  401088:	4602      	mov	r2, r0
  40108a:	460b      	mov	r3, r1
  40108c:	4c84      	ldr	r4, [pc, #528]	; (4012a0 <main+0x2b8>)
  40108e:	f04f 0000 	mov.w	r0, #0
  401092:	4984      	ldr	r1, [pc, #528]	; (4012a4 <main+0x2bc>)
  401094:	47a0      	blx	r4
  401096:	4603      	mov	r3, r0
  401098:	460c      	mov	r4, r1
  40109a:	4618      	mov	r0, r3
  40109c:	4621      	mov	r1, r4
  40109e:	4c82      	ldr	r4, [pc, #520]	; (4012a8 <main+0x2c0>)
  4010a0:	f04f 0200 	mov.w	r2, #0
  4010a4:	4b81      	ldr	r3, [pc, #516]	; (4012ac <main+0x2c4>)
  4010a6:	47a0      	blx	r4
  4010a8:	4603      	mov	r3, r0
  4010aa:	460c      	mov	r4, r1
  4010ac:	4619      	mov	r1, r3
  4010ae:	4622      	mov	r2, r4
  4010b0:	4b7f      	ldr	r3, [pc, #508]	; (4012b0 <main+0x2c8>)
  4010b2:	4608      	mov	r0, r1
  4010b4:	4611      	mov	r1, r2
  4010b6:	4798      	blx	r3
  4010b8:	4603      	mov	r3, r0
  4010ba:	603b      	str	r3, [r7, #0]
			for (int j=0;j<tempo[i]/temp;j++){
  4010bc:	2300      	movs	r3, #0
  4010be:	607b      	str	r3, [r7, #4]
  4010c0:	e168      	b.n	401394 <main+0x3ac>
				
				if(notes[i]!=0){
  4010c2:	4a75      	ldr	r2, [pc, #468]	; (401298 <main+0x2b0>)
  4010c4:	68bb      	ldr	r3, [r7, #8]
  4010c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4010ca:	2b00      	cmp	r3, #0
  4010cc:	f000 80fe 	beq.w	4012cc <main+0x2e4>
					
					pio_set(BUZ_PIO,BUZ_PIO_IDX_MASK);
  4010d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4010d4:	486b      	ldr	r0, [pc, #428]	; (401284 <main+0x29c>)
  4010d6:	4b77      	ldr	r3, [pc, #476]	; (4012b4 <main+0x2cc>)
  4010d8:	4798      	blx	r3
					pio_set(PIOC, LED_PIO_IDX_MASK);
  4010da:	f44f 7180 	mov.w	r1, #256	; 0x100
  4010de:	4869      	ldr	r0, [pc, #420]	; (401284 <main+0x29c>)
  4010e0:	4b74      	ldr	r3, [pc, #464]	; (4012b4 <main+0x2cc>)
  4010e2:	4798      	blx	r3
					delay_us(temp*1000.0);
  4010e4:	4b6d      	ldr	r3, [pc, #436]	; (40129c <main+0x2b4>)
  4010e6:	6838      	ldr	r0, [r7, #0]
  4010e8:	4798      	blx	r3
  4010ea:	4c6f      	ldr	r4, [pc, #444]	; (4012a8 <main+0x2c0>)
  4010ec:	f04f 0200 	mov.w	r2, #0
  4010f0:	4b6e      	ldr	r3, [pc, #440]	; (4012ac <main+0x2c4>)
  4010f2:	47a0      	blx	r4
  4010f4:	4603      	mov	r3, r0
  4010f6:	460c      	mov	r4, r1
  4010f8:	4618      	mov	r0, r3
  4010fa:	4621      	mov	r1, r4
  4010fc:	4c6e      	ldr	r4, [pc, #440]	; (4012b8 <main+0x2d0>)
  4010fe:	f04f 0200 	mov.w	r2, #0
  401102:	f04f 0300 	mov.w	r3, #0
  401106:	47a0      	blx	r4
  401108:	4603      	mov	r3, r0
  40110a:	2b00      	cmp	r3, #0
  40110c:	d133      	bne.n	401176 <main+0x18e>
  40110e:	4b63      	ldr	r3, [pc, #396]	; (40129c <main+0x2b4>)
  401110:	6838      	ldr	r0, [r7, #0]
  401112:	4798      	blx	r3
  401114:	4c64      	ldr	r4, [pc, #400]	; (4012a8 <main+0x2c0>)
  401116:	f04f 0200 	mov.w	r2, #0
  40111a:	4b64      	ldr	r3, [pc, #400]	; (4012ac <main+0x2c4>)
  40111c:	47a0      	blx	r4
  40111e:	4603      	mov	r3, r0
  401120:	460c      	mov	r4, r1
  401122:	4619      	mov	r1, r3
  401124:	4622      	mov	r2, r4
  401126:	4b65      	ldr	r3, [pc, #404]	; (4012bc <main+0x2d4>)
  401128:	4608      	mov	r0, r1
  40112a:	4611      	mov	r1, r2
  40112c:	4798      	blx	r3
  40112e:	4680      	mov	r8, r0
  401130:	4689      	mov	r9, r1
  401132:	4b56      	ldr	r3, [pc, #344]	; (40128c <main+0x2a4>)
  401134:	4798      	blx	r3
  401136:	4603      	mov	r3, r0
  401138:	f04f 0400 	mov.w	r4, #0
  40113c:	fb03 f109 	mul.w	r1, r3, r9
  401140:	fb08 f204 	mul.w	r2, r8, r4
  401144:	440a      	add	r2, r1
  401146:	fba8 3403 	umull	r3, r4, r8, r3
  40114a:	4422      	add	r2, r4
  40114c:	4614      	mov	r4, r2
  40114e:	495c      	ldr	r1, [pc, #368]	; (4012c0 <main+0x2d8>)
  401150:	f04f 0200 	mov.w	r2, #0
  401154:	eb13 0801 	adds.w	r8, r3, r1
  401158:	eb44 0902 	adc.w	r9, r4, r2
  40115c:	4640      	mov	r0, r8
  40115e:	4649      	mov	r1, r9
  401160:	4c4b      	ldr	r4, [pc, #300]	; (401290 <main+0x2a8>)
  401162:	4a58      	ldr	r2, [pc, #352]	; (4012c4 <main+0x2dc>)
  401164:	f04f 0300 	mov.w	r3, #0
  401168:	47a0      	blx	r4
  40116a:	4603      	mov	r3, r0
  40116c:	460c      	mov	r4, r1
  40116e:	4618      	mov	r0, r3
  401170:	4b48      	ldr	r3, [pc, #288]	; (401294 <main+0x2ac>)
  401172:	4798      	blx	r3
  401174:	e017      	b.n	4011a6 <main+0x1be>
  401176:	4b45      	ldr	r3, [pc, #276]	; (40128c <main+0x2a4>)
  401178:	4798      	blx	r3
  40117a:	4603      	mov	r3, r0
  40117c:	f04f 0400 	mov.w	r4, #0
  401180:	494f      	ldr	r1, [pc, #316]	; (4012c0 <main+0x2d8>)
  401182:	f04f 0200 	mov.w	r2, #0
  401186:	eb13 0801 	adds.w	r8, r3, r1
  40118a:	eb44 0902 	adc.w	r9, r4, r2
  40118e:	4640      	mov	r0, r8
  401190:	4649      	mov	r1, r9
  401192:	4c3f      	ldr	r4, [pc, #252]	; (401290 <main+0x2a8>)
  401194:	4a4b      	ldr	r2, [pc, #300]	; (4012c4 <main+0x2dc>)
  401196:	f04f 0300 	mov.w	r3, #0
  40119a:	47a0      	blx	r4
  40119c:	4603      	mov	r3, r0
  40119e:	460c      	mov	r4, r1
  4011a0:	4618      	mov	r0, r3
  4011a2:	4b3c      	ldr	r3, [pc, #240]	; (401294 <main+0x2ac>)
  4011a4:	4798      	blx	r3
					pio_clear(PIOC, LED_PIO_IDX_MASK);
  4011a6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4011aa:	4836      	ldr	r0, [pc, #216]	; (401284 <main+0x29c>)
  4011ac:	4b46      	ldr	r3, [pc, #280]	; (4012c8 <main+0x2e0>)
  4011ae:	4798      	blx	r3
					pio_clear(BUZ_PIO,BUZ_PIO_IDX_MASK);
  4011b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4011b4:	4833      	ldr	r0, [pc, #204]	; (401284 <main+0x29c>)
  4011b6:	4b44      	ldr	r3, [pc, #272]	; (4012c8 <main+0x2e0>)
  4011b8:	4798      	blx	r3
					delay_us(temp*1000.0);
  4011ba:	4b38      	ldr	r3, [pc, #224]	; (40129c <main+0x2b4>)
  4011bc:	6838      	ldr	r0, [r7, #0]
  4011be:	4798      	blx	r3
  4011c0:	4c39      	ldr	r4, [pc, #228]	; (4012a8 <main+0x2c0>)
  4011c2:	f04f 0200 	mov.w	r2, #0
  4011c6:	4b39      	ldr	r3, [pc, #228]	; (4012ac <main+0x2c4>)
  4011c8:	47a0      	blx	r4
  4011ca:	4603      	mov	r3, r0
  4011cc:	460c      	mov	r4, r1
  4011ce:	4618      	mov	r0, r3
  4011d0:	4621      	mov	r1, r4
  4011d2:	4c39      	ldr	r4, [pc, #228]	; (4012b8 <main+0x2d0>)
  4011d4:	f04f 0200 	mov.w	r2, #0
  4011d8:	f04f 0300 	mov.w	r3, #0
  4011dc:	47a0      	blx	r4
  4011de:	4603      	mov	r3, r0
  4011e0:	2b00      	cmp	r3, #0
  4011e2:	d133      	bne.n	40124c <main+0x264>
  4011e4:	4b2d      	ldr	r3, [pc, #180]	; (40129c <main+0x2b4>)
  4011e6:	6838      	ldr	r0, [r7, #0]
  4011e8:	4798      	blx	r3
  4011ea:	4c2f      	ldr	r4, [pc, #188]	; (4012a8 <main+0x2c0>)
  4011ec:	f04f 0200 	mov.w	r2, #0
  4011f0:	4b2e      	ldr	r3, [pc, #184]	; (4012ac <main+0x2c4>)
  4011f2:	47a0      	blx	r4
  4011f4:	4603      	mov	r3, r0
  4011f6:	460c      	mov	r4, r1
  4011f8:	4619      	mov	r1, r3
  4011fa:	4622      	mov	r2, r4
  4011fc:	4b2f      	ldr	r3, [pc, #188]	; (4012bc <main+0x2d4>)
  4011fe:	4608      	mov	r0, r1
  401200:	4611      	mov	r1, r2
  401202:	4798      	blx	r3
  401204:	4680      	mov	r8, r0
  401206:	4689      	mov	r9, r1
  401208:	4b20      	ldr	r3, [pc, #128]	; (40128c <main+0x2a4>)
  40120a:	4798      	blx	r3
  40120c:	4603      	mov	r3, r0
  40120e:	f04f 0400 	mov.w	r4, #0
  401212:	fb03 f109 	mul.w	r1, r3, r9
  401216:	fb08 f204 	mul.w	r2, r8, r4
  40121a:	440a      	add	r2, r1
  40121c:	fba8 3403 	umull	r3, r4, r8, r3
  401220:	4422      	add	r2, r4
  401222:	4614      	mov	r4, r2
  401224:	4926      	ldr	r1, [pc, #152]	; (4012c0 <main+0x2d8>)
  401226:	f04f 0200 	mov.w	r2, #0
  40122a:	eb13 0801 	adds.w	r8, r3, r1
  40122e:	eb44 0902 	adc.w	r9, r4, r2
  401232:	4640      	mov	r0, r8
  401234:	4649      	mov	r1, r9
  401236:	4c16      	ldr	r4, [pc, #88]	; (401290 <main+0x2a8>)
  401238:	4a22      	ldr	r2, [pc, #136]	; (4012c4 <main+0x2dc>)
  40123a:	f04f 0300 	mov.w	r3, #0
  40123e:	47a0      	blx	r4
  401240:	4603      	mov	r3, r0
  401242:	460c      	mov	r4, r1
  401244:	4618      	mov	r0, r3
  401246:	4b13      	ldr	r3, [pc, #76]	; (401294 <main+0x2ac>)
  401248:	4798      	blx	r3
  40124a:	e0a0      	b.n	40138e <main+0x3a6>
  40124c:	4b0f      	ldr	r3, [pc, #60]	; (40128c <main+0x2a4>)
  40124e:	4798      	blx	r3
  401250:	4603      	mov	r3, r0
  401252:	f04f 0400 	mov.w	r4, #0
  401256:	491a      	ldr	r1, [pc, #104]	; (4012c0 <main+0x2d8>)
  401258:	f04f 0200 	mov.w	r2, #0
  40125c:	eb13 0801 	adds.w	r8, r3, r1
  401260:	eb44 0902 	adc.w	r9, r4, r2
  401264:	4640      	mov	r0, r8
  401266:	4649      	mov	r1, r9
  401268:	4c09      	ldr	r4, [pc, #36]	; (401290 <main+0x2a8>)
  40126a:	4a16      	ldr	r2, [pc, #88]	; (4012c4 <main+0x2dc>)
  40126c:	f04f 0300 	mov.w	r3, #0
  401270:	47a0      	blx	r4
  401272:	4603      	mov	r3, r0
  401274:	460c      	mov	r4, r1
  401276:	4618      	mov	r0, r3
  401278:	4b06      	ldr	r3, [pc, #24]	; (401294 <main+0x2ac>)
  40127a:	4798      	blx	r3
  40127c:	e087      	b.n	40138e <main+0x3a6>
  40127e:	bf00      	nop
  401280:	00400f61 	.word	0x00400f61
  401284:	400e1200 	.word	0x400e1200
  401288:	0040058d 	.word	0x0040058d
  40128c:	00400f4d 	.word	0x00400f4d
  401290:	00401d45 	.word	0x00401d45
  401294:	20400001 	.word	0x20400001
  401298:	20400010 	.word	0x20400010
  40129c:	004016c9 	.word	0x004016c9
  4012a0:	004019c5 	.word	0x004019c5
  4012a4:	3ff00000 	.word	0x3ff00000
  4012a8:	00401771 	.word	0x00401771
  4012ac:	408f4000 	.word	0x408f4000
  4012b0:	00401ca5 	.word	0x00401ca5
  4012b4:	00400555 	.word	0x00400555
  4012b8:	00401c41 	.word	0x00401c41
  4012bc:	00401d75 	.word	0x00401d75
  4012c0:	005a83df 	.word	0x005a83df
  4012c4:	005a83e0 	.word	0x005a83e0
  4012c8:	00400571 	.word	0x00400571
			}else{
				delay_us(temp*1000.0);
  4012cc:	4b41      	ldr	r3, [pc, #260]	; (4013d4 <main+0x3ec>)
  4012ce:	6838      	ldr	r0, [r7, #0]
  4012d0:	4798      	blx	r3
  4012d2:	4c41      	ldr	r4, [pc, #260]	; (4013d8 <main+0x3f0>)
  4012d4:	f04f 0200 	mov.w	r2, #0
  4012d8:	4b40      	ldr	r3, [pc, #256]	; (4013dc <main+0x3f4>)
  4012da:	47a0      	blx	r4
  4012dc:	4603      	mov	r3, r0
  4012de:	460c      	mov	r4, r1
  4012e0:	4618      	mov	r0, r3
  4012e2:	4621      	mov	r1, r4
  4012e4:	4c3e      	ldr	r4, [pc, #248]	; (4013e0 <main+0x3f8>)
  4012e6:	f04f 0200 	mov.w	r2, #0
  4012ea:	f04f 0300 	mov.w	r3, #0
  4012ee:	47a0      	blx	r4
  4012f0:	4603      	mov	r3, r0
  4012f2:	2b00      	cmp	r3, #0
  4012f4:	d133      	bne.n	40135e <main+0x376>
  4012f6:	4b37      	ldr	r3, [pc, #220]	; (4013d4 <main+0x3ec>)
  4012f8:	6838      	ldr	r0, [r7, #0]
  4012fa:	4798      	blx	r3
  4012fc:	4c36      	ldr	r4, [pc, #216]	; (4013d8 <main+0x3f0>)
  4012fe:	f04f 0200 	mov.w	r2, #0
  401302:	4b36      	ldr	r3, [pc, #216]	; (4013dc <main+0x3f4>)
  401304:	47a0      	blx	r4
  401306:	4603      	mov	r3, r0
  401308:	460c      	mov	r4, r1
  40130a:	4619      	mov	r1, r3
  40130c:	4622      	mov	r2, r4
  40130e:	4b35      	ldr	r3, [pc, #212]	; (4013e4 <main+0x3fc>)
  401310:	4608      	mov	r0, r1
  401312:	4611      	mov	r1, r2
  401314:	4798      	blx	r3
  401316:	4680      	mov	r8, r0
  401318:	4689      	mov	r9, r1
  40131a:	4b33      	ldr	r3, [pc, #204]	; (4013e8 <main+0x400>)
  40131c:	4798      	blx	r3
  40131e:	4603      	mov	r3, r0
  401320:	f04f 0400 	mov.w	r4, #0
  401324:	fb03 f109 	mul.w	r1, r3, r9
  401328:	fb08 f204 	mul.w	r2, r8, r4
  40132c:	440a      	add	r2, r1
  40132e:	fba8 3403 	umull	r3, r4, r8, r3
  401332:	4422      	add	r2, r4
  401334:	4614      	mov	r4, r2
  401336:	492d      	ldr	r1, [pc, #180]	; (4013ec <main+0x404>)
  401338:	f04f 0200 	mov.w	r2, #0
  40133c:	eb13 0801 	adds.w	r8, r3, r1
  401340:	eb44 0902 	adc.w	r9, r4, r2
  401344:	4640      	mov	r0, r8
  401346:	4649      	mov	r1, r9
  401348:	4c29      	ldr	r4, [pc, #164]	; (4013f0 <main+0x408>)
  40134a:	4a2a      	ldr	r2, [pc, #168]	; (4013f4 <main+0x40c>)
  40134c:	f04f 0300 	mov.w	r3, #0
  401350:	47a0      	blx	r4
  401352:	4603      	mov	r3, r0
  401354:	460c      	mov	r4, r1
  401356:	4618      	mov	r0, r3
  401358:	4b27      	ldr	r3, [pc, #156]	; (4013f8 <main+0x410>)
  40135a:	4798      	blx	r3
  40135c:	e017      	b.n	40138e <main+0x3a6>
  40135e:	4b22      	ldr	r3, [pc, #136]	; (4013e8 <main+0x400>)
  401360:	4798      	blx	r3
  401362:	4603      	mov	r3, r0
  401364:	f04f 0400 	mov.w	r4, #0
  401368:	4920      	ldr	r1, [pc, #128]	; (4013ec <main+0x404>)
  40136a:	f04f 0200 	mov.w	r2, #0
  40136e:	eb13 0801 	adds.w	r8, r3, r1
  401372:	eb44 0902 	adc.w	r9, r4, r2
  401376:	4640      	mov	r0, r8
  401378:	4649      	mov	r1, r9
  40137a:	4c1d      	ldr	r4, [pc, #116]	; (4013f0 <main+0x408>)
  40137c:	4a1d      	ldr	r2, [pc, #116]	; (4013f4 <main+0x40c>)
  40137e:	f04f 0300 	mov.w	r3, #0
  401382:	47a0      	blx	r4
  401384:	4603      	mov	r3, r0
  401386:	460c      	mov	r4, r1
  401388:	4618      	mov	r0, r3
  40138a:	4b1b      	ldr	r3, [pc, #108]	; (4013f8 <main+0x410>)
  40138c:	4798      	blx	r3
			for (int j=0;j<tempo[i]/temp;j++){
  40138e:	687b      	ldr	r3, [r7, #4]
  401390:	3301      	adds	r3, #1
  401392:	607b      	str	r3, [r7, #4]
  401394:	687b      	ldr	r3, [r7, #4]
  401396:	ee07 3a90 	vmov	s15, r3
  40139a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  40139e:	4a17      	ldr	r2, [pc, #92]	; (4013fc <main+0x414>)
  4013a0:	68bb      	ldr	r3, [r7, #8]
  4013a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4013a6:	ee07 3a90 	vmov	s15, r3
  4013aa:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
  4013ae:	edd7 6a00 	vldr	s13, [r7]
  4013b2:	eec6 7a26 	vdiv.f32	s15, s12, s13
  4013b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
  4013ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4013be:	f53f ae80 	bmi.w	4010c2 <main+0xda>
		for (int i=0;i <(sizeof(notes)/sizeof(notes[0]));i++){
  4013c2:	68bb      	ldr	r3, [r7, #8]
  4013c4:	3301      	adds	r3, #1
  4013c6:	60bb      	str	r3, [r7, #8]
  4013c8:	68bb      	ldr	r3, [r7, #8]
  4013ca:	2bca      	cmp	r3, #202	; 0xca
  4013cc:	f67f ae50 	bls.w	401070 <main+0x88>
	if(!pio_get(BUZ_PIO,PIO_DEFAULT,BUZ_PIO_IDX_MASK)){
  4013d0:	e610      	b.n	400ff4 <main+0xc>
  4013d2:	bf00      	nop
  4013d4:	004016c9 	.word	0x004016c9
  4013d8:	00401771 	.word	0x00401771
  4013dc:	408f4000 	.word	0x408f4000
  4013e0:	00401c41 	.word	0x00401c41
  4013e4:	00401d75 	.word	0x00401d75
  4013e8:	00400f4d 	.word	0x00400f4d
  4013ec:	005a83df 	.word	0x005a83df
  4013f0:	00401d45 	.word	0x00401d45
  4013f4:	005a83e0 	.word	0x005a83e0
  4013f8:	20400001 	.word	0x20400001
  4013fc:	2040033c 	.word	0x2040033c

00401400 <__aeabi_drsub>:
  401400:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401404:	e002      	b.n	40140c <__adddf3>
  401406:	bf00      	nop

00401408 <__aeabi_dsub>:
  401408:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040140c <__adddf3>:
  40140c:	b530      	push	{r4, r5, lr}
  40140e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401412:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401416:	ea94 0f05 	teq	r4, r5
  40141a:	bf08      	it	eq
  40141c:	ea90 0f02 	teqeq	r0, r2
  401420:	bf1f      	itttt	ne
  401422:	ea54 0c00 	orrsne.w	ip, r4, r0
  401426:	ea55 0c02 	orrsne.w	ip, r5, r2
  40142a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40142e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401432:	f000 80e2 	beq.w	4015fa <__adddf3+0x1ee>
  401436:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40143a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40143e:	bfb8      	it	lt
  401440:	426d      	neglt	r5, r5
  401442:	dd0c      	ble.n	40145e <__adddf3+0x52>
  401444:	442c      	add	r4, r5
  401446:	ea80 0202 	eor.w	r2, r0, r2
  40144a:	ea81 0303 	eor.w	r3, r1, r3
  40144e:	ea82 0000 	eor.w	r0, r2, r0
  401452:	ea83 0101 	eor.w	r1, r3, r1
  401456:	ea80 0202 	eor.w	r2, r0, r2
  40145a:	ea81 0303 	eor.w	r3, r1, r3
  40145e:	2d36      	cmp	r5, #54	; 0x36
  401460:	bf88      	it	hi
  401462:	bd30      	pophi	{r4, r5, pc}
  401464:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401468:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40146c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401470:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401474:	d002      	beq.n	40147c <__adddf3+0x70>
  401476:	4240      	negs	r0, r0
  401478:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40147c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401480:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401484:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401488:	d002      	beq.n	401490 <__adddf3+0x84>
  40148a:	4252      	negs	r2, r2
  40148c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401490:	ea94 0f05 	teq	r4, r5
  401494:	f000 80a7 	beq.w	4015e6 <__adddf3+0x1da>
  401498:	f1a4 0401 	sub.w	r4, r4, #1
  40149c:	f1d5 0e20 	rsbs	lr, r5, #32
  4014a0:	db0d      	blt.n	4014be <__adddf3+0xb2>
  4014a2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4014a6:	fa22 f205 	lsr.w	r2, r2, r5
  4014aa:	1880      	adds	r0, r0, r2
  4014ac:	f141 0100 	adc.w	r1, r1, #0
  4014b0:	fa03 f20e 	lsl.w	r2, r3, lr
  4014b4:	1880      	adds	r0, r0, r2
  4014b6:	fa43 f305 	asr.w	r3, r3, r5
  4014ba:	4159      	adcs	r1, r3
  4014bc:	e00e      	b.n	4014dc <__adddf3+0xd0>
  4014be:	f1a5 0520 	sub.w	r5, r5, #32
  4014c2:	f10e 0e20 	add.w	lr, lr, #32
  4014c6:	2a01      	cmp	r2, #1
  4014c8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4014cc:	bf28      	it	cs
  4014ce:	f04c 0c02 	orrcs.w	ip, ip, #2
  4014d2:	fa43 f305 	asr.w	r3, r3, r5
  4014d6:	18c0      	adds	r0, r0, r3
  4014d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4014dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4014e0:	d507      	bpl.n	4014f2 <__adddf3+0xe6>
  4014e2:	f04f 0e00 	mov.w	lr, #0
  4014e6:	f1dc 0c00 	rsbs	ip, ip, #0
  4014ea:	eb7e 0000 	sbcs.w	r0, lr, r0
  4014ee:	eb6e 0101 	sbc.w	r1, lr, r1
  4014f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4014f6:	d31b      	bcc.n	401530 <__adddf3+0x124>
  4014f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4014fc:	d30c      	bcc.n	401518 <__adddf3+0x10c>
  4014fe:	0849      	lsrs	r1, r1, #1
  401500:	ea5f 0030 	movs.w	r0, r0, rrx
  401504:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401508:	f104 0401 	add.w	r4, r4, #1
  40150c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401510:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401514:	f080 809a 	bcs.w	40164c <__adddf3+0x240>
  401518:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40151c:	bf08      	it	eq
  40151e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401522:	f150 0000 	adcs.w	r0, r0, #0
  401526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40152a:	ea41 0105 	orr.w	r1, r1, r5
  40152e:	bd30      	pop	{r4, r5, pc}
  401530:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401534:	4140      	adcs	r0, r0
  401536:	eb41 0101 	adc.w	r1, r1, r1
  40153a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40153e:	f1a4 0401 	sub.w	r4, r4, #1
  401542:	d1e9      	bne.n	401518 <__adddf3+0x10c>
  401544:	f091 0f00 	teq	r1, #0
  401548:	bf04      	itt	eq
  40154a:	4601      	moveq	r1, r0
  40154c:	2000      	moveq	r0, #0
  40154e:	fab1 f381 	clz	r3, r1
  401552:	bf08      	it	eq
  401554:	3320      	addeq	r3, #32
  401556:	f1a3 030b 	sub.w	r3, r3, #11
  40155a:	f1b3 0220 	subs.w	r2, r3, #32
  40155e:	da0c      	bge.n	40157a <__adddf3+0x16e>
  401560:	320c      	adds	r2, #12
  401562:	dd08      	ble.n	401576 <__adddf3+0x16a>
  401564:	f102 0c14 	add.w	ip, r2, #20
  401568:	f1c2 020c 	rsb	r2, r2, #12
  40156c:	fa01 f00c 	lsl.w	r0, r1, ip
  401570:	fa21 f102 	lsr.w	r1, r1, r2
  401574:	e00c      	b.n	401590 <__adddf3+0x184>
  401576:	f102 0214 	add.w	r2, r2, #20
  40157a:	bfd8      	it	le
  40157c:	f1c2 0c20 	rsble	ip, r2, #32
  401580:	fa01 f102 	lsl.w	r1, r1, r2
  401584:	fa20 fc0c 	lsr.w	ip, r0, ip
  401588:	bfdc      	itt	le
  40158a:	ea41 010c 	orrle.w	r1, r1, ip
  40158e:	4090      	lslle	r0, r2
  401590:	1ae4      	subs	r4, r4, r3
  401592:	bfa2      	ittt	ge
  401594:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401598:	4329      	orrge	r1, r5
  40159a:	bd30      	popge	{r4, r5, pc}
  40159c:	ea6f 0404 	mvn.w	r4, r4
  4015a0:	3c1f      	subs	r4, #31
  4015a2:	da1c      	bge.n	4015de <__adddf3+0x1d2>
  4015a4:	340c      	adds	r4, #12
  4015a6:	dc0e      	bgt.n	4015c6 <__adddf3+0x1ba>
  4015a8:	f104 0414 	add.w	r4, r4, #20
  4015ac:	f1c4 0220 	rsb	r2, r4, #32
  4015b0:	fa20 f004 	lsr.w	r0, r0, r4
  4015b4:	fa01 f302 	lsl.w	r3, r1, r2
  4015b8:	ea40 0003 	orr.w	r0, r0, r3
  4015bc:	fa21 f304 	lsr.w	r3, r1, r4
  4015c0:	ea45 0103 	orr.w	r1, r5, r3
  4015c4:	bd30      	pop	{r4, r5, pc}
  4015c6:	f1c4 040c 	rsb	r4, r4, #12
  4015ca:	f1c4 0220 	rsb	r2, r4, #32
  4015ce:	fa20 f002 	lsr.w	r0, r0, r2
  4015d2:	fa01 f304 	lsl.w	r3, r1, r4
  4015d6:	ea40 0003 	orr.w	r0, r0, r3
  4015da:	4629      	mov	r1, r5
  4015dc:	bd30      	pop	{r4, r5, pc}
  4015de:	fa21 f004 	lsr.w	r0, r1, r4
  4015e2:	4629      	mov	r1, r5
  4015e4:	bd30      	pop	{r4, r5, pc}
  4015e6:	f094 0f00 	teq	r4, #0
  4015ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4015ee:	bf06      	itte	eq
  4015f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4015f4:	3401      	addeq	r4, #1
  4015f6:	3d01      	subne	r5, #1
  4015f8:	e74e      	b.n	401498 <__adddf3+0x8c>
  4015fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4015fe:	bf18      	it	ne
  401600:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401604:	d029      	beq.n	40165a <__adddf3+0x24e>
  401606:	ea94 0f05 	teq	r4, r5
  40160a:	bf08      	it	eq
  40160c:	ea90 0f02 	teqeq	r0, r2
  401610:	d005      	beq.n	40161e <__adddf3+0x212>
  401612:	ea54 0c00 	orrs.w	ip, r4, r0
  401616:	bf04      	itt	eq
  401618:	4619      	moveq	r1, r3
  40161a:	4610      	moveq	r0, r2
  40161c:	bd30      	pop	{r4, r5, pc}
  40161e:	ea91 0f03 	teq	r1, r3
  401622:	bf1e      	ittt	ne
  401624:	2100      	movne	r1, #0
  401626:	2000      	movne	r0, #0
  401628:	bd30      	popne	{r4, r5, pc}
  40162a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40162e:	d105      	bne.n	40163c <__adddf3+0x230>
  401630:	0040      	lsls	r0, r0, #1
  401632:	4149      	adcs	r1, r1
  401634:	bf28      	it	cs
  401636:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40163a:	bd30      	pop	{r4, r5, pc}
  40163c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401640:	bf3c      	itt	cc
  401642:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401646:	bd30      	popcc	{r4, r5, pc}
  401648:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40164c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401650:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401654:	f04f 0000 	mov.w	r0, #0
  401658:	bd30      	pop	{r4, r5, pc}
  40165a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40165e:	bf1a      	itte	ne
  401660:	4619      	movne	r1, r3
  401662:	4610      	movne	r0, r2
  401664:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401668:	bf1c      	itt	ne
  40166a:	460b      	movne	r3, r1
  40166c:	4602      	movne	r2, r0
  40166e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401672:	bf06      	itte	eq
  401674:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401678:	ea91 0f03 	teqeq	r1, r3
  40167c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401680:	bd30      	pop	{r4, r5, pc}
  401682:	bf00      	nop

00401684 <__aeabi_ui2d>:
  401684:	f090 0f00 	teq	r0, #0
  401688:	bf04      	itt	eq
  40168a:	2100      	moveq	r1, #0
  40168c:	4770      	bxeq	lr
  40168e:	b530      	push	{r4, r5, lr}
  401690:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401694:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401698:	f04f 0500 	mov.w	r5, #0
  40169c:	f04f 0100 	mov.w	r1, #0
  4016a0:	e750      	b.n	401544 <__adddf3+0x138>
  4016a2:	bf00      	nop

004016a4 <__aeabi_i2d>:
  4016a4:	f090 0f00 	teq	r0, #0
  4016a8:	bf04      	itt	eq
  4016aa:	2100      	moveq	r1, #0
  4016ac:	4770      	bxeq	lr
  4016ae:	b530      	push	{r4, r5, lr}
  4016b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4016b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4016b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4016bc:	bf48      	it	mi
  4016be:	4240      	negmi	r0, r0
  4016c0:	f04f 0100 	mov.w	r1, #0
  4016c4:	e73e      	b.n	401544 <__adddf3+0x138>
  4016c6:	bf00      	nop

004016c8 <__aeabi_f2d>:
  4016c8:	0042      	lsls	r2, r0, #1
  4016ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4016ce:	ea4f 0131 	mov.w	r1, r1, rrx
  4016d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4016d6:	bf1f      	itttt	ne
  4016d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4016dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4016e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4016e4:	4770      	bxne	lr
  4016e6:	f092 0f00 	teq	r2, #0
  4016ea:	bf14      	ite	ne
  4016ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4016f0:	4770      	bxeq	lr
  4016f2:	b530      	push	{r4, r5, lr}
  4016f4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4016f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4016fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401700:	e720      	b.n	401544 <__adddf3+0x138>
  401702:	bf00      	nop

00401704 <__aeabi_ul2d>:
  401704:	ea50 0201 	orrs.w	r2, r0, r1
  401708:	bf08      	it	eq
  40170a:	4770      	bxeq	lr
  40170c:	b530      	push	{r4, r5, lr}
  40170e:	f04f 0500 	mov.w	r5, #0
  401712:	e00a      	b.n	40172a <__aeabi_l2d+0x16>

00401714 <__aeabi_l2d>:
  401714:	ea50 0201 	orrs.w	r2, r0, r1
  401718:	bf08      	it	eq
  40171a:	4770      	bxeq	lr
  40171c:	b530      	push	{r4, r5, lr}
  40171e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401722:	d502      	bpl.n	40172a <__aeabi_l2d+0x16>
  401724:	4240      	negs	r0, r0
  401726:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40172a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40172e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401732:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401736:	f43f aedc 	beq.w	4014f2 <__adddf3+0xe6>
  40173a:	f04f 0203 	mov.w	r2, #3
  40173e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401742:	bf18      	it	ne
  401744:	3203      	addne	r2, #3
  401746:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40174a:	bf18      	it	ne
  40174c:	3203      	addne	r2, #3
  40174e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401752:	f1c2 0320 	rsb	r3, r2, #32
  401756:	fa00 fc03 	lsl.w	ip, r0, r3
  40175a:	fa20 f002 	lsr.w	r0, r0, r2
  40175e:	fa01 fe03 	lsl.w	lr, r1, r3
  401762:	ea40 000e 	orr.w	r0, r0, lr
  401766:	fa21 f102 	lsr.w	r1, r1, r2
  40176a:	4414      	add	r4, r2
  40176c:	e6c1      	b.n	4014f2 <__adddf3+0xe6>
  40176e:	bf00      	nop

00401770 <__aeabi_dmul>:
  401770:	b570      	push	{r4, r5, r6, lr}
  401772:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401776:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40177a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40177e:	bf1d      	ittte	ne
  401780:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401784:	ea94 0f0c 	teqne	r4, ip
  401788:	ea95 0f0c 	teqne	r5, ip
  40178c:	f000 f8de 	bleq	40194c <__aeabi_dmul+0x1dc>
  401790:	442c      	add	r4, r5
  401792:	ea81 0603 	eor.w	r6, r1, r3
  401796:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40179a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40179e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4017a2:	bf18      	it	ne
  4017a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4017a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4017ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4017b0:	d038      	beq.n	401824 <__aeabi_dmul+0xb4>
  4017b2:	fba0 ce02 	umull	ip, lr, r0, r2
  4017b6:	f04f 0500 	mov.w	r5, #0
  4017ba:	fbe1 e502 	umlal	lr, r5, r1, r2
  4017be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4017c2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4017c6:	f04f 0600 	mov.w	r6, #0
  4017ca:	fbe1 5603 	umlal	r5, r6, r1, r3
  4017ce:	f09c 0f00 	teq	ip, #0
  4017d2:	bf18      	it	ne
  4017d4:	f04e 0e01 	orrne.w	lr, lr, #1
  4017d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4017dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4017e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4017e4:	d204      	bcs.n	4017f0 <__aeabi_dmul+0x80>
  4017e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4017ea:	416d      	adcs	r5, r5
  4017ec:	eb46 0606 	adc.w	r6, r6, r6
  4017f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4017f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4017f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4017fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401800:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401804:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401808:	bf88      	it	hi
  40180a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40180e:	d81e      	bhi.n	40184e <__aeabi_dmul+0xde>
  401810:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401814:	bf08      	it	eq
  401816:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40181a:	f150 0000 	adcs.w	r0, r0, #0
  40181e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401822:	bd70      	pop	{r4, r5, r6, pc}
  401824:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401828:	ea46 0101 	orr.w	r1, r6, r1
  40182c:	ea40 0002 	orr.w	r0, r0, r2
  401830:	ea81 0103 	eor.w	r1, r1, r3
  401834:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401838:	bfc2      	ittt	gt
  40183a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40183e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401842:	bd70      	popgt	{r4, r5, r6, pc}
  401844:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401848:	f04f 0e00 	mov.w	lr, #0
  40184c:	3c01      	subs	r4, #1
  40184e:	f300 80ab 	bgt.w	4019a8 <__aeabi_dmul+0x238>
  401852:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401856:	bfde      	ittt	le
  401858:	2000      	movle	r0, #0
  40185a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40185e:	bd70      	pople	{r4, r5, r6, pc}
  401860:	f1c4 0400 	rsb	r4, r4, #0
  401864:	3c20      	subs	r4, #32
  401866:	da35      	bge.n	4018d4 <__aeabi_dmul+0x164>
  401868:	340c      	adds	r4, #12
  40186a:	dc1b      	bgt.n	4018a4 <__aeabi_dmul+0x134>
  40186c:	f104 0414 	add.w	r4, r4, #20
  401870:	f1c4 0520 	rsb	r5, r4, #32
  401874:	fa00 f305 	lsl.w	r3, r0, r5
  401878:	fa20 f004 	lsr.w	r0, r0, r4
  40187c:	fa01 f205 	lsl.w	r2, r1, r5
  401880:	ea40 0002 	orr.w	r0, r0, r2
  401884:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401888:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40188c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401890:	fa21 f604 	lsr.w	r6, r1, r4
  401894:	eb42 0106 	adc.w	r1, r2, r6
  401898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40189c:	bf08      	it	eq
  40189e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4018a2:	bd70      	pop	{r4, r5, r6, pc}
  4018a4:	f1c4 040c 	rsb	r4, r4, #12
  4018a8:	f1c4 0520 	rsb	r5, r4, #32
  4018ac:	fa00 f304 	lsl.w	r3, r0, r4
  4018b0:	fa20 f005 	lsr.w	r0, r0, r5
  4018b4:	fa01 f204 	lsl.w	r2, r1, r4
  4018b8:	ea40 0002 	orr.w	r0, r0, r2
  4018bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4018c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4018c4:	f141 0100 	adc.w	r1, r1, #0
  4018c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4018cc:	bf08      	it	eq
  4018ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4018d2:	bd70      	pop	{r4, r5, r6, pc}
  4018d4:	f1c4 0520 	rsb	r5, r4, #32
  4018d8:	fa00 f205 	lsl.w	r2, r0, r5
  4018dc:	ea4e 0e02 	orr.w	lr, lr, r2
  4018e0:	fa20 f304 	lsr.w	r3, r0, r4
  4018e4:	fa01 f205 	lsl.w	r2, r1, r5
  4018e8:	ea43 0302 	orr.w	r3, r3, r2
  4018ec:	fa21 f004 	lsr.w	r0, r1, r4
  4018f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4018f4:	fa21 f204 	lsr.w	r2, r1, r4
  4018f8:	ea20 0002 	bic.w	r0, r0, r2
  4018fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401900:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401904:	bf08      	it	eq
  401906:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40190a:	bd70      	pop	{r4, r5, r6, pc}
  40190c:	f094 0f00 	teq	r4, #0
  401910:	d10f      	bne.n	401932 <__aeabi_dmul+0x1c2>
  401912:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401916:	0040      	lsls	r0, r0, #1
  401918:	eb41 0101 	adc.w	r1, r1, r1
  40191c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401920:	bf08      	it	eq
  401922:	3c01      	subeq	r4, #1
  401924:	d0f7      	beq.n	401916 <__aeabi_dmul+0x1a6>
  401926:	ea41 0106 	orr.w	r1, r1, r6
  40192a:	f095 0f00 	teq	r5, #0
  40192e:	bf18      	it	ne
  401930:	4770      	bxne	lr
  401932:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401936:	0052      	lsls	r2, r2, #1
  401938:	eb43 0303 	adc.w	r3, r3, r3
  40193c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401940:	bf08      	it	eq
  401942:	3d01      	subeq	r5, #1
  401944:	d0f7      	beq.n	401936 <__aeabi_dmul+0x1c6>
  401946:	ea43 0306 	orr.w	r3, r3, r6
  40194a:	4770      	bx	lr
  40194c:	ea94 0f0c 	teq	r4, ip
  401950:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401954:	bf18      	it	ne
  401956:	ea95 0f0c 	teqne	r5, ip
  40195a:	d00c      	beq.n	401976 <__aeabi_dmul+0x206>
  40195c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401960:	bf18      	it	ne
  401962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401966:	d1d1      	bne.n	40190c <__aeabi_dmul+0x19c>
  401968:	ea81 0103 	eor.w	r1, r1, r3
  40196c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401970:	f04f 0000 	mov.w	r0, #0
  401974:	bd70      	pop	{r4, r5, r6, pc}
  401976:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40197a:	bf06      	itte	eq
  40197c:	4610      	moveq	r0, r2
  40197e:	4619      	moveq	r1, r3
  401980:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401984:	d019      	beq.n	4019ba <__aeabi_dmul+0x24a>
  401986:	ea94 0f0c 	teq	r4, ip
  40198a:	d102      	bne.n	401992 <__aeabi_dmul+0x222>
  40198c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401990:	d113      	bne.n	4019ba <__aeabi_dmul+0x24a>
  401992:	ea95 0f0c 	teq	r5, ip
  401996:	d105      	bne.n	4019a4 <__aeabi_dmul+0x234>
  401998:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40199c:	bf1c      	itt	ne
  40199e:	4610      	movne	r0, r2
  4019a0:	4619      	movne	r1, r3
  4019a2:	d10a      	bne.n	4019ba <__aeabi_dmul+0x24a>
  4019a4:	ea81 0103 	eor.w	r1, r1, r3
  4019a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4019b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4019b4:	f04f 0000 	mov.w	r0, #0
  4019b8:	bd70      	pop	{r4, r5, r6, pc}
  4019ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4019be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4019c2:	bd70      	pop	{r4, r5, r6, pc}

004019c4 <__aeabi_ddiv>:
  4019c4:	b570      	push	{r4, r5, r6, lr}
  4019c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4019ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4019ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4019d2:	bf1d      	ittte	ne
  4019d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4019d8:	ea94 0f0c 	teqne	r4, ip
  4019dc:	ea95 0f0c 	teqne	r5, ip
  4019e0:	f000 f8a7 	bleq	401b32 <__aeabi_ddiv+0x16e>
  4019e4:	eba4 0405 	sub.w	r4, r4, r5
  4019e8:	ea81 0e03 	eor.w	lr, r1, r3
  4019ec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4019f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4019f4:	f000 8088 	beq.w	401b08 <__aeabi_ddiv+0x144>
  4019f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4019fc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401a00:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401a04:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401a08:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401a0c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401a10:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401a14:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401a18:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401a1c:	429d      	cmp	r5, r3
  401a1e:	bf08      	it	eq
  401a20:	4296      	cmpeq	r6, r2
  401a22:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401a26:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401a2a:	d202      	bcs.n	401a32 <__aeabi_ddiv+0x6e>
  401a2c:	085b      	lsrs	r3, r3, #1
  401a2e:	ea4f 0232 	mov.w	r2, r2, rrx
  401a32:	1ab6      	subs	r6, r6, r2
  401a34:	eb65 0503 	sbc.w	r5, r5, r3
  401a38:	085b      	lsrs	r3, r3, #1
  401a3a:	ea4f 0232 	mov.w	r2, r2, rrx
  401a3e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401a42:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401a46:	ebb6 0e02 	subs.w	lr, r6, r2
  401a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401a4e:	bf22      	ittt	cs
  401a50:	1ab6      	subcs	r6, r6, r2
  401a52:	4675      	movcs	r5, lr
  401a54:	ea40 000c 	orrcs.w	r0, r0, ip
  401a58:	085b      	lsrs	r3, r3, #1
  401a5a:	ea4f 0232 	mov.w	r2, r2, rrx
  401a5e:	ebb6 0e02 	subs.w	lr, r6, r2
  401a62:	eb75 0e03 	sbcs.w	lr, r5, r3
  401a66:	bf22      	ittt	cs
  401a68:	1ab6      	subcs	r6, r6, r2
  401a6a:	4675      	movcs	r5, lr
  401a6c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401a70:	085b      	lsrs	r3, r3, #1
  401a72:	ea4f 0232 	mov.w	r2, r2, rrx
  401a76:	ebb6 0e02 	subs.w	lr, r6, r2
  401a7a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401a7e:	bf22      	ittt	cs
  401a80:	1ab6      	subcs	r6, r6, r2
  401a82:	4675      	movcs	r5, lr
  401a84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401a88:	085b      	lsrs	r3, r3, #1
  401a8a:	ea4f 0232 	mov.w	r2, r2, rrx
  401a8e:	ebb6 0e02 	subs.w	lr, r6, r2
  401a92:	eb75 0e03 	sbcs.w	lr, r5, r3
  401a96:	bf22      	ittt	cs
  401a98:	1ab6      	subcs	r6, r6, r2
  401a9a:	4675      	movcs	r5, lr
  401a9c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401aa0:	ea55 0e06 	orrs.w	lr, r5, r6
  401aa4:	d018      	beq.n	401ad8 <__aeabi_ddiv+0x114>
  401aa6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401aaa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401aae:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401ab2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401ab6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401aba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401abe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401ac2:	d1c0      	bne.n	401a46 <__aeabi_ddiv+0x82>
  401ac4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401ac8:	d10b      	bne.n	401ae2 <__aeabi_ddiv+0x11e>
  401aca:	ea41 0100 	orr.w	r1, r1, r0
  401ace:	f04f 0000 	mov.w	r0, #0
  401ad2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401ad6:	e7b6      	b.n	401a46 <__aeabi_ddiv+0x82>
  401ad8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401adc:	bf04      	itt	eq
  401ade:	4301      	orreq	r1, r0
  401ae0:	2000      	moveq	r0, #0
  401ae2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401ae6:	bf88      	it	hi
  401ae8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401aec:	f63f aeaf 	bhi.w	40184e <__aeabi_dmul+0xde>
  401af0:	ebb5 0c03 	subs.w	ip, r5, r3
  401af4:	bf04      	itt	eq
  401af6:	ebb6 0c02 	subseq.w	ip, r6, r2
  401afa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401afe:	f150 0000 	adcs.w	r0, r0, #0
  401b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401b06:	bd70      	pop	{r4, r5, r6, pc}
  401b08:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401b0c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401b10:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401b14:	bfc2      	ittt	gt
  401b16:	ebd4 050c 	rsbsgt	r5, r4, ip
  401b1a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401b1e:	bd70      	popgt	{r4, r5, r6, pc}
  401b20:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401b24:	f04f 0e00 	mov.w	lr, #0
  401b28:	3c01      	subs	r4, #1
  401b2a:	e690      	b.n	40184e <__aeabi_dmul+0xde>
  401b2c:	ea45 0e06 	orr.w	lr, r5, r6
  401b30:	e68d      	b.n	40184e <__aeabi_dmul+0xde>
  401b32:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401b36:	ea94 0f0c 	teq	r4, ip
  401b3a:	bf08      	it	eq
  401b3c:	ea95 0f0c 	teqeq	r5, ip
  401b40:	f43f af3b 	beq.w	4019ba <__aeabi_dmul+0x24a>
  401b44:	ea94 0f0c 	teq	r4, ip
  401b48:	d10a      	bne.n	401b60 <__aeabi_ddiv+0x19c>
  401b4a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401b4e:	f47f af34 	bne.w	4019ba <__aeabi_dmul+0x24a>
  401b52:	ea95 0f0c 	teq	r5, ip
  401b56:	f47f af25 	bne.w	4019a4 <__aeabi_dmul+0x234>
  401b5a:	4610      	mov	r0, r2
  401b5c:	4619      	mov	r1, r3
  401b5e:	e72c      	b.n	4019ba <__aeabi_dmul+0x24a>
  401b60:	ea95 0f0c 	teq	r5, ip
  401b64:	d106      	bne.n	401b74 <__aeabi_ddiv+0x1b0>
  401b66:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401b6a:	f43f aefd 	beq.w	401968 <__aeabi_dmul+0x1f8>
  401b6e:	4610      	mov	r0, r2
  401b70:	4619      	mov	r1, r3
  401b72:	e722      	b.n	4019ba <__aeabi_dmul+0x24a>
  401b74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401b78:	bf18      	it	ne
  401b7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401b7e:	f47f aec5 	bne.w	40190c <__aeabi_dmul+0x19c>
  401b82:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401b86:	f47f af0d 	bne.w	4019a4 <__aeabi_dmul+0x234>
  401b8a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401b8e:	f47f aeeb 	bne.w	401968 <__aeabi_dmul+0x1f8>
  401b92:	e712      	b.n	4019ba <__aeabi_dmul+0x24a>

00401b94 <__gedf2>:
  401b94:	f04f 3cff 	mov.w	ip, #4294967295
  401b98:	e006      	b.n	401ba8 <__cmpdf2+0x4>
  401b9a:	bf00      	nop

00401b9c <__ledf2>:
  401b9c:	f04f 0c01 	mov.w	ip, #1
  401ba0:	e002      	b.n	401ba8 <__cmpdf2+0x4>
  401ba2:	bf00      	nop

00401ba4 <__cmpdf2>:
  401ba4:	f04f 0c01 	mov.w	ip, #1
  401ba8:	f84d cd04 	str.w	ip, [sp, #-4]!
  401bac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401bb4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401bb8:	bf18      	it	ne
  401bba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  401bbe:	d01b      	beq.n	401bf8 <__cmpdf2+0x54>
  401bc0:	b001      	add	sp, #4
  401bc2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  401bc6:	bf0c      	ite	eq
  401bc8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  401bcc:	ea91 0f03 	teqne	r1, r3
  401bd0:	bf02      	ittt	eq
  401bd2:	ea90 0f02 	teqeq	r0, r2
  401bd6:	2000      	moveq	r0, #0
  401bd8:	4770      	bxeq	lr
  401bda:	f110 0f00 	cmn.w	r0, #0
  401bde:	ea91 0f03 	teq	r1, r3
  401be2:	bf58      	it	pl
  401be4:	4299      	cmppl	r1, r3
  401be6:	bf08      	it	eq
  401be8:	4290      	cmpeq	r0, r2
  401bea:	bf2c      	ite	cs
  401bec:	17d8      	asrcs	r0, r3, #31
  401bee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  401bf2:	f040 0001 	orr.w	r0, r0, #1
  401bf6:	4770      	bx	lr
  401bf8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401bfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401c00:	d102      	bne.n	401c08 <__cmpdf2+0x64>
  401c02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  401c06:	d107      	bne.n	401c18 <__cmpdf2+0x74>
  401c08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401c0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401c10:	d1d6      	bne.n	401bc0 <__cmpdf2+0x1c>
  401c12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  401c16:	d0d3      	beq.n	401bc0 <__cmpdf2+0x1c>
  401c18:	f85d 0b04 	ldr.w	r0, [sp], #4
  401c1c:	4770      	bx	lr
  401c1e:	bf00      	nop

00401c20 <__aeabi_cdrcmple>:
  401c20:	4684      	mov	ip, r0
  401c22:	4610      	mov	r0, r2
  401c24:	4662      	mov	r2, ip
  401c26:	468c      	mov	ip, r1
  401c28:	4619      	mov	r1, r3
  401c2a:	4663      	mov	r3, ip
  401c2c:	e000      	b.n	401c30 <__aeabi_cdcmpeq>
  401c2e:	bf00      	nop

00401c30 <__aeabi_cdcmpeq>:
  401c30:	b501      	push	{r0, lr}
  401c32:	f7ff ffb7 	bl	401ba4 <__cmpdf2>
  401c36:	2800      	cmp	r0, #0
  401c38:	bf48      	it	mi
  401c3a:	f110 0f00 	cmnmi.w	r0, #0
  401c3e:	bd01      	pop	{r0, pc}

00401c40 <__aeabi_dcmpeq>:
  401c40:	f84d ed08 	str.w	lr, [sp, #-8]!
  401c44:	f7ff fff4 	bl	401c30 <__aeabi_cdcmpeq>
  401c48:	bf0c      	ite	eq
  401c4a:	2001      	moveq	r0, #1
  401c4c:	2000      	movne	r0, #0
  401c4e:	f85d fb08 	ldr.w	pc, [sp], #8
  401c52:	bf00      	nop

00401c54 <__aeabi_dcmplt>:
  401c54:	f84d ed08 	str.w	lr, [sp, #-8]!
  401c58:	f7ff ffea 	bl	401c30 <__aeabi_cdcmpeq>
  401c5c:	bf34      	ite	cc
  401c5e:	2001      	movcc	r0, #1
  401c60:	2000      	movcs	r0, #0
  401c62:	f85d fb08 	ldr.w	pc, [sp], #8
  401c66:	bf00      	nop

00401c68 <__aeabi_dcmple>:
  401c68:	f84d ed08 	str.w	lr, [sp, #-8]!
  401c6c:	f7ff ffe0 	bl	401c30 <__aeabi_cdcmpeq>
  401c70:	bf94      	ite	ls
  401c72:	2001      	movls	r0, #1
  401c74:	2000      	movhi	r0, #0
  401c76:	f85d fb08 	ldr.w	pc, [sp], #8
  401c7a:	bf00      	nop

00401c7c <__aeabi_dcmpge>:
  401c7c:	f84d ed08 	str.w	lr, [sp, #-8]!
  401c80:	f7ff ffce 	bl	401c20 <__aeabi_cdrcmple>
  401c84:	bf94      	ite	ls
  401c86:	2001      	movls	r0, #1
  401c88:	2000      	movhi	r0, #0
  401c8a:	f85d fb08 	ldr.w	pc, [sp], #8
  401c8e:	bf00      	nop

00401c90 <__aeabi_dcmpgt>:
  401c90:	f84d ed08 	str.w	lr, [sp, #-8]!
  401c94:	f7ff ffc4 	bl	401c20 <__aeabi_cdrcmple>
  401c98:	bf34      	ite	cc
  401c9a:	2001      	movcc	r0, #1
  401c9c:	2000      	movcs	r0, #0
  401c9e:	f85d fb08 	ldr.w	pc, [sp], #8
  401ca2:	bf00      	nop

00401ca4 <__aeabi_d2f>:
  401ca4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401ca8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  401cac:	bf24      	itt	cs
  401cae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  401cb2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  401cb6:	d90d      	bls.n	401cd4 <__aeabi_d2f+0x30>
  401cb8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  401cbc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  401cc0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  401cc4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  401cc8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  401ccc:	bf08      	it	eq
  401cce:	f020 0001 	biceq.w	r0, r0, #1
  401cd2:	4770      	bx	lr
  401cd4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  401cd8:	d121      	bne.n	401d1e <__aeabi_d2f+0x7a>
  401cda:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  401cde:	bfbc      	itt	lt
  401ce0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  401ce4:	4770      	bxlt	lr
  401ce6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401cea:	ea4f 5252 	mov.w	r2, r2, lsr #21
  401cee:	f1c2 0218 	rsb	r2, r2, #24
  401cf2:	f1c2 0c20 	rsb	ip, r2, #32
  401cf6:	fa10 f30c 	lsls.w	r3, r0, ip
  401cfa:	fa20 f002 	lsr.w	r0, r0, r2
  401cfe:	bf18      	it	ne
  401d00:	f040 0001 	orrne.w	r0, r0, #1
  401d04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401d08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  401d0c:	fa03 fc0c 	lsl.w	ip, r3, ip
  401d10:	ea40 000c 	orr.w	r0, r0, ip
  401d14:	fa23 f302 	lsr.w	r3, r3, r2
  401d18:	ea4f 0343 	mov.w	r3, r3, lsl #1
  401d1c:	e7cc      	b.n	401cb8 <__aeabi_d2f+0x14>
  401d1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  401d22:	d107      	bne.n	401d34 <__aeabi_d2f+0x90>
  401d24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  401d28:	bf1e      	ittt	ne
  401d2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  401d2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  401d32:	4770      	bxne	lr
  401d34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  401d38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  401d3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401d40:	4770      	bx	lr
  401d42:	bf00      	nop

00401d44 <__aeabi_uldivmod>:
  401d44:	b953      	cbnz	r3, 401d5c <__aeabi_uldivmod+0x18>
  401d46:	b94a      	cbnz	r2, 401d5c <__aeabi_uldivmod+0x18>
  401d48:	2900      	cmp	r1, #0
  401d4a:	bf08      	it	eq
  401d4c:	2800      	cmpeq	r0, #0
  401d4e:	bf1c      	itt	ne
  401d50:	f04f 31ff 	movne.w	r1, #4294967295
  401d54:	f04f 30ff 	movne.w	r0, #4294967295
  401d58:	f000 b99e 	b.w	402098 <__aeabi_idiv0>
  401d5c:	f1ad 0c08 	sub.w	ip, sp, #8
  401d60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401d64:	f000 f82a 	bl	401dbc <__udivmoddi4>
  401d68:	f8dd e004 	ldr.w	lr, [sp, #4]
  401d6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401d70:	b004      	add	sp, #16
  401d72:	4770      	bx	lr

00401d74 <__aeabi_d2ulz>:
  401d74:	b5d0      	push	{r4, r6, r7, lr}
  401d76:	2200      	movs	r2, #0
  401d78:	4b0e      	ldr	r3, [pc, #56]	; (401db4 <__aeabi_d2ulz+0x40>)
  401d7a:	4606      	mov	r6, r0
  401d7c:	460f      	mov	r7, r1
  401d7e:	f7ff fcf7 	bl	401770 <__aeabi_dmul>
  401d82:	f000 f98b 	bl	40209c <__aeabi_d2uiz>
  401d86:	4604      	mov	r4, r0
  401d88:	f7ff fc7c 	bl	401684 <__aeabi_ui2d>
  401d8c:	2200      	movs	r2, #0
  401d8e:	4b0a      	ldr	r3, [pc, #40]	; (401db8 <__aeabi_d2ulz+0x44>)
  401d90:	f7ff fcee 	bl	401770 <__aeabi_dmul>
  401d94:	4602      	mov	r2, r0
  401d96:	460b      	mov	r3, r1
  401d98:	4630      	mov	r0, r6
  401d9a:	4639      	mov	r1, r7
  401d9c:	f7ff fb34 	bl	401408 <__aeabi_dsub>
  401da0:	f000 f97c 	bl	40209c <__aeabi_d2uiz>
  401da4:	4623      	mov	r3, r4
  401da6:	2200      	movs	r2, #0
  401da8:	ea42 0200 	orr.w	r2, r2, r0
  401dac:	4610      	mov	r0, r2
  401dae:	4619      	mov	r1, r3
  401db0:	bdd0      	pop	{r4, r6, r7, pc}
  401db2:	bf00      	nop
  401db4:	3df00000 	.word	0x3df00000
  401db8:	41f00000 	.word	0x41f00000

00401dbc <__udivmoddi4>:
  401dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401dc0:	468c      	mov	ip, r1
  401dc2:	460d      	mov	r5, r1
  401dc4:	4604      	mov	r4, r0
  401dc6:	9e08      	ldr	r6, [sp, #32]
  401dc8:	2b00      	cmp	r3, #0
  401dca:	d151      	bne.n	401e70 <__udivmoddi4+0xb4>
  401dcc:	428a      	cmp	r2, r1
  401dce:	4617      	mov	r7, r2
  401dd0:	d96d      	bls.n	401eae <__udivmoddi4+0xf2>
  401dd2:	fab2 fe82 	clz	lr, r2
  401dd6:	f1be 0f00 	cmp.w	lr, #0
  401dda:	d00b      	beq.n	401df4 <__udivmoddi4+0x38>
  401ddc:	f1ce 0c20 	rsb	ip, lr, #32
  401de0:	fa01 f50e 	lsl.w	r5, r1, lr
  401de4:	fa20 fc0c 	lsr.w	ip, r0, ip
  401de8:	fa02 f70e 	lsl.w	r7, r2, lr
  401dec:	ea4c 0c05 	orr.w	ip, ip, r5
  401df0:	fa00 f40e 	lsl.w	r4, r0, lr
  401df4:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401df8:	0c25      	lsrs	r5, r4, #16
  401dfa:	fbbc f8fa 	udiv	r8, ip, sl
  401dfe:	fa1f f987 	uxth.w	r9, r7
  401e02:	fb0a cc18 	mls	ip, sl, r8, ip
  401e06:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401e0a:	fb08 f309 	mul.w	r3, r8, r9
  401e0e:	42ab      	cmp	r3, r5
  401e10:	d90a      	bls.n	401e28 <__udivmoddi4+0x6c>
  401e12:	19ed      	adds	r5, r5, r7
  401e14:	f108 32ff 	add.w	r2, r8, #4294967295
  401e18:	f080 8123 	bcs.w	402062 <__udivmoddi4+0x2a6>
  401e1c:	42ab      	cmp	r3, r5
  401e1e:	f240 8120 	bls.w	402062 <__udivmoddi4+0x2a6>
  401e22:	f1a8 0802 	sub.w	r8, r8, #2
  401e26:	443d      	add	r5, r7
  401e28:	1aed      	subs	r5, r5, r3
  401e2a:	b2a4      	uxth	r4, r4
  401e2c:	fbb5 f0fa 	udiv	r0, r5, sl
  401e30:	fb0a 5510 	mls	r5, sl, r0, r5
  401e34:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401e38:	fb00 f909 	mul.w	r9, r0, r9
  401e3c:	45a1      	cmp	r9, r4
  401e3e:	d909      	bls.n	401e54 <__udivmoddi4+0x98>
  401e40:	19e4      	adds	r4, r4, r7
  401e42:	f100 33ff 	add.w	r3, r0, #4294967295
  401e46:	f080 810a 	bcs.w	40205e <__udivmoddi4+0x2a2>
  401e4a:	45a1      	cmp	r9, r4
  401e4c:	f240 8107 	bls.w	40205e <__udivmoddi4+0x2a2>
  401e50:	3802      	subs	r0, #2
  401e52:	443c      	add	r4, r7
  401e54:	eba4 0409 	sub.w	r4, r4, r9
  401e58:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401e5c:	2100      	movs	r1, #0
  401e5e:	2e00      	cmp	r6, #0
  401e60:	d061      	beq.n	401f26 <__udivmoddi4+0x16a>
  401e62:	fa24 f40e 	lsr.w	r4, r4, lr
  401e66:	2300      	movs	r3, #0
  401e68:	6034      	str	r4, [r6, #0]
  401e6a:	6073      	str	r3, [r6, #4]
  401e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401e70:	428b      	cmp	r3, r1
  401e72:	d907      	bls.n	401e84 <__udivmoddi4+0xc8>
  401e74:	2e00      	cmp	r6, #0
  401e76:	d054      	beq.n	401f22 <__udivmoddi4+0x166>
  401e78:	2100      	movs	r1, #0
  401e7a:	e886 0021 	stmia.w	r6, {r0, r5}
  401e7e:	4608      	mov	r0, r1
  401e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401e84:	fab3 f183 	clz	r1, r3
  401e88:	2900      	cmp	r1, #0
  401e8a:	f040 808e 	bne.w	401faa <__udivmoddi4+0x1ee>
  401e8e:	42ab      	cmp	r3, r5
  401e90:	d302      	bcc.n	401e98 <__udivmoddi4+0xdc>
  401e92:	4282      	cmp	r2, r0
  401e94:	f200 80fa 	bhi.w	40208c <__udivmoddi4+0x2d0>
  401e98:	1a84      	subs	r4, r0, r2
  401e9a:	eb65 0503 	sbc.w	r5, r5, r3
  401e9e:	2001      	movs	r0, #1
  401ea0:	46ac      	mov	ip, r5
  401ea2:	2e00      	cmp	r6, #0
  401ea4:	d03f      	beq.n	401f26 <__udivmoddi4+0x16a>
  401ea6:	e886 1010 	stmia.w	r6, {r4, ip}
  401eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401eae:	b912      	cbnz	r2, 401eb6 <__udivmoddi4+0xfa>
  401eb0:	2701      	movs	r7, #1
  401eb2:	fbb7 f7f2 	udiv	r7, r7, r2
  401eb6:	fab7 fe87 	clz	lr, r7
  401eba:	f1be 0f00 	cmp.w	lr, #0
  401ebe:	d134      	bne.n	401f2a <__udivmoddi4+0x16e>
  401ec0:	1beb      	subs	r3, r5, r7
  401ec2:	0c3a      	lsrs	r2, r7, #16
  401ec4:	fa1f fc87 	uxth.w	ip, r7
  401ec8:	2101      	movs	r1, #1
  401eca:	fbb3 f8f2 	udiv	r8, r3, r2
  401ece:	0c25      	lsrs	r5, r4, #16
  401ed0:	fb02 3318 	mls	r3, r2, r8, r3
  401ed4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401ed8:	fb0c f308 	mul.w	r3, ip, r8
  401edc:	42ab      	cmp	r3, r5
  401ede:	d907      	bls.n	401ef0 <__udivmoddi4+0x134>
  401ee0:	19ed      	adds	r5, r5, r7
  401ee2:	f108 30ff 	add.w	r0, r8, #4294967295
  401ee6:	d202      	bcs.n	401eee <__udivmoddi4+0x132>
  401ee8:	42ab      	cmp	r3, r5
  401eea:	f200 80d1 	bhi.w	402090 <__udivmoddi4+0x2d4>
  401eee:	4680      	mov	r8, r0
  401ef0:	1aed      	subs	r5, r5, r3
  401ef2:	b2a3      	uxth	r3, r4
  401ef4:	fbb5 f0f2 	udiv	r0, r5, r2
  401ef8:	fb02 5510 	mls	r5, r2, r0, r5
  401efc:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401f00:	fb0c fc00 	mul.w	ip, ip, r0
  401f04:	45a4      	cmp	ip, r4
  401f06:	d907      	bls.n	401f18 <__udivmoddi4+0x15c>
  401f08:	19e4      	adds	r4, r4, r7
  401f0a:	f100 33ff 	add.w	r3, r0, #4294967295
  401f0e:	d202      	bcs.n	401f16 <__udivmoddi4+0x15a>
  401f10:	45a4      	cmp	ip, r4
  401f12:	f200 80b8 	bhi.w	402086 <__udivmoddi4+0x2ca>
  401f16:	4618      	mov	r0, r3
  401f18:	eba4 040c 	sub.w	r4, r4, ip
  401f1c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401f20:	e79d      	b.n	401e5e <__udivmoddi4+0xa2>
  401f22:	4631      	mov	r1, r6
  401f24:	4630      	mov	r0, r6
  401f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f2a:	f1ce 0420 	rsb	r4, lr, #32
  401f2e:	fa05 f30e 	lsl.w	r3, r5, lr
  401f32:	fa07 f70e 	lsl.w	r7, r7, lr
  401f36:	fa20 f804 	lsr.w	r8, r0, r4
  401f3a:	0c3a      	lsrs	r2, r7, #16
  401f3c:	fa25 f404 	lsr.w	r4, r5, r4
  401f40:	ea48 0803 	orr.w	r8, r8, r3
  401f44:	fbb4 f1f2 	udiv	r1, r4, r2
  401f48:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401f4c:	fb02 4411 	mls	r4, r2, r1, r4
  401f50:	fa1f fc87 	uxth.w	ip, r7
  401f54:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401f58:	fb01 f30c 	mul.w	r3, r1, ip
  401f5c:	42ab      	cmp	r3, r5
  401f5e:	fa00 f40e 	lsl.w	r4, r0, lr
  401f62:	d909      	bls.n	401f78 <__udivmoddi4+0x1bc>
  401f64:	19ed      	adds	r5, r5, r7
  401f66:	f101 30ff 	add.w	r0, r1, #4294967295
  401f6a:	f080 808a 	bcs.w	402082 <__udivmoddi4+0x2c6>
  401f6e:	42ab      	cmp	r3, r5
  401f70:	f240 8087 	bls.w	402082 <__udivmoddi4+0x2c6>
  401f74:	3902      	subs	r1, #2
  401f76:	443d      	add	r5, r7
  401f78:	1aeb      	subs	r3, r5, r3
  401f7a:	fa1f f588 	uxth.w	r5, r8
  401f7e:	fbb3 f0f2 	udiv	r0, r3, r2
  401f82:	fb02 3310 	mls	r3, r2, r0, r3
  401f86:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401f8a:	fb00 f30c 	mul.w	r3, r0, ip
  401f8e:	42ab      	cmp	r3, r5
  401f90:	d907      	bls.n	401fa2 <__udivmoddi4+0x1e6>
  401f92:	19ed      	adds	r5, r5, r7
  401f94:	f100 38ff 	add.w	r8, r0, #4294967295
  401f98:	d26f      	bcs.n	40207a <__udivmoddi4+0x2be>
  401f9a:	42ab      	cmp	r3, r5
  401f9c:	d96d      	bls.n	40207a <__udivmoddi4+0x2be>
  401f9e:	3802      	subs	r0, #2
  401fa0:	443d      	add	r5, r7
  401fa2:	1aeb      	subs	r3, r5, r3
  401fa4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401fa8:	e78f      	b.n	401eca <__udivmoddi4+0x10e>
  401faa:	f1c1 0720 	rsb	r7, r1, #32
  401fae:	fa22 f807 	lsr.w	r8, r2, r7
  401fb2:	408b      	lsls	r3, r1
  401fb4:	fa05 f401 	lsl.w	r4, r5, r1
  401fb8:	ea48 0303 	orr.w	r3, r8, r3
  401fbc:	fa20 fe07 	lsr.w	lr, r0, r7
  401fc0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401fc4:	40fd      	lsrs	r5, r7
  401fc6:	ea4e 0e04 	orr.w	lr, lr, r4
  401fca:	fbb5 f9fc 	udiv	r9, r5, ip
  401fce:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401fd2:	fb0c 5519 	mls	r5, ip, r9, r5
  401fd6:	fa1f f883 	uxth.w	r8, r3
  401fda:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401fde:	fb09 f408 	mul.w	r4, r9, r8
  401fe2:	42ac      	cmp	r4, r5
  401fe4:	fa02 f201 	lsl.w	r2, r2, r1
  401fe8:	fa00 fa01 	lsl.w	sl, r0, r1
  401fec:	d908      	bls.n	402000 <__udivmoddi4+0x244>
  401fee:	18ed      	adds	r5, r5, r3
  401ff0:	f109 30ff 	add.w	r0, r9, #4294967295
  401ff4:	d243      	bcs.n	40207e <__udivmoddi4+0x2c2>
  401ff6:	42ac      	cmp	r4, r5
  401ff8:	d941      	bls.n	40207e <__udivmoddi4+0x2c2>
  401ffa:	f1a9 0902 	sub.w	r9, r9, #2
  401ffe:	441d      	add	r5, r3
  402000:	1b2d      	subs	r5, r5, r4
  402002:	fa1f fe8e 	uxth.w	lr, lr
  402006:	fbb5 f0fc 	udiv	r0, r5, ip
  40200a:	fb0c 5510 	mls	r5, ip, r0, r5
  40200e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402012:	fb00 f808 	mul.w	r8, r0, r8
  402016:	45a0      	cmp	r8, r4
  402018:	d907      	bls.n	40202a <__udivmoddi4+0x26e>
  40201a:	18e4      	adds	r4, r4, r3
  40201c:	f100 35ff 	add.w	r5, r0, #4294967295
  402020:	d229      	bcs.n	402076 <__udivmoddi4+0x2ba>
  402022:	45a0      	cmp	r8, r4
  402024:	d927      	bls.n	402076 <__udivmoddi4+0x2ba>
  402026:	3802      	subs	r0, #2
  402028:	441c      	add	r4, r3
  40202a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40202e:	eba4 0408 	sub.w	r4, r4, r8
  402032:	fba0 8902 	umull	r8, r9, r0, r2
  402036:	454c      	cmp	r4, r9
  402038:	46c6      	mov	lr, r8
  40203a:	464d      	mov	r5, r9
  40203c:	d315      	bcc.n	40206a <__udivmoddi4+0x2ae>
  40203e:	d012      	beq.n	402066 <__udivmoddi4+0x2aa>
  402040:	b156      	cbz	r6, 402058 <__udivmoddi4+0x29c>
  402042:	ebba 030e 	subs.w	r3, sl, lr
  402046:	eb64 0405 	sbc.w	r4, r4, r5
  40204a:	fa04 f707 	lsl.w	r7, r4, r7
  40204e:	40cb      	lsrs	r3, r1
  402050:	431f      	orrs	r7, r3
  402052:	40cc      	lsrs	r4, r1
  402054:	6037      	str	r7, [r6, #0]
  402056:	6074      	str	r4, [r6, #4]
  402058:	2100      	movs	r1, #0
  40205a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40205e:	4618      	mov	r0, r3
  402060:	e6f8      	b.n	401e54 <__udivmoddi4+0x98>
  402062:	4690      	mov	r8, r2
  402064:	e6e0      	b.n	401e28 <__udivmoddi4+0x6c>
  402066:	45c2      	cmp	sl, r8
  402068:	d2ea      	bcs.n	402040 <__udivmoddi4+0x284>
  40206a:	ebb8 0e02 	subs.w	lr, r8, r2
  40206e:	eb69 0503 	sbc.w	r5, r9, r3
  402072:	3801      	subs	r0, #1
  402074:	e7e4      	b.n	402040 <__udivmoddi4+0x284>
  402076:	4628      	mov	r0, r5
  402078:	e7d7      	b.n	40202a <__udivmoddi4+0x26e>
  40207a:	4640      	mov	r0, r8
  40207c:	e791      	b.n	401fa2 <__udivmoddi4+0x1e6>
  40207e:	4681      	mov	r9, r0
  402080:	e7be      	b.n	402000 <__udivmoddi4+0x244>
  402082:	4601      	mov	r1, r0
  402084:	e778      	b.n	401f78 <__udivmoddi4+0x1bc>
  402086:	3802      	subs	r0, #2
  402088:	443c      	add	r4, r7
  40208a:	e745      	b.n	401f18 <__udivmoddi4+0x15c>
  40208c:	4608      	mov	r0, r1
  40208e:	e708      	b.n	401ea2 <__udivmoddi4+0xe6>
  402090:	f1a8 0802 	sub.w	r8, r8, #2
  402094:	443d      	add	r5, r7
  402096:	e72b      	b.n	401ef0 <__udivmoddi4+0x134>

00402098 <__aeabi_idiv0>:
  402098:	4770      	bx	lr
  40209a:	bf00      	nop

0040209c <__aeabi_d2uiz>:
  40209c:	004a      	lsls	r2, r1, #1
  40209e:	d211      	bcs.n	4020c4 <__aeabi_d2uiz+0x28>
  4020a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4020a4:	d211      	bcs.n	4020ca <__aeabi_d2uiz+0x2e>
  4020a6:	d50d      	bpl.n	4020c4 <__aeabi_d2uiz+0x28>
  4020a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4020ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4020b0:	d40e      	bmi.n	4020d0 <__aeabi_d2uiz+0x34>
  4020b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4020b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4020ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4020be:	fa23 f002 	lsr.w	r0, r3, r2
  4020c2:	4770      	bx	lr
  4020c4:	f04f 0000 	mov.w	r0, #0
  4020c8:	4770      	bx	lr
  4020ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4020ce:	d102      	bne.n	4020d6 <__aeabi_d2uiz+0x3a>
  4020d0:	f04f 30ff 	mov.w	r0, #4294967295
  4020d4:	4770      	bx	lr
  4020d6:	f04f 0000 	mov.w	r0, #0
  4020da:	4770      	bx	lr

004020dc <__libc_init_array>:
  4020dc:	b570      	push	{r4, r5, r6, lr}
  4020de:	4e0f      	ldr	r6, [pc, #60]	; (40211c <__libc_init_array+0x40>)
  4020e0:	4d0f      	ldr	r5, [pc, #60]	; (402120 <__libc_init_array+0x44>)
  4020e2:	1b76      	subs	r6, r6, r5
  4020e4:	10b6      	asrs	r6, r6, #2
  4020e6:	bf18      	it	ne
  4020e8:	2400      	movne	r4, #0
  4020ea:	d005      	beq.n	4020f8 <__libc_init_array+0x1c>
  4020ec:	3401      	adds	r4, #1
  4020ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4020f2:	4798      	blx	r3
  4020f4:	42a6      	cmp	r6, r4
  4020f6:	d1f9      	bne.n	4020ec <__libc_init_array+0x10>
  4020f8:	4e0a      	ldr	r6, [pc, #40]	; (402124 <__libc_init_array+0x48>)
  4020fa:	4d0b      	ldr	r5, [pc, #44]	; (402128 <__libc_init_array+0x4c>)
  4020fc:	1b76      	subs	r6, r6, r5
  4020fe:	f000 f8a7 	bl	402250 <_init>
  402102:	10b6      	asrs	r6, r6, #2
  402104:	bf18      	it	ne
  402106:	2400      	movne	r4, #0
  402108:	d006      	beq.n	402118 <__libc_init_array+0x3c>
  40210a:	3401      	adds	r4, #1
  40210c:	f855 3b04 	ldr.w	r3, [r5], #4
  402110:	4798      	blx	r3
  402112:	42a6      	cmp	r6, r4
  402114:	d1f9      	bne.n	40210a <__libc_init_array+0x2e>
  402116:	bd70      	pop	{r4, r5, r6, pc}
  402118:	bd70      	pop	{r4, r5, r6, pc}
  40211a:	bf00      	nop
  40211c:	0040225c 	.word	0x0040225c
  402120:	0040225c 	.word	0x0040225c
  402124:	00402264 	.word	0x00402264
  402128:	0040225c 	.word	0x0040225c

0040212c <register_fini>:
  40212c:	4b02      	ldr	r3, [pc, #8]	; (402138 <register_fini+0xc>)
  40212e:	b113      	cbz	r3, 402136 <register_fini+0xa>
  402130:	4802      	ldr	r0, [pc, #8]	; (40213c <register_fini+0x10>)
  402132:	f000 b805 	b.w	402140 <atexit>
  402136:	4770      	bx	lr
  402138:	00000000 	.word	0x00000000
  40213c:	0040214d 	.word	0x0040214d

00402140 <atexit>:
  402140:	2300      	movs	r3, #0
  402142:	4601      	mov	r1, r0
  402144:	461a      	mov	r2, r3
  402146:	4618      	mov	r0, r3
  402148:	f000 b81e 	b.w	402188 <__register_exitproc>

0040214c <__libc_fini_array>:
  40214c:	b538      	push	{r3, r4, r5, lr}
  40214e:	4c0a      	ldr	r4, [pc, #40]	; (402178 <__libc_fini_array+0x2c>)
  402150:	4d0a      	ldr	r5, [pc, #40]	; (40217c <__libc_fini_array+0x30>)
  402152:	1b64      	subs	r4, r4, r5
  402154:	10a4      	asrs	r4, r4, #2
  402156:	d00a      	beq.n	40216e <__libc_fini_array+0x22>
  402158:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40215c:	3b01      	subs	r3, #1
  40215e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402162:	3c01      	subs	r4, #1
  402164:	f855 3904 	ldr.w	r3, [r5], #-4
  402168:	4798      	blx	r3
  40216a:	2c00      	cmp	r4, #0
  40216c:	d1f9      	bne.n	402162 <__libc_fini_array+0x16>
  40216e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402172:	f000 b877 	b.w	402264 <_fini>
  402176:	bf00      	nop
  402178:	00402274 	.word	0x00402274
  40217c:	00402270 	.word	0x00402270

00402180 <__retarget_lock_acquire_recursive>:
  402180:	4770      	bx	lr
  402182:	bf00      	nop

00402184 <__retarget_lock_release_recursive>:
  402184:	4770      	bx	lr
  402186:	bf00      	nop

00402188 <__register_exitproc>:
  402188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40218c:	4d2c      	ldr	r5, [pc, #176]	; (402240 <__register_exitproc+0xb8>)
  40218e:	4606      	mov	r6, r0
  402190:	6828      	ldr	r0, [r5, #0]
  402192:	4698      	mov	r8, r3
  402194:	460f      	mov	r7, r1
  402196:	4691      	mov	r9, r2
  402198:	f7ff fff2 	bl	402180 <__retarget_lock_acquire_recursive>
  40219c:	4b29      	ldr	r3, [pc, #164]	; (402244 <__register_exitproc+0xbc>)
  40219e:	681c      	ldr	r4, [r3, #0]
  4021a0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4021a4:	2b00      	cmp	r3, #0
  4021a6:	d03e      	beq.n	402226 <__register_exitproc+0x9e>
  4021a8:	685a      	ldr	r2, [r3, #4]
  4021aa:	2a1f      	cmp	r2, #31
  4021ac:	dc1c      	bgt.n	4021e8 <__register_exitproc+0x60>
  4021ae:	f102 0e01 	add.w	lr, r2, #1
  4021b2:	b176      	cbz	r6, 4021d2 <__register_exitproc+0x4a>
  4021b4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4021b8:	2401      	movs	r4, #1
  4021ba:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4021be:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4021c2:	4094      	lsls	r4, r2
  4021c4:	4320      	orrs	r0, r4
  4021c6:	2e02      	cmp	r6, #2
  4021c8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4021cc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4021d0:	d023      	beq.n	40221a <__register_exitproc+0x92>
  4021d2:	3202      	adds	r2, #2
  4021d4:	f8c3 e004 	str.w	lr, [r3, #4]
  4021d8:	6828      	ldr	r0, [r5, #0]
  4021da:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4021de:	f7ff ffd1 	bl	402184 <__retarget_lock_release_recursive>
  4021e2:	2000      	movs	r0, #0
  4021e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4021e8:	4b17      	ldr	r3, [pc, #92]	; (402248 <__register_exitproc+0xc0>)
  4021ea:	b30b      	cbz	r3, 402230 <__register_exitproc+0xa8>
  4021ec:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4021f0:	f3af 8000 	nop.w
  4021f4:	4603      	mov	r3, r0
  4021f6:	b1d8      	cbz	r0, 402230 <__register_exitproc+0xa8>
  4021f8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4021fc:	6002      	str	r2, [r0, #0]
  4021fe:	2100      	movs	r1, #0
  402200:	6041      	str	r1, [r0, #4]
  402202:	460a      	mov	r2, r1
  402204:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402208:	f04f 0e01 	mov.w	lr, #1
  40220c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402210:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402214:	2e00      	cmp	r6, #0
  402216:	d0dc      	beq.n	4021d2 <__register_exitproc+0x4a>
  402218:	e7cc      	b.n	4021b4 <__register_exitproc+0x2c>
  40221a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40221e:	430c      	orrs	r4, r1
  402220:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402224:	e7d5      	b.n	4021d2 <__register_exitproc+0x4a>
  402226:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40222a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40222e:	e7bb      	b.n	4021a8 <__register_exitproc+0x20>
  402230:	6828      	ldr	r0, [r5, #0]
  402232:	f7ff ffa7 	bl	402184 <__retarget_lock_release_recursive>
  402236:	f04f 30ff 	mov.w	r0, #4294967295
  40223a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40223e:	bf00      	nop
  402240:	20400848 	.word	0x20400848
  402244:	0040224c 	.word	0x0040224c
  402248:	00000000 	.word	0x00000000

0040224c <_global_impure_ptr>:
  40224c:	20400420                                 .@ 

00402250 <_init>:
  402250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402252:	bf00      	nop
  402254:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402256:	bc08      	pop	{r3}
  402258:	469e      	mov	lr, r3
  40225a:	4770      	bx	lr

0040225c <__init_array_start>:
  40225c:	0040212d 	.word	0x0040212d

00402260 <__frame_dummy_init_array_entry>:
  402260:	00400165                                e.@.

00402264 <_fini>:
  402264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402266:	bf00      	nop
  402268:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40226a:	bc08      	pop	{r3}
  40226c:	469e      	mov	lr, r3
  40226e:	4770      	bx	lr

00402270 <__fini_array_start>:
  402270:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <notes>:
20400010:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400020:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
20400030:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
20400040:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
20400050:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
20400060:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
20400070:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400080:	0000 0000 020b 0000 024b 0000 01ee 0000     ........K.......
20400090:	01ee 0000 0000 0000 01b8 0000 0188 0000     ................
204000a0:	01b8 0000 0000 0000 014a 0000 0188 0000     ........J.......
204000b0:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
204000c0:	020b 0000 024b 0000 024b 0000 0000 0000     ....K...K.......
204000d0:	024b 0000 0293 0000 02ba 0000 02ba 0000     K...............
204000e0:	0000 0000 0293 0000 024b 0000 0293 0000     ........K.......
204000f0:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
20400100:	020b 0000 020b 0000 0000 0000 024b 0000     ............K...
20400110:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400120:	020b 0000 01ee 0000 01ee 0000 0000 0000     ................
20400130:	020b 0000 01b8 0000 01ee 0000 0000 0000     ................
20400140:	01b8 0000 01b8 0000 01b8 0000 01ee 0000     ................
20400150:	020b 0000 020b 0000 0000 0000 020b 0000     ................
20400160:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
20400170:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
20400180:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400190:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
204001a0:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
204001b0:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
204001c0:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
204001d0:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
204001e0:	01b8 0000 020b 0000 024b 0000 024b 0000     ........K...K...
204001f0:	0000 0000 024b 0000 0293 0000 02ba 0000     ....K...........
20400200:	02ba 0000 0000 0000 0293 0000 024b 0000     ............K...
20400210:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400220:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
20400230:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
20400240:	01b8 0000 020b 0000 01ee 0000 01ee 0000     ................
20400250:	0000 0000 020b 0000 01b8 0000 01ee 0000     ................
20400260:	0000 0000 0293 0000 0000 0000 0000 0000     ................
20400270:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
20400280:	0293 0000 0000 0000 0310 0000 0000 0000     ................
20400290:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
204002a0:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
204002b8:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
204002c8:	0000 0000 01b8 0000 0293 0000 0000 0000     ................
204002d8:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
204002e8:	0293 0000 0293 0000 0000 0000 0310 0000     ................
204002f8:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
20400308:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400318:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
20400328:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
20400338:	01b8 0000                                   ....

2040033c <tempo>:
2040033c:	0053 0000 0053 0000 0053 0000 0053 0000     S...S...S...S...
2040034c:	0053 0000 0053 0000 00a6 0000 014d 0000     S...S.......M...
2040035c:	0053 0000 0053 0000 0053 0000 0053 0000     S...S...S...S...
2040036c:	0053 0000 0053 0000 00a6 0000 014d 0000     S...S.......M...
2040037c:	0053 0000 0053 0000 0053 0000 0053 0000     S...S...S...S...
2040038c:	0053 0000 0053 0000 00a6 0000 014d 0000     S...S.......M...
2040039c:	0053 0000 0053 0000 0053 0000 0053 0000     S...S...S...S...
204003ac:	0053 0000 0053 0000 00a6 0000 00a6 0000     S...S...........
204003bc:	0037 0000 0037 0000 0037 0000 00a6 0000     7...7...7.......
204003cc:	00a6 0000 00a6 0000 00a6 0000 00a6 0000     ................
204003dc:	00a6 0000 0037 0000 0037 0000 0037 0000     ....7...7...7...
204003ec:	0037 0000 0037 0000 0037 0000 0064 0000     7...7...7...d...
204003fc:	0064 0000 0064 0000 0064 0000 0064 0000     d...d...d...d...
2040040c:	0064 0000 014d 0000 014d 0000 014d 0000     d...M...M...M...
2040041c:	0000 0000                                   ....

20400420 <impure_data>:
20400420:	0000 0000 070c 2040 0774 2040 07dc 2040     ......@ t.@ ..@ 
	...
204004c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204004d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400848 <__atexit_recursive_mutex>:
20400848:	08d8 2040                                   ..@ 
