// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/20/2025 21:13:54"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SHIFTER (
	N,
	C,
	S,
	MIR,
	Z);
output 	N;
output 	[31:0] C;
input 	[31:0] S;
input 	[35:0] MIR;
output 	Z;

// Design Ports Information
// N	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[31]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[30]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[29]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[28]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[27]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[26]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[25]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[24]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[23]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[22]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[21]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[20]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[19]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[18]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[17]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[16]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[15]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[14]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[13]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[12]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[11]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[10]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[9]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[8]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[7]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[5]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[4]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[3]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[2]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[1]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[34]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[33]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[32]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[31]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[30]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[29]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[28]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[27]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[26]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[25]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[24]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[21]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[20]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[19]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[18]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[17]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[16]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[15]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[14]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[13]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[12]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[11]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[10]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[9]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[8]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[7]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[6]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[5]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[4]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[3]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[1]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[0]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Z	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// S[31]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[23]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[22]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[23]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[30]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[22]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[21]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[29]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[20]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[28]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[19]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[27]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[18]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[26]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[17]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[25]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[16]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[24]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[15]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[14]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[13]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[11]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[10]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[9]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[8]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[7]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[6]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[5]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[4]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[3]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[2]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mic1_v_fast.sdo");
// synopsys translate_on

wire \inst9~2_combout ;
wire \inst9~8_combout ;
wire \inst18[31]~0_combout ;
wire \inst18[30]~1_combout ;
wire \inst18[29]~2_combout ;
wire \inst18[29]~3_combout ;
wire \inst18[28]~4_combout ;
wire \inst18[28]~5_combout ;
wire \inst18[27]~6_combout ;
wire \inst18[27]~7_combout ;
wire \inst18[26]~8_combout ;
wire \inst18[26]~9_combout ;
wire \inst18[25]~10_combout ;
wire \inst18[25]~11_combout ;
wire \inst18[24]~12_combout ;
wire \inst18[24]~13_combout ;
wire \inst18[23]~14_combout ;
wire \inst18[23]~15_combout ;
wire \inst18[22]~16_combout ;
wire \inst18[22]~17_combout ;
wire \inst18[21]~18_combout ;
wire \inst18[21]~19_combout ;
wire \inst18[20]~20_combout ;
wire \inst18[20]~21_combout ;
wire \inst18[19]~22_combout ;
wire \inst18[19]~23_combout ;
wire \inst18[18]~24_combout ;
wire \inst18[18]~25_combout ;
wire \inst18[17]~26_combout ;
wire \inst18[17]~27_combout ;
wire \inst18[16]~28_combout ;
wire \inst18[16]~29_combout ;
wire \inst18[15]~30_combout ;
wire \inst18[15]~31_combout ;
wire \inst18[14]~32_combout ;
wire \inst18[14]~33_combout ;
wire \inst18[13]~34_combout ;
wire \inst18[13]~35_combout ;
wire \inst18[12]~36_combout ;
wire \inst18[12]~37_combout ;
wire \inst18[11]~38_combout ;
wire \inst18[11]~39_combout ;
wire \inst18[10]~40_combout ;
wire \inst18[10]~41_combout ;
wire \inst18[9]~42_combout ;
wire \inst18[9]~43_combout ;
wire \inst18[8]~44_combout ;
wire \inst18[8]~45_combout ;
wire \inst9~0_combout ;
wire \inst9~3_combout ;
wire \inst9~1_combout ;
wire \inst9~4_combout ;
wire \inst9~9_combout ;
wire \inst9~5_combout ;
wire \inst9~6_combout ;
wire \inst9~7_combout ;
wire \inst9~10_combout ;
wire [31:0] \S~combout ;
wire [31:0] inst18;
wire [35:0] \MIR~combout ;


// Location: LCCOMB_X22_Y13_N28
cycloneii_lcell_comb \inst9~2 (
// Equation(s):
// \inst9~2_combout  = (\inst18[18]~25_combout ) # ((\inst18[20]~21_combout ) # ((\inst18[19]~23_combout ) # (\inst18[21]~19_combout )))

	.dataa(\inst18[18]~25_combout ),
	.datab(\inst18[20]~21_combout ),
	.datac(\inst18[19]~23_combout ),
	.datad(\inst18[21]~19_combout ),
	.cin(gnd),
	.combout(\inst9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~2 .lut_mask = 16'hFFFE;
defparam \inst9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N2
cycloneii_lcell_comb \inst9~8 (
// Equation(s):
// \inst9~8_combout  = (inst18[4]) # ((inst18[2]) # ((inst18[3]) # (inst18[5])))

	.dataa(inst18[4]),
	.datab(inst18[2]),
	.datac(inst18[3]),
	.datad(inst18[5]),
	.cin(gnd),
	.combout(\inst9~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~8 .lut_mask = 16'hFFFE;
defparam \inst9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[31]));
// synopsys translate_off
defparam \S[31]~I .input_async_reset = "none";
defparam \S[31]~I .input_power_up = "low";
defparam \S[31]~I .input_register_mode = "none";
defparam \S[31]~I .input_sync_reset = "none";
defparam \S[31]~I .oe_async_reset = "none";
defparam \S[31]~I .oe_power_up = "low";
defparam \S[31]~I .oe_register_mode = "none";
defparam \S[31]~I .oe_sync_reset = "none";
defparam \S[31]~I .operation_mode = "input";
defparam \S[31]~I .output_async_reset = "none";
defparam \S[31]~I .output_power_up = "low";
defparam \S[31]~I .output_register_mode = "none";
defparam \S[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[23]));
// synopsys translate_off
defparam \S[23]~I .input_async_reset = "none";
defparam \S[23]~I .input_power_up = "low";
defparam \S[23]~I .input_register_mode = "none";
defparam \S[23]~I .input_sync_reset = "none";
defparam \S[23]~I .oe_async_reset = "none";
defparam \S[23]~I .oe_power_up = "low";
defparam \S[23]~I .oe_register_mode = "none";
defparam \S[23]~I .oe_sync_reset = "none";
defparam \S[23]~I .operation_mode = "input";
defparam \S[23]~I .output_async_reset = "none";
defparam \S[23]~I .output_power_up = "low";
defparam \S[23]~I .output_register_mode = "none";
defparam \S[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "input";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "input";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \inst18[31]~0 (
// Equation(s):
// \inst18[31]~0_combout  = (\MIR~combout [22] & ((\MIR~combout [23] & (\S~combout [31])) # (!\MIR~combout [23] & ((\S~combout [23]))))) # (!\MIR~combout [22] & (\S~combout [31]))

	.dataa(\S~combout [31]),
	.datab(\S~combout [23]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[31]~0 .lut_mask = 16'hAACA;
defparam \inst18[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[30]));
// synopsys translate_off
defparam \S[30]~I .input_async_reset = "none";
defparam \S[30]~I .input_power_up = "low";
defparam \S[30]~I .input_register_mode = "none";
defparam \S[30]~I .input_sync_reset = "none";
defparam \S[30]~I .oe_async_reset = "none";
defparam \S[30]~I .oe_power_up = "low";
defparam \S[30]~I .oe_register_mode = "none";
defparam \S[30]~I .oe_sync_reset = "none";
defparam \S[30]~I .operation_mode = "input";
defparam \S[30]~I .output_async_reset = "none";
defparam \S[30]~I .output_power_up = "low";
defparam \S[30]~I .output_register_mode = "none";
defparam \S[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneii_lcell_comb \inst18[30]~1 (
// Equation(s):
// \inst18[30]~1_combout  = (\MIR~combout [22] & (((\S~combout [30] & \MIR~combout [23])))) # (!\MIR~combout [22] & ((\MIR~combout [23] & (\S~combout [31])) # (!\MIR~combout [23] & ((\S~combout [30])))))

	.dataa(\S~combout [31]),
	.datab(\S~combout [30]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[30]~1 .lut_mask = 16'hCA0C;
defparam \inst18[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[22]));
// synopsys translate_off
defparam \S[22]~I .input_async_reset = "none";
defparam \S[22]~I .input_power_up = "low";
defparam \S[22]~I .input_register_mode = "none";
defparam \S[22]~I .input_sync_reset = "none";
defparam \S[22]~I .oe_async_reset = "none";
defparam \S[22]~I .oe_power_up = "low";
defparam \S[22]~I .oe_register_mode = "none";
defparam \S[22]~I .oe_sync_reset = "none";
defparam \S[22]~I .operation_mode = "input";
defparam \S[22]~I .output_async_reset = "none";
defparam \S[22]~I .output_power_up = "low";
defparam \S[22]~I .output_register_mode = "none";
defparam \S[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \inst18[30] (
// Equation(s):
// inst18[30] = (\inst18[30]~1_combout ) # ((!\MIR~combout [23] & (\MIR~combout [22] & \S~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\inst18[30]~1_combout ),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [22]),
	.cin(gnd),
	.combout(inst18[30]),
	.cout());
// synopsys translate_off
defparam \inst18[30] .lut_mask = 16'hDCCC;
defparam \inst18[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[29]));
// synopsys translate_off
defparam \S[29]~I .input_async_reset = "none";
defparam \S[29]~I .input_power_up = "low";
defparam \S[29]~I .input_register_mode = "none";
defparam \S[29]~I .input_sync_reset = "none";
defparam \S[29]~I .oe_async_reset = "none";
defparam \S[29]~I .oe_power_up = "low";
defparam \S[29]~I .oe_register_mode = "none";
defparam \S[29]~I .oe_sync_reset = "none";
defparam \S[29]~I .operation_mode = "input";
defparam \S[29]~I .output_async_reset = "none";
defparam \S[29]~I .output_power_up = "low";
defparam \S[29]~I .output_register_mode = "none";
defparam \S[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[21]));
// synopsys translate_off
defparam \S[21]~I .input_async_reset = "none";
defparam \S[21]~I .input_power_up = "low";
defparam \S[21]~I .input_register_mode = "none";
defparam \S[21]~I .input_sync_reset = "none";
defparam \S[21]~I .oe_async_reset = "none";
defparam \S[21]~I .oe_power_up = "low";
defparam \S[21]~I .oe_register_mode = "none";
defparam \S[21]~I .oe_sync_reset = "none";
defparam \S[21]~I .operation_mode = "input";
defparam \S[21]~I .output_async_reset = "none";
defparam \S[21]~I .output_power_up = "low";
defparam \S[21]~I .output_register_mode = "none";
defparam \S[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneii_lcell_comb \inst18[29]~2 (
// Equation(s):
// \inst18[29]~2_combout  = (\MIR~combout [22] & (((\S~combout [21] & !\MIR~combout [23])))) # (!\MIR~combout [22] & (\S~combout [30] & ((\MIR~combout [23]))))

	.dataa(\S~combout [30]),
	.datab(\S~combout [21]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[29]~2 .lut_mask = 16'h0AC0;
defparam \inst18[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneii_lcell_comb \inst18[29]~3 (
// Equation(s):
// \inst18[29]~3_combout  = (\inst18[29]~2_combout ) # ((\S~combout [29] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\S~combout [29]),
	.datab(\MIR~combout [22]),
	.datac(\inst18[29]~2_combout ),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[29]~3 .lut_mask = 16'hF8F2;
defparam \inst18[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[28]));
// synopsys translate_off
defparam \S[28]~I .input_async_reset = "none";
defparam \S[28]~I .input_power_up = "low";
defparam \S[28]~I .input_register_mode = "none";
defparam \S[28]~I .input_sync_reset = "none";
defparam \S[28]~I .oe_async_reset = "none";
defparam \S[28]~I .oe_power_up = "low";
defparam \S[28]~I .oe_register_mode = "none";
defparam \S[28]~I .oe_sync_reset = "none";
defparam \S[28]~I .operation_mode = "input";
defparam \S[28]~I .output_async_reset = "none";
defparam \S[28]~I .output_power_up = "low";
defparam \S[28]~I .output_register_mode = "none";
defparam \S[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[20]));
// synopsys translate_off
defparam \S[20]~I .input_async_reset = "none";
defparam \S[20]~I .input_power_up = "low";
defparam \S[20]~I .input_register_mode = "none";
defparam \S[20]~I .input_sync_reset = "none";
defparam \S[20]~I .oe_async_reset = "none";
defparam \S[20]~I .oe_power_up = "low";
defparam \S[20]~I .oe_register_mode = "none";
defparam \S[20]~I .oe_sync_reset = "none";
defparam \S[20]~I .operation_mode = "input";
defparam \S[20]~I .output_async_reset = "none";
defparam \S[20]~I .output_power_up = "low";
defparam \S[20]~I .output_register_mode = "none";
defparam \S[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneii_lcell_comb \inst18[28]~4 (
// Equation(s):
// \inst18[28]~4_combout  = (\MIR~combout [22] & (((\S~combout [20] & !\MIR~combout [23])))) # (!\MIR~combout [22] & (\S~combout [29] & ((\MIR~combout [23]))))

	.dataa(\S~combout [29]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [20]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[28]~4 .lut_mask = 16'h22C0;
defparam \inst18[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneii_lcell_comb \inst18[28]~5 (
// Equation(s):
// \inst18[28]~5_combout  = (\inst18[28]~4_combout ) # ((\S~combout [28] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\S~combout [28]),
	.datab(\inst18[28]~4_combout ),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[28]~5 .lut_mask = 16'hECCE;
defparam \inst18[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[19]));
// synopsys translate_off
defparam \S[19]~I .input_async_reset = "none";
defparam \S[19]~I .input_power_up = "low";
defparam \S[19]~I .input_register_mode = "none";
defparam \S[19]~I .input_sync_reset = "none";
defparam \S[19]~I .oe_async_reset = "none";
defparam \S[19]~I .oe_power_up = "low";
defparam \S[19]~I .oe_register_mode = "none";
defparam \S[19]~I .oe_sync_reset = "none";
defparam \S[19]~I .operation_mode = "input";
defparam \S[19]~I .output_async_reset = "none";
defparam \S[19]~I .output_power_up = "low";
defparam \S[19]~I .output_register_mode = "none";
defparam \S[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneii_lcell_comb \inst18[27]~6 (
// Equation(s):
// \inst18[27]~6_combout  = (\MIR~combout [23] & (!\MIR~combout [22] & (\S~combout [28]))) # (!\MIR~combout [23] & (\MIR~combout [22] & ((\S~combout [19]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [28]),
	.datad(\S~combout [19]),
	.cin(gnd),
	.combout(\inst18[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[27]~6 .lut_mask = 16'h6420;
defparam \inst18[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[27]));
// synopsys translate_off
defparam \S[27]~I .input_async_reset = "none";
defparam \S[27]~I .input_power_up = "low";
defparam \S[27]~I .input_register_mode = "none";
defparam \S[27]~I .input_sync_reset = "none";
defparam \S[27]~I .oe_async_reset = "none";
defparam \S[27]~I .oe_power_up = "low";
defparam \S[27]~I .oe_register_mode = "none";
defparam \S[27]~I .oe_sync_reset = "none";
defparam \S[27]~I .operation_mode = "input";
defparam \S[27]~I .output_async_reset = "none";
defparam \S[27]~I .output_power_up = "low";
defparam \S[27]~I .output_register_mode = "none";
defparam \S[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneii_lcell_comb \inst18[27]~7 (
// Equation(s):
// \inst18[27]~7_combout  = (\inst18[27]~6_combout ) # ((\S~combout [27] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\inst18[27]~6_combout ),
	.datad(\S~combout [27]),
	.cin(gnd),
	.combout(\inst18[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[27]~7 .lut_mask = 16'hF9F0;
defparam \inst18[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[18]));
// synopsys translate_off
defparam \S[18]~I .input_async_reset = "none";
defparam \S[18]~I .input_power_up = "low";
defparam \S[18]~I .input_register_mode = "none";
defparam \S[18]~I .input_sync_reset = "none";
defparam \S[18]~I .oe_async_reset = "none";
defparam \S[18]~I .oe_power_up = "low";
defparam \S[18]~I .oe_register_mode = "none";
defparam \S[18]~I .oe_sync_reset = "none";
defparam \S[18]~I .operation_mode = "input";
defparam \S[18]~I .output_async_reset = "none";
defparam \S[18]~I .output_power_up = "low";
defparam \S[18]~I .output_register_mode = "none";
defparam \S[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneii_lcell_comb \inst18[26]~8 (
// Equation(s):
// \inst18[26]~8_combout  = (\MIR~combout [23] & (((!\MIR~combout [22] & \S~combout [27])))) # (!\MIR~combout [23] & (\S~combout [18] & (\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\S~combout [18]),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [27]),
	.cin(gnd),
	.combout(\inst18[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[26]~8 .lut_mask = 16'h4A40;
defparam \inst18[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[26]));
// synopsys translate_off
defparam \S[26]~I .input_async_reset = "none";
defparam \S[26]~I .input_power_up = "low";
defparam \S[26]~I .input_register_mode = "none";
defparam \S[26]~I .input_sync_reset = "none";
defparam \S[26]~I .oe_async_reset = "none";
defparam \S[26]~I .oe_power_up = "low";
defparam \S[26]~I .oe_register_mode = "none";
defparam \S[26]~I .oe_sync_reset = "none";
defparam \S[26]~I .operation_mode = "input";
defparam \S[26]~I .output_async_reset = "none";
defparam \S[26]~I .output_power_up = "low";
defparam \S[26]~I .output_register_mode = "none";
defparam \S[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneii_lcell_comb \inst18[26]~9 (
// Equation(s):
// \inst18[26]~9_combout  = (\inst18[26]~8_combout ) # ((\S~combout [26] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\inst18[26]~8_combout ),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [26]),
	.cin(gnd),
	.combout(\inst18[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[26]~9 .lut_mask = 16'hEDCC;
defparam \inst18[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[17]));
// synopsys translate_off
defparam \S[17]~I .input_async_reset = "none";
defparam \S[17]~I .input_power_up = "low";
defparam \S[17]~I .input_register_mode = "none";
defparam \S[17]~I .input_sync_reset = "none";
defparam \S[17]~I .oe_async_reset = "none";
defparam \S[17]~I .oe_power_up = "low";
defparam \S[17]~I .oe_register_mode = "none";
defparam \S[17]~I .oe_sync_reset = "none";
defparam \S[17]~I .operation_mode = "input";
defparam \S[17]~I .output_async_reset = "none";
defparam \S[17]~I .output_power_up = "low";
defparam \S[17]~I .output_register_mode = "none";
defparam \S[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneii_lcell_comb \inst18[25]~10 (
// Equation(s):
// \inst18[25]~10_combout  = (\MIR~combout [23] & (!\MIR~combout [22] & (\S~combout [26]))) # (!\MIR~combout [23] & (\MIR~combout [22] & ((\S~combout [17]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [26]),
	.datad(\S~combout [17]),
	.cin(gnd),
	.combout(\inst18[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[25]~10 .lut_mask = 16'h6420;
defparam \inst18[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[25]));
// synopsys translate_off
defparam \S[25]~I .input_async_reset = "none";
defparam \S[25]~I .input_power_up = "low";
defparam \S[25]~I .input_register_mode = "none";
defparam \S[25]~I .input_sync_reset = "none";
defparam \S[25]~I .oe_async_reset = "none";
defparam \S[25]~I .oe_power_up = "low";
defparam \S[25]~I .oe_register_mode = "none";
defparam \S[25]~I .oe_sync_reset = "none";
defparam \S[25]~I .operation_mode = "input";
defparam \S[25]~I .output_async_reset = "none";
defparam \S[25]~I .output_power_up = "low";
defparam \S[25]~I .output_register_mode = "none";
defparam \S[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneii_lcell_comb \inst18[25]~11 (
// Equation(s):
// \inst18[25]~11_combout  = (\inst18[25]~10_combout ) # ((\S~combout [25] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\inst18[25]~10_combout ),
	.datad(\S~combout [25]),
	.cin(gnd),
	.combout(\inst18[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[25]~11 .lut_mask = 16'hF9F0;
defparam \inst18[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[16]));
// synopsys translate_off
defparam \S[16]~I .input_async_reset = "none";
defparam \S[16]~I .input_power_up = "low";
defparam \S[16]~I .input_register_mode = "none";
defparam \S[16]~I .input_sync_reset = "none";
defparam \S[16]~I .oe_async_reset = "none";
defparam \S[16]~I .oe_power_up = "low";
defparam \S[16]~I .oe_register_mode = "none";
defparam \S[16]~I .oe_sync_reset = "none";
defparam \S[16]~I .operation_mode = "input";
defparam \S[16]~I .output_async_reset = "none";
defparam \S[16]~I .output_power_up = "low";
defparam \S[16]~I .output_register_mode = "none";
defparam \S[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneii_lcell_comb \inst18[24]~12 (
// Equation(s):
// \inst18[24]~12_combout  = (\MIR~combout [23] & (((!\MIR~combout [22] & \S~combout [25])))) # (!\MIR~combout [23] & (\S~combout [16] & (\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\S~combout [16]),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [25]),
	.cin(gnd),
	.combout(\inst18[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[24]~12 .lut_mask = 16'h4A40;
defparam \inst18[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[24]));
// synopsys translate_off
defparam \S[24]~I .input_async_reset = "none";
defparam \S[24]~I .input_power_up = "low";
defparam \S[24]~I .input_register_mode = "none";
defparam \S[24]~I .input_sync_reset = "none";
defparam \S[24]~I .oe_async_reset = "none";
defparam \S[24]~I .oe_power_up = "low";
defparam \S[24]~I .oe_register_mode = "none";
defparam \S[24]~I .oe_sync_reset = "none";
defparam \S[24]~I .operation_mode = "input";
defparam \S[24]~I .output_async_reset = "none";
defparam \S[24]~I .output_power_up = "low";
defparam \S[24]~I .output_register_mode = "none";
defparam \S[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneii_lcell_comb \inst18[24]~13 (
// Equation(s):
// \inst18[24]~13_combout  = (\inst18[24]~12_combout ) # ((\S~combout [24] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\inst18[24]~12_combout ),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [24]),
	.cin(gnd),
	.combout(\inst18[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[24]~13 .lut_mask = 16'hEDCC;
defparam \inst18[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[15]));
// synopsys translate_off
defparam \S[15]~I .input_async_reset = "none";
defparam \S[15]~I .input_power_up = "low";
defparam \S[15]~I .input_register_mode = "none";
defparam \S[15]~I .input_sync_reset = "none";
defparam \S[15]~I .oe_async_reset = "none";
defparam \S[15]~I .oe_power_up = "low";
defparam \S[15]~I .oe_register_mode = "none";
defparam \S[15]~I .oe_sync_reset = "none";
defparam \S[15]~I .operation_mode = "input";
defparam \S[15]~I .output_async_reset = "none";
defparam \S[15]~I .output_power_up = "low";
defparam \S[15]~I .output_register_mode = "none";
defparam \S[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneii_lcell_comb \inst18[23]~14 (
// Equation(s):
// \inst18[23]~14_combout  = (\MIR~combout [23] & (((!\MIR~combout [22] & \S~combout [24])))) # (!\MIR~combout [23] & (\S~combout [15] & (\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\S~combout [15]),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [24]),
	.cin(gnd),
	.combout(\inst18[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[23]~14 .lut_mask = 16'h4A40;
defparam \inst18[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneii_lcell_comb \inst18[23]~15 (
// Equation(s):
// \inst18[23]~15_combout  = (\inst18[23]~14_combout ) # ((\S~combout [23] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\inst18[23]~14_combout ),
	.datab(\S~combout [23]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[23]~15 .lut_mask = 16'hEAAE;
defparam \inst18[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneii_lcell_comb \inst18[22]~16 (
// Equation(s):
// \inst18[22]~16_combout  = (\MIR~combout [22] & (\S~combout [14] & ((!\MIR~combout [23])))) # (!\MIR~combout [22] & (((\S~combout [23] & \MIR~combout [23]))))

	.dataa(\S~combout [14]),
	.datab(\S~combout [23]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[22]~16 .lut_mask = 16'h0CA0;
defparam \inst18[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneii_lcell_comb \inst18[22]~17 (
// Equation(s):
// \inst18[22]~17_combout  = (\inst18[22]~16_combout ) # ((\S~combout [22] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\inst18[22]~16_combout ),
	.datab(\S~combout [22]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[22]~17 .lut_mask = 16'hEAAE;
defparam \inst18[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \inst18[21]~18 (
// Equation(s):
// \inst18[21]~18_combout  = (\MIR~combout [22] & (\S~combout [13] & ((!\MIR~combout [23])))) # (!\MIR~combout [22] & (((\S~combout [22] & \MIR~combout [23]))))

	.dataa(\S~combout [13]),
	.datab(\S~combout [22]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[21]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[21]~18 .lut_mask = 16'h0CA0;
defparam \inst18[21]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \inst18[21]~19 (
// Equation(s):
// \inst18[21]~19_combout  = (\inst18[21]~18_combout ) # ((\S~combout [21] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\inst18[21]~18_combout ),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [21]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[21]~19 .lut_mask = 16'hEABA;
defparam \inst18[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \inst18[20]~20 (
// Equation(s):
// \inst18[20]~20_combout  = (\MIR~combout [22] & (\S~combout [12] & ((!\MIR~combout [23])))) # (!\MIR~combout [22] & (((\S~combout [21] & \MIR~combout [23]))))

	.dataa(\S~combout [12]),
	.datab(\S~combout [21]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[20]~20 .lut_mask = 16'h0CA0;
defparam \inst18[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneii_lcell_comb \inst18[20]~21 (
// Equation(s):
// \inst18[20]~21_combout  = (\inst18[20]~20_combout ) # ((\S~combout [20] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\S~combout [20]),
	.datab(\inst18[20]~20_combout ),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[20]~21 .lut_mask = 16'hECCE;
defparam \inst18[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneii_lcell_comb \inst18[19]~22 (
// Equation(s):
// \inst18[19]~22_combout  = (\MIR~combout [22] & (\S~combout [11] & ((!\MIR~combout [23])))) # (!\MIR~combout [22] & (((\S~combout [20] & \MIR~combout [23]))))

	.dataa(\S~combout [11]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [20]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[19]~22 .lut_mask = 16'h3088;
defparam \inst18[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneii_lcell_comb \inst18[19]~23 (
// Equation(s):
// \inst18[19]~23_combout  = (\inst18[19]~22_combout ) # ((\S~combout [19] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\S~combout [19]),
	.datab(\inst18[19]~22_combout ),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[19]~23 .lut_mask = 16'hECCE;
defparam \inst18[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneii_lcell_comb \inst18[18]~24 (
// Equation(s):
// \inst18[18]~24_combout  = (\MIR~combout [22] & (\S~combout [10] & (!\MIR~combout [23]))) # (!\MIR~combout [22] & (((\MIR~combout [23] & \S~combout [19]))))

	.dataa(\S~combout [10]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\S~combout [19]),
	.cin(gnd),
	.combout(\inst18[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[18]~24 .lut_mask = 16'h3808;
defparam \inst18[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneii_lcell_comb \inst18[18]~25 (
// Equation(s):
// \inst18[18]~25_combout  = (\inst18[18]~24_combout ) # ((\S~combout [18] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\inst18[18]~24_combout ),
	.datad(\S~combout [18]),
	.cin(gnd),
	.combout(\inst18[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[18]~25 .lut_mask = 16'hF9F0;
defparam \inst18[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneii_lcell_comb \inst18[17]~26 (
// Equation(s):
// \inst18[17]~26_combout  = (\MIR~combout [22] & (\S~combout [9] & (!\MIR~combout [23]))) # (!\MIR~combout [22] & (((\MIR~combout [23] & \S~combout [18]))))

	.dataa(\S~combout [9]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\S~combout [18]),
	.cin(gnd),
	.combout(\inst18[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[17]~26 .lut_mask = 16'h3808;
defparam \inst18[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneii_lcell_comb \inst18[17]~27 (
// Equation(s):
// \inst18[17]~27_combout  = (\inst18[17]~26_combout ) # ((\S~combout [17] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\inst18[17]~26_combout ),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [17]),
	.cin(gnd),
	.combout(\inst18[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[17]~27 .lut_mask = 16'hEDCC;
defparam \inst18[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[8]));
// synopsys translate_off
defparam \S[8]~I .input_async_reset = "none";
defparam \S[8]~I .input_power_up = "low";
defparam \S[8]~I .input_register_mode = "none";
defparam \S[8]~I .input_sync_reset = "none";
defparam \S[8]~I .oe_async_reset = "none";
defparam \S[8]~I .oe_power_up = "low";
defparam \S[8]~I .oe_register_mode = "none";
defparam \S[8]~I .oe_sync_reset = "none";
defparam \S[8]~I .operation_mode = "input";
defparam \S[8]~I .output_async_reset = "none";
defparam \S[8]~I .output_power_up = "low";
defparam \S[8]~I .output_register_mode = "none";
defparam \S[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneii_lcell_comb \inst18[16]~28 (
// Equation(s):
// \inst18[16]~28_combout  = (\MIR~combout [23] & (!\MIR~combout [22] & (\S~combout [17]))) # (!\MIR~combout [23] & (\MIR~combout [22] & ((\S~combout [8]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [17]),
	.datad(\S~combout [8]),
	.cin(gnd),
	.combout(\inst18[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[16]~28 .lut_mask = 16'h6420;
defparam \inst18[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneii_lcell_comb \inst18[16]~29 (
// Equation(s):
// \inst18[16]~29_combout  = (\inst18[16]~28_combout ) # ((\S~combout [16] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\inst18[16]~28_combout ),
	.datac(\S~combout [16]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst18[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[16]~29 .lut_mask = 16'hECDC;
defparam \inst18[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[7]));
// synopsys translate_off
defparam \S[7]~I .input_async_reset = "none";
defparam \S[7]~I .input_power_up = "low";
defparam \S[7]~I .input_register_mode = "none";
defparam \S[7]~I .input_sync_reset = "none";
defparam \S[7]~I .oe_async_reset = "none";
defparam \S[7]~I .oe_power_up = "low";
defparam \S[7]~I .oe_register_mode = "none";
defparam \S[7]~I .oe_sync_reset = "none";
defparam \S[7]~I .operation_mode = "input";
defparam \S[7]~I .output_async_reset = "none";
defparam \S[7]~I .output_power_up = "low";
defparam \S[7]~I .output_register_mode = "none";
defparam \S[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneii_lcell_comb \inst18[15]~30 (
// Equation(s):
// \inst18[15]~30_combout  = (\MIR~combout [23] & (!\MIR~combout [22] & (\S~combout [16]))) # (!\MIR~combout [23] & (\MIR~combout [22] & ((\S~combout [7]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [16]),
	.datad(\S~combout [7]),
	.cin(gnd),
	.combout(\inst18[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[15]~30 .lut_mask = 16'h6420;
defparam \inst18[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneii_lcell_comb \inst18[15]~31 (
// Equation(s):
// \inst18[15]~31_combout  = (\inst18[15]~30_combout ) # ((\S~combout [15] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\inst18[15]~30_combout ),
	.datad(\S~combout [15]),
	.cin(gnd),
	.combout(\inst18[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[15]~31 .lut_mask = 16'hF9F0;
defparam \inst18[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneii_lcell_comb \inst18[14]~32 (
// Equation(s):
// \inst18[14]~32_combout  = (\MIR~combout [22] & (\S~combout [6] & (!\MIR~combout [23]))) # (!\MIR~combout [22] & (((\MIR~combout [23] & \S~combout [15]))))

	.dataa(\S~combout [6]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\S~combout [15]),
	.cin(gnd),
	.combout(\inst18[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[14]~32 .lut_mask = 16'h3808;
defparam \inst18[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[14]));
// synopsys translate_off
defparam \S[14]~I .input_async_reset = "none";
defparam \S[14]~I .input_power_up = "low";
defparam \S[14]~I .input_register_mode = "none";
defparam \S[14]~I .input_sync_reset = "none";
defparam \S[14]~I .oe_async_reset = "none";
defparam \S[14]~I .oe_power_up = "low";
defparam \S[14]~I .oe_register_mode = "none";
defparam \S[14]~I .oe_sync_reset = "none";
defparam \S[14]~I .operation_mode = "input";
defparam \S[14]~I .output_async_reset = "none";
defparam \S[14]~I .output_power_up = "low";
defparam \S[14]~I .output_register_mode = "none";
defparam \S[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneii_lcell_comb \inst18[14]~33 (
// Equation(s):
// \inst18[14]~33_combout  = (\inst18[14]~32_combout ) # ((\S~combout [14] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\inst18[14]~32_combout ),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\S~combout [14]),
	.cin(gnd),
	.combout(\inst18[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[14]~33 .lut_mask = 16'hEBAA;
defparam \inst18[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N8
cycloneii_lcell_comb \inst18[13]~34 (
// Equation(s):
// \inst18[13]~34_combout  = (\MIR~combout [22] & (\S~combout [5] & ((!\MIR~combout [23])))) # (!\MIR~combout [22] & (((\S~combout [14] & \MIR~combout [23]))))

	.dataa(\S~combout [5]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [14]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[13]~34 .lut_mask = 16'h3088;
defparam \inst18[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[13]));
// synopsys translate_off
defparam \S[13]~I .input_async_reset = "none";
defparam \S[13]~I .input_power_up = "low";
defparam \S[13]~I .input_register_mode = "none";
defparam \S[13]~I .input_sync_reset = "none";
defparam \S[13]~I .oe_async_reset = "none";
defparam \S[13]~I .oe_power_up = "low";
defparam \S[13]~I .oe_register_mode = "none";
defparam \S[13]~I .oe_sync_reset = "none";
defparam \S[13]~I .operation_mode = "input";
defparam \S[13]~I .output_async_reset = "none";
defparam \S[13]~I .output_power_up = "low";
defparam \S[13]~I .output_register_mode = "none";
defparam \S[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N26
cycloneii_lcell_comb \inst18[13]~35 (
// Equation(s):
// \inst18[13]~35_combout  = (\inst18[13]~34_combout ) # ((\S~combout [13] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\inst18[13]~34_combout ),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [13]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[13]~35 .lut_mask = 16'hEABA;
defparam \inst18[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N12
cycloneii_lcell_comb \inst18[12]~36 (
// Equation(s):
// \inst18[12]~36_combout  = (\MIR~combout [22] & (\S~combout [4] & ((!\MIR~combout [23])))) # (!\MIR~combout [22] & (((\S~combout [13] & \MIR~combout [23]))))

	.dataa(\S~combout [4]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [13]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[12]~36 .lut_mask = 16'h3088;
defparam \inst18[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[12]));
// synopsys translate_off
defparam \S[12]~I .input_async_reset = "none";
defparam \S[12]~I .input_power_up = "low";
defparam \S[12]~I .input_register_mode = "none";
defparam \S[12]~I .input_sync_reset = "none";
defparam \S[12]~I .oe_async_reset = "none";
defparam \S[12]~I .oe_power_up = "low";
defparam \S[12]~I .oe_register_mode = "none";
defparam \S[12]~I .oe_sync_reset = "none";
defparam \S[12]~I .operation_mode = "input";
defparam \S[12]~I .output_async_reset = "none";
defparam \S[12]~I .output_power_up = "low";
defparam \S[12]~I .output_register_mode = "none";
defparam \S[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N6
cycloneii_lcell_comb \inst18[12]~37 (
// Equation(s):
// \inst18[12]~37_combout  = (\inst18[12]~36_combout ) # ((\S~combout [12] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\inst18[12]~36_combout ),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [12]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[12]~37 .lut_mask = 16'hEABA;
defparam \inst18[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[11]));
// synopsys translate_off
defparam \S[11]~I .input_async_reset = "none";
defparam \S[11]~I .input_power_up = "low";
defparam \S[11]~I .input_register_mode = "none";
defparam \S[11]~I .input_sync_reset = "none";
defparam \S[11]~I .oe_async_reset = "none";
defparam \S[11]~I .oe_power_up = "low";
defparam \S[11]~I .oe_register_mode = "none";
defparam \S[11]~I .oe_sync_reset = "none";
defparam \S[11]~I .operation_mode = "input";
defparam \S[11]~I .output_async_reset = "none";
defparam \S[11]~I .output_power_up = "low";
defparam \S[11]~I .output_register_mode = "none";
defparam \S[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N24
cycloneii_lcell_comb \inst18[11]~38 (
// Equation(s):
// \inst18[11]~38_combout  = (\MIR~combout [22] & (\S~combout [3] & ((!\MIR~combout [23])))) # (!\MIR~combout [22] & (((\S~combout [12] & \MIR~combout [23]))))

	.dataa(\S~combout [3]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [12]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[11]~38 .lut_mask = 16'h3088;
defparam \inst18[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N18
cycloneii_lcell_comb \inst18[11]~39 (
// Equation(s):
// \inst18[11]~39_combout  = (\inst18[11]~38_combout ) # ((\S~combout [11] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\S~combout [11]),
	.datab(\MIR~combout [22]),
	.datac(\inst18[11]~38_combout ),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[11]~39 .lut_mask = 16'hF8F2;
defparam \inst18[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[10]));
// synopsys translate_off
defparam \S[10]~I .input_async_reset = "none";
defparam \S[10]~I .input_power_up = "low";
defparam \S[10]~I .input_register_mode = "none";
defparam \S[10]~I .input_sync_reset = "none";
defparam \S[10]~I .oe_async_reset = "none";
defparam \S[10]~I .oe_power_up = "low";
defparam \S[10]~I .oe_register_mode = "none";
defparam \S[10]~I .oe_sync_reset = "none";
defparam \S[10]~I .operation_mode = "input";
defparam \S[10]~I .output_async_reset = "none";
defparam \S[10]~I .output_power_up = "low";
defparam \S[10]~I .output_register_mode = "none";
defparam \S[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N20
cycloneii_lcell_comb \inst18[10]~40 (
// Equation(s):
// \inst18[10]~40_combout  = (\MIR~combout [22] & (\S~combout [2] & ((!\MIR~combout [23])))) # (!\MIR~combout [22] & (((\S~combout [11] & \MIR~combout [23]))))

	.dataa(\S~combout [2]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [11]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[10]~40 .lut_mask = 16'h3088;
defparam \inst18[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N30
cycloneii_lcell_comb \inst18[10]~41 (
// Equation(s):
// \inst18[10]~41_combout  = (\inst18[10]~40_combout ) # ((\S~combout [10] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\S~combout [10]),
	.datab(\MIR~combout [22]),
	.datac(\inst18[10]~40_combout ),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst18[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[10]~41 .lut_mask = 16'hF8F2;
defparam \inst18[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[9]));
// synopsys translate_off
defparam \S[9]~I .input_async_reset = "none";
defparam \S[9]~I .input_power_up = "low";
defparam \S[9]~I .input_register_mode = "none";
defparam \S[9]~I .input_sync_reset = "none";
defparam \S[9]~I .oe_async_reset = "none";
defparam \S[9]~I .oe_power_up = "low";
defparam \S[9]~I .oe_register_mode = "none";
defparam \S[9]~I .oe_sync_reset = "none";
defparam \S[9]~I .operation_mode = "input";
defparam \S[9]~I .output_async_reset = "none";
defparam \S[9]~I .output_power_up = "low";
defparam \S[9]~I .output_register_mode = "none";
defparam \S[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[1]));
// synopsys translate_off
defparam \S[1]~I .input_async_reset = "none";
defparam \S[1]~I .input_power_up = "low";
defparam \S[1]~I .input_register_mode = "none";
defparam \S[1]~I .input_sync_reset = "none";
defparam \S[1]~I .oe_async_reset = "none";
defparam \S[1]~I .oe_power_up = "low";
defparam \S[1]~I .oe_register_mode = "none";
defparam \S[1]~I .oe_sync_reset = "none";
defparam \S[1]~I .operation_mode = "input";
defparam \S[1]~I .output_async_reset = "none";
defparam \S[1]~I .output_power_up = "low";
defparam \S[1]~I .output_register_mode = "none";
defparam \S[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneii_lcell_comb \inst18[9]~42 (
// Equation(s):
// \inst18[9]~42_combout  = (\MIR~combout [23] & (!\MIR~combout [22] & (\S~combout [10]))) # (!\MIR~combout [23] & (\MIR~combout [22] & ((\S~combout [1]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [10]),
	.datad(\S~combout [1]),
	.cin(gnd),
	.combout(\inst18[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[9]~42 .lut_mask = 16'h6420;
defparam \inst18[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneii_lcell_comb \inst18[9]~43 (
// Equation(s):
// \inst18[9]~43_combout  = (\inst18[9]~42_combout ) # ((\S~combout [9] & (\MIR~combout [22] $ (!\MIR~combout [23]))))

	.dataa(\S~combout [9]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\inst18[9]~42_combout ),
	.cin(gnd),
	.combout(\inst18[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[9]~43 .lut_mask = 16'hFF82;
defparam \inst18[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[0]));
// synopsys translate_off
defparam \S[0]~I .input_async_reset = "none";
defparam \S[0]~I .input_power_up = "low";
defparam \S[0]~I .input_register_mode = "none";
defparam \S[0]~I .input_sync_reset = "none";
defparam \S[0]~I .oe_async_reset = "none";
defparam \S[0]~I .oe_power_up = "low";
defparam \S[0]~I .oe_register_mode = "none";
defparam \S[0]~I .oe_sync_reset = "none";
defparam \S[0]~I .operation_mode = "input";
defparam \S[0]~I .output_async_reset = "none";
defparam \S[0]~I .output_power_up = "low";
defparam \S[0]~I .output_register_mode = "none";
defparam \S[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneii_lcell_comb \inst18[8]~44 (
// Equation(s):
// \inst18[8]~44_combout  = (\MIR~combout [22] & (((!\MIR~combout [23] & \S~combout [0])))) # (!\MIR~combout [22] & (\S~combout [9] & (\MIR~combout [23])))

	.dataa(\S~combout [9]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst18[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[8]~44 .lut_mask = 16'h2C20;
defparam \inst18[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneii_lcell_comb \inst18[8]~45 (
// Equation(s):
// \inst18[8]~45_combout  = (\inst18[8]~44_combout ) # ((\S~combout [8] & (\MIR~combout [23] $ (!\MIR~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\inst18[8]~44_combout ),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [8]),
	.cin(gnd),
	.combout(\inst18[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst18[8]~45 .lut_mask = 16'hEDCC;
defparam \inst18[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneii_lcell_comb \inst18[7] (
// Equation(s):
// inst18[7] = (\MIR~combout [23] & ((\MIR~combout [22] & (\S~combout [7])) # (!\MIR~combout [22] & ((\S~combout [8]))))) # (!\MIR~combout [23] & (\S~combout [7] & (!\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\S~combout [7]),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [8]),
	.cin(gnd),
	.combout(inst18[7]),
	.cout());
// synopsys translate_off
defparam \inst18[7] .lut_mask = 16'h8E84;
defparam \inst18[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[6]));
// synopsys translate_off
defparam \S[6]~I .input_async_reset = "none";
defparam \S[6]~I .input_power_up = "low";
defparam \S[6]~I .input_register_mode = "none";
defparam \S[6]~I .input_sync_reset = "none";
defparam \S[6]~I .oe_async_reset = "none";
defparam \S[6]~I .oe_power_up = "low";
defparam \S[6]~I .oe_register_mode = "none";
defparam \S[6]~I .oe_sync_reset = "none";
defparam \S[6]~I .operation_mode = "input";
defparam \S[6]~I .output_async_reset = "none";
defparam \S[6]~I .output_power_up = "low";
defparam \S[6]~I .output_register_mode = "none";
defparam \S[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneii_lcell_comb \inst18[6] (
// Equation(s):
// inst18[6] = (\MIR~combout [22] & (\S~combout [6] & (\MIR~combout [23]))) # (!\MIR~combout [22] & ((\MIR~combout [23] & ((\S~combout [7]))) # (!\MIR~combout [23] & (\S~combout [6]))))

	.dataa(\S~combout [6]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\S~combout [7]),
	.cin(gnd),
	.combout(inst18[6]),
	.cout());
// synopsys translate_off
defparam \inst18[6] .lut_mask = 16'hB282;
defparam \inst18[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[5]));
// synopsys translate_off
defparam \S[5]~I .input_async_reset = "none";
defparam \S[5]~I .input_power_up = "low";
defparam \S[5]~I .input_register_mode = "none";
defparam \S[5]~I .input_sync_reset = "none";
defparam \S[5]~I .oe_async_reset = "none";
defparam \S[5]~I .oe_power_up = "low";
defparam \S[5]~I .oe_register_mode = "none";
defparam \S[5]~I .oe_sync_reset = "none";
defparam \S[5]~I .operation_mode = "input";
defparam \S[5]~I .output_async_reset = "none";
defparam \S[5]~I .output_power_up = "low";
defparam \S[5]~I .output_register_mode = "none";
defparam \S[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N0
cycloneii_lcell_comb \inst18[5] (
// Equation(s):
// inst18[5] = (\MIR~combout [22] & (\S~combout [5] & ((\MIR~combout [23])))) # (!\MIR~combout [22] & ((\MIR~combout [23] & ((\S~combout [6]))) # (!\MIR~combout [23] & (\S~combout [5]))))

	.dataa(\S~combout [5]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [6]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(inst18[5]),
	.cout());
// synopsys translate_off
defparam \inst18[5] .lut_mask = 16'hB822;
defparam \inst18[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[4]));
// synopsys translate_off
defparam \S[4]~I .input_async_reset = "none";
defparam \S[4]~I .input_power_up = "low";
defparam \S[4]~I .input_register_mode = "none";
defparam \S[4]~I .input_sync_reset = "none";
defparam \S[4]~I .oe_async_reset = "none";
defparam \S[4]~I .oe_power_up = "low";
defparam \S[4]~I .oe_register_mode = "none";
defparam \S[4]~I .oe_sync_reset = "none";
defparam \S[4]~I .operation_mode = "input";
defparam \S[4]~I .output_async_reset = "none";
defparam \S[4]~I .output_power_up = "low";
defparam \S[4]~I .output_register_mode = "none";
defparam \S[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N10
cycloneii_lcell_comb \inst18[4] (
// Equation(s):
// inst18[4] = (\MIR~combout [22] & (((\S~combout [4] & \MIR~combout [23])))) # (!\MIR~combout [22] & ((\MIR~combout [23] & (\S~combout [5])) # (!\MIR~combout [23] & ((\S~combout [4])))))

	.dataa(\S~combout [5]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [4]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(inst18[4]),
	.cout());
// synopsys translate_off
defparam \inst18[4] .lut_mask = 16'hE230;
defparam \inst18[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[3]));
// synopsys translate_off
defparam \S[3]~I .input_async_reset = "none";
defparam \S[3]~I .input_power_up = "low";
defparam \S[3]~I .input_register_mode = "none";
defparam \S[3]~I .input_sync_reset = "none";
defparam \S[3]~I .oe_async_reset = "none";
defparam \S[3]~I .oe_power_up = "low";
defparam \S[3]~I .oe_register_mode = "none";
defparam \S[3]~I .oe_sync_reset = "none";
defparam \S[3]~I .operation_mode = "input";
defparam \S[3]~I .output_async_reset = "none";
defparam \S[3]~I .output_power_up = "low";
defparam \S[3]~I .output_register_mode = "none";
defparam \S[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N4
cycloneii_lcell_comb \inst18[3] (
// Equation(s):
// inst18[3] = (\MIR~combout [22] & (\S~combout [3] & ((\MIR~combout [23])))) # (!\MIR~combout [22] & ((\MIR~combout [23] & ((\S~combout [4]))) # (!\MIR~combout [23] & (\S~combout [3]))))

	.dataa(\S~combout [3]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [4]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(inst18[3]),
	.cout());
// synopsys translate_off
defparam \inst18[3] .lut_mask = 16'hB822;
defparam \inst18[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[2]));
// synopsys translate_off
defparam \S[2]~I .input_async_reset = "none";
defparam \S[2]~I .input_power_up = "low";
defparam \S[2]~I .input_register_mode = "none";
defparam \S[2]~I .input_sync_reset = "none";
defparam \S[2]~I .oe_async_reset = "none";
defparam \S[2]~I .oe_power_up = "low";
defparam \S[2]~I .oe_register_mode = "none";
defparam \S[2]~I .oe_sync_reset = "none";
defparam \S[2]~I .operation_mode = "input";
defparam \S[2]~I .output_async_reset = "none";
defparam \S[2]~I .output_power_up = "low";
defparam \S[2]~I .output_register_mode = "none";
defparam \S[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N22
cycloneii_lcell_comb \inst18[2] (
// Equation(s):
// inst18[2] = (\MIR~combout [22] & (\S~combout [2] & ((\MIR~combout [23])))) # (!\MIR~combout [22] & ((\MIR~combout [23] & ((\S~combout [3]))) # (!\MIR~combout [23] & (\S~combout [2]))))

	.dataa(\S~combout [2]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [3]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(inst18[2]),
	.cout());
// synopsys translate_off
defparam \inst18[2] .lut_mask = 16'hB822;
defparam \inst18[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneii_lcell_comb \inst18[1] (
// Equation(s):
// inst18[1] = (\MIR~combout [23] & ((\MIR~combout [22] & ((\S~combout [1]))) # (!\MIR~combout [22] & (\S~combout [2])))) # (!\MIR~combout [23] & (!\MIR~combout [22] & ((\S~combout [1]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\S~combout [2]),
	.datad(\S~combout [1]),
	.cin(gnd),
	.combout(inst18[1]),
	.cout());
// synopsys translate_off
defparam \inst18[1] .lut_mask = 16'hB920;
defparam \inst18[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneii_lcell_comb \inst18[0] (
// Equation(s):
// inst18[0] = (\MIR~combout [23] & ((\MIR~combout [22] & (\S~combout [0])) # (!\MIR~combout [22] & ((\S~combout [1]))))) # (!\MIR~combout [23] & (\S~combout [0] & (!\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\S~combout [0]),
	.datac(\MIR~combout [22]),
	.datad(\S~combout [1]),
	.cin(gnd),
	.combout(inst18[0]),
	.cout());
// synopsys translate_off
defparam \inst18[0] .lut_mask = 16'h8E84;
defparam \inst18[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneii_lcell_comb \inst9~0 (
// Equation(s):
// \inst9~0_combout  = (\inst18[29]~3_combout ) # ((\inst18[27]~7_combout ) # ((\inst18[28]~5_combout ) # (\inst18[26]~9_combout )))

	.dataa(\inst18[29]~3_combout ),
	.datab(\inst18[27]~7_combout ),
	.datac(\inst18[28]~5_combout ),
	.datad(\inst18[26]~9_combout ),
	.cin(gnd),
	.combout(\inst9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~0 .lut_mask = 16'hFFFE;
defparam \inst9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneii_lcell_comb \inst9~3 (
// Equation(s):
// \inst9~3_combout  = (\inst18[16]~29_combout ) # ((\inst18[14]~33_combout ) # ((\inst18[17]~27_combout ) # (\inst18[15]~31_combout )))

	.dataa(\inst18[16]~29_combout ),
	.datab(\inst18[14]~33_combout ),
	.datac(\inst18[17]~27_combout ),
	.datad(\inst18[15]~31_combout ),
	.cin(gnd),
	.combout(\inst9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~3 .lut_mask = 16'hFFFE;
defparam \inst9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneii_lcell_comb \inst9~1 (
// Equation(s):
// \inst9~1_combout  = (\inst18[25]~11_combout ) # ((\inst18[22]~17_combout ) # ((\inst18[24]~13_combout ) # (\inst18[23]~15_combout )))

	.dataa(\inst18[25]~11_combout ),
	.datab(\inst18[22]~17_combout ),
	.datac(\inst18[24]~13_combout ),
	.datad(\inst18[23]~15_combout ),
	.cin(gnd),
	.combout(\inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~1 .lut_mask = 16'hFFFE;
defparam \inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneii_lcell_comb \inst9~4 (
// Equation(s):
// \inst9~4_combout  = (\inst9~2_combout ) # ((\inst9~0_combout ) # ((\inst9~3_combout ) # (\inst9~1_combout )))

	.dataa(\inst9~2_combout ),
	.datab(\inst9~0_combout ),
	.datac(\inst9~3_combout ),
	.datad(\inst9~1_combout ),
	.cin(gnd),
	.combout(\inst9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~4 .lut_mask = 16'hFFFE;
defparam \inst9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneii_lcell_comb \inst9~9 (
// Equation(s):
// \inst9~9_combout  = (\inst9~8_combout ) # ((inst18[1]) # ((\inst18[31]~0_combout ) # (inst18[0])))

	.dataa(\inst9~8_combout ),
	.datab(inst18[1]),
	.datac(\inst18[31]~0_combout ),
	.datad(inst18[0]),
	.cin(gnd),
	.combout(\inst9~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~9 .lut_mask = 16'hFFFE;
defparam \inst9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N16
cycloneii_lcell_comb \inst9~5 (
// Equation(s):
// \inst9~5_combout  = (\inst18[12]~37_combout ) # ((\inst18[10]~41_combout ) # ((\inst18[13]~35_combout ) # (\inst18[11]~39_combout )))

	.dataa(\inst18[12]~37_combout ),
	.datab(\inst18[10]~41_combout ),
	.datac(\inst18[13]~35_combout ),
	.datad(\inst18[11]~39_combout ),
	.cin(gnd),
	.combout(\inst9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~5 .lut_mask = 16'hFFFE;
defparam \inst9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneii_lcell_comb \inst9~6 (
// Equation(s):
// \inst9~6_combout  = (inst18[6]) # ((inst18[30]) # (inst18[7]))

	.dataa(vcc),
	.datab(inst18[6]),
	.datac(inst18[30]),
	.datad(inst18[7]),
	.cin(gnd),
	.combout(\inst9~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~6 .lut_mask = 16'hFFFC;
defparam \inst9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneii_lcell_comb \inst9~7 (
// Equation(s):
// \inst9~7_combout  = (\inst18[8]~45_combout ) # ((\inst18[9]~43_combout ) # ((\inst9~5_combout ) # (\inst9~6_combout )))

	.dataa(\inst18[8]~45_combout ),
	.datab(\inst18[9]~43_combout ),
	.datac(\inst9~5_combout ),
	.datad(\inst9~6_combout ),
	.cin(gnd),
	.combout(\inst9~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~7 .lut_mask = 16'hFFFE;
defparam \inst9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneii_lcell_comb \inst9~10 (
// Equation(s):
// \inst9~10_combout  = (\inst9~4_combout ) # ((\inst9~9_combout ) # (\inst9~7_combout ))

	.dataa(vcc),
	.datab(\inst9~4_combout ),
	.datac(\inst9~9_combout ),
	.datad(\inst9~7_combout ),
	.cin(gnd),
	.combout(\inst9~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~10 .lut_mask = 16'hFFFC;
defparam \inst9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \N~I (
	.datain(\inst18[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "output";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[31]~I (
	.datain(\inst18[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[31]));
// synopsys translate_off
defparam \C[31]~I .input_async_reset = "none";
defparam \C[31]~I .input_power_up = "low";
defparam \C[31]~I .input_register_mode = "none";
defparam \C[31]~I .input_sync_reset = "none";
defparam \C[31]~I .oe_async_reset = "none";
defparam \C[31]~I .oe_power_up = "low";
defparam \C[31]~I .oe_register_mode = "none";
defparam \C[31]~I .oe_sync_reset = "none";
defparam \C[31]~I .operation_mode = "output";
defparam \C[31]~I .output_async_reset = "none";
defparam \C[31]~I .output_power_up = "low";
defparam \C[31]~I .output_register_mode = "none";
defparam \C[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[30]~I (
	.datain(inst18[30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[30]));
// synopsys translate_off
defparam \C[30]~I .input_async_reset = "none";
defparam \C[30]~I .input_power_up = "low";
defparam \C[30]~I .input_register_mode = "none";
defparam \C[30]~I .input_sync_reset = "none";
defparam \C[30]~I .oe_async_reset = "none";
defparam \C[30]~I .oe_power_up = "low";
defparam \C[30]~I .oe_register_mode = "none";
defparam \C[30]~I .oe_sync_reset = "none";
defparam \C[30]~I .operation_mode = "output";
defparam \C[30]~I .output_async_reset = "none";
defparam \C[30]~I .output_power_up = "low";
defparam \C[30]~I .output_register_mode = "none";
defparam \C[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[29]~I (
	.datain(\inst18[29]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[29]));
// synopsys translate_off
defparam \C[29]~I .input_async_reset = "none";
defparam \C[29]~I .input_power_up = "low";
defparam \C[29]~I .input_register_mode = "none";
defparam \C[29]~I .input_sync_reset = "none";
defparam \C[29]~I .oe_async_reset = "none";
defparam \C[29]~I .oe_power_up = "low";
defparam \C[29]~I .oe_register_mode = "none";
defparam \C[29]~I .oe_sync_reset = "none";
defparam \C[29]~I .operation_mode = "output";
defparam \C[29]~I .output_async_reset = "none";
defparam \C[29]~I .output_power_up = "low";
defparam \C[29]~I .output_register_mode = "none";
defparam \C[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[28]~I (
	.datain(\inst18[28]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[28]));
// synopsys translate_off
defparam \C[28]~I .input_async_reset = "none";
defparam \C[28]~I .input_power_up = "low";
defparam \C[28]~I .input_register_mode = "none";
defparam \C[28]~I .input_sync_reset = "none";
defparam \C[28]~I .oe_async_reset = "none";
defparam \C[28]~I .oe_power_up = "low";
defparam \C[28]~I .oe_register_mode = "none";
defparam \C[28]~I .oe_sync_reset = "none";
defparam \C[28]~I .operation_mode = "output";
defparam \C[28]~I .output_async_reset = "none";
defparam \C[28]~I .output_power_up = "low";
defparam \C[28]~I .output_register_mode = "none";
defparam \C[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[27]~I (
	.datain(\inst18[27]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[27]));
// synopsys translate_off
defparam \C[27]~I .input_async_reset = "none";
defparam \C[27]~I .input_power_up = "low";
defparam \C[27]~I .input_register_mode = "none";
defparam \C[27]~I .input_sync_reset = "none";
defparam \C[27]~I .oe_async_reset = "none";
defparam \C[27]~I .oe_power_up = "low";
defparam \C[27]~I .oe_register_mode = "none";
defparam \C[27]~I .oe_sync_reset = "none";
defparam \C[27]~I .operation_mode = "output";
defparam \C[27]~I .output_async_reset = "none";
defparam \C[27]~I .output_power_up = "low";
defparam \C[27]~I .output_register_mode = "none";
defparam \C[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[26]~I (
	.datain(\inst18[26]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[26]));
// synopsys translate_off
defparam \C[26]~I .input_async_reset = "none";
defparam \C[26]~I .input_power_up = "low";
defparam \C[26]~I .input_register_mode = "none";
defparam \C[26]~I .input_sync_reset = "none";
defparam \C[26]~I .oe_async_reset = "none";
defparam \C[26]~I .oe_power_up = "low";
defparam \C[26]~I .oe_register_mode = "none";
defparam \C[26]~I .oe_sync_reset = "none";
defparam \C[26]~I .operation_mode = "output";
defparam \C[26]~I .output_async_reset = "none";
defparam \C[26]~I .output_power_up = "low";
defparam \C[26]~I .output_register_mode = "none";
defparam \C[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[25]~I (
	.datain(\inst18[25]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[25]));
// synopsys translate_off
defparam \C[25]~I .input_async_reset = "none";
defparam \C[25]~I .input_power_up = "low";
defparam \C[25]~I .input_register_mode = "none";
defparam \C[25]~I .input_sync_reset = "none";
defparam \C[25]~I .oe_async_reset = "none";
defparam \C[25]~I .oe_power_up = "low";
defparam \C[25]~I .oe_register_mode = "none";
defparam \C[25]~I .oe_sync_reset = "none";
defparam \C[25]~I .operation_mode = "output";
defparam \C[25]~I .output_async_reset = "none";
defparam \C[25]~I .output_power_up = "low";
defparam \C[25]~I .output_register_mode = "none";
defparam \C[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[24]~I (
	.datain(\inst18[24]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[24]));
// synopsys translate_off
defparam \C[24]~I .input_async_reset = "none";
defparam \C[24]~I .input_power_up = "low";
defparam \C[24]~I .input_register_mode = "none";
defparam \C[24]~I .input_sync_reset = "none";
defparam \C[24]~I .oe_async_reset = "none";
defparam \C[24]~I .oe_power_up = "low";
defparam \C[24]~I .oe_register_mode = "none";
defparam \C[24]~I .oe_sync_reset = "none";
defparam \C[24]~I .operation_mode = "output";
defparam \C[24]~I .output_async_reset = "none";
defparam \C[24]~I .output_power_up = "low";
defparam \C[24]~I .output_register_mode = "none";
defparam \C[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[23]~I (
	.datain(\inst18[23]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[23]));
// synopsys translate_off
defparam \C[23]~I .input_async_reset = "none";
defparam \C[23]~I .input_power_up = "low";
defparam \C[23]~I .input_register_mode = "none";
defparam \C[23]~I .input_sync_reset = "none";
defparam \C[23]~I .oe_async_reset = "none";
defparam \C[23]~I .oe_power_up = "low";
defparam \C[23]~I .oe_register_mode = "none";
defparam \C[23]~I .oe_sync_reset = "none";
defparam \C[23]~I .operation_mode = "output";
defparam \C[23]~I .output_async_reset = "none";
defparam \C[23]~I .output_power_up = "low";
defparam \C[23]~I .output_register_mode = "none";
defparam \C[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[22]~I (
	.datain(\inst18[22]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[22]));
// synopsys translate_off
defparam \C[22]~I .input_async_reset = "none";
defparam \C[22]~I .input_power_up = "low";
defparam \C[22]~I .input_register_mode = "none";
defparam \C[22]~I .input_sync_reset = "none";
defparam \C[22]~I .oe_async_reset = "none";
defparam \C[22]~I .oe_power_up = "low";
defparam \C[22]~I .oe_register_mode = "none";
defparam \C[22]~I .oe_sync_reset = "none";
defparam \C[22]~I .operation_mode = "output";
defparam \C[22]~I .output_async_reset = "none";
defparam \C[22]~I .output_power_up = "low";
defparam \C[22]~I .output_register_mode = "none";
defparam \C[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[21]~I (
	.datain(\inst18[21]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[21]));
// synopsys translate_off
defparam \C[21]~I .input_async_reset = "none";
defparam \C[21]~I .input_power_up = "low";
defparam \C[21]~I .input_register_mode = "none";
defparam \C[21]~I .input_sync_reset = "none";
defparam \C[21]~I .oe_async_reset = "none";
defparam \C[21]~I .oe_power_up = "low";
defparam \C[21]~I .oe_register_mode = "none";
defparam \C[21]~I .oe_sync_reset = "none";
defparam \C[21]~I .operation_mode = "output";
defparam \C[21]~I .output_async_reset = "none";
defparam \C[21]~I .output_power_up = "low";
defparam \C[21]~I .output_register_mode = "none";
defparam \C[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[20]~I (
	.datain(\inst18[20]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[20]));
// synopsys translate_off
defparam \C[20]~I .input_async_reset = "none";
defparam \C[20]~I .input_power_up = "low";
defparam \C[20]~I .input_register_mode = "none";
defparam \C[20]~I .input_sync_reset = "none";
defparam \C[20]~I .oe_async_reset = "none";
defparam \C[20]~I .oe_power_up = "low";
defparam \C[20]~I .oe_register_mode = "none";
defparam \C[20]~I .oe_sync_reset = "none";
defparam \C[20]~I .operation_mode = "output";
defparam \C[20]~I .output_async_reset = "none";
defparam \C[20]~I .output_power_up = "low";
defparam \C[20]~I .output_register_mode = "none";
defparam \C[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[19]~I (
	.datain(\inst18[19]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[19]));
// synopsys translate_off
defparam \C[19]~I .input_async_reset = "none";
defparam \C[19]~I .input_power_up = "low";
defparam \C[19]~I .input_register_mode = "none";
defparam \C[19]~I .input_sync_reset = "none";
defparam \C[19]~I .oe_async_reset = "none";
defparam \C[19]~I .oe_power_up = "low";
defparam \C[19]~I .oe_register_mode = "none";
defparam \C[19]~I .oe_sync_reset = "none";
defparam \C[19]~I .operation_mode = "output";
defparam \C[19]~I .output_async_reset = "none";
defparam \C[19]~I .output_power_up = "low";
defparam \C[19]~I .output_register_mode = "none";
defparam \C[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[18]~I (
	.datain(\inst18[18]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[18]));
// synopsys translate_off
defparam \C[18]~I .input_async_reset = "none";
defparam \C[18]~I .input_power_up = "low";
defparam \C[18]~I .input_register_mode = "none";
defparam \C[18]~I .input_sync_reset = "none";
defparam \C[18]~I .oe_async_reset = "none";
defparam \C[18]~I .oe_power_up = "low";
defparam \C[18]~I .oe_register_mode = "none";
defparam \C[18]~I .oe_sync_reset = "none";
defparam \C[18]~I .operation_mode = "output";
defparam \C[18]~I .output_async_reset = "none";
defparam \C[18]~I .output_power_up = "low";
defparam \C[18]~I .output_register_mode = "none";
defparam \C[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[17]~I (
	.datain(\inst18[17]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[17]));
// synopsys translate_off
defparam \C[17]~I .input_async_reset = "none";
defparam \C[17]~I .input_power_up = "low";
defparam \C[17]~I .input_register_mode = "none";
defparam \C[17]~I .input_sync_reset = "none";
defparam \C[17]~I .oe_async_reset = "none";
defparam \C[17]~I .oe_power_up = "low";
defparam \C[17]~I .oe_register_mode = "none";
defparam \C[17]~I .oe_sync_reset = "none";
defparam \C[17]~I .operation_mode = "output";
defparam \C[17]~I .output_async_reset = "none";
defparam \C[17]~I .output_power_up = "low";
defparam \C[17]~I .output_register_mode = "none";
defparam \C[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[16]~I (
	.datain(\inst18[16]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[16]));
// synopsys translate_off
defparam \C[16]~I .input_async_reset = "none";
defparam \C[16]~I .input_power_up = "low";
defparam \C[16]~I .input_register_mode = "none";
defparam \C[16]~I .input_sync_reset = "none";
defparam \C[16]~I .oe_async_reset = "none";
defparam \C[16]~I .oe_power_up = "low";
defparam \C[16]~I .oe_register_mode = "none";
defparam \C[16]~I .oe_sync_reset = "none";
defparam \C[16]~I .operation_mode = "output";
defparam \C[16]~I .output_async_reset = "none";
defparam \C[16]~I .output_power_up = "low";
defparam \C[16]~I .output_register_mode = "none";
defparam \C[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[15]~I (
	.datain(\inst18[15]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[15]));
// synopsys translate_off
defparam \C[15]~I .input_async_reset = "none";
defparam \C[15]~I .input_power_up = "low";
defparam \C[15]~I .input_register_mode = "none";
defparam \C[15]~I .input_sync_reset = "none";
defparam \C[15]~I .oe_async_reset = "none";
defparam \C[15]~I .oe_power_up = "low";
defparam \C[15]~I .oe_register_mode = "none";
defparam \C[15]~I .oe_sync_reset = "none";
defparam \C[15]~I .operation_mode = "output";
defparam \C[15]~I .output_async_reset = "none";
defparam \C[15]~I .output_power_up = "low";
defparam \C[15]~I .output_register_mode = "none";
defparam \C[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[14]~I (
	.datain(\inst18[14]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[14]));
// synopsys translate_off
defparam \C[14]~I .input_async_reset = "none";
defparam \C[14]~I .input_power_up = "low";
defparam \C[14]~I .input_register_mode = "none";
defparam \C[14]~I .input_sync_reset = "none";
defparam \C[14]~I .oe_async_reset = "none";
defparam \C[14]~I .oe_power_up = "low";
defparam \C[14]~I .oe_register_mode = "none";
defparam \C[14]~I .oe_sync_reset = "none";
defparam \C[14]~I .operation_mode = "output";
defparam \C[14]~I .output_async_reset = "none";
defparam \C[14]~I .output_power_up = "low";
defparam \C[14]~I .output_register_mode = "none";
defparam \C[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[13]~I (
	.datain(\inst18[13]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[13]));
// synopsys translate_off
defparam \C[13]~I .input_async_reset = "none";
defparam \C[13]~I .input_power_up = "low";
defparam \C[13]~I .input_register_mode = "none";
defparam \C[13]~I .input_sync_reset = "none";
defparam \C[13]~I .oe_async_reset = "none";
defparam \C[13]~I .oe_power_up = "low";
defparam \C[13]~I .oe_register_mode = "none";
defparam \C[13]~I .oe_sync_reset = "none";
defparam \C[13]~I .operation_mode = "output";
defparam \C[13]~I .output_async_reset = "none";
defparam \C[13]~I .output_power_up = "low";
defparam \C[13]~I .output_register_mode = "none";
defparam \C[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[12]~I (
	.datain(\inst18[12]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[12]));
// synopsys translate_off
defparam \C[12]~I .input_async_reset = "none";
defparam \C[12]~I .input_power_up = "low";
defparam \C[12]~I .input_register_mode = "none";
defparam \C[12]~I .input_sync_reset = "none";
defparam \C[12]~I .oe_async_reset = "none";
defparam \C[12]~I .oe_power_up = "low";
defparam \C[12]~I .oe_register_mode = "none";
defparam \C[12]~I .oe_sync_reset = "none";
defparam \C[12]~I .operation_mode = "output";
defparam \C[12]~I .output_async_reset = "none";
defparam \C[12]~I .output_power_up = "low";
defparam \C[12]~I .output_register_mode = "none";
defparam \C[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[11]~I (
	.datain(\inst18[11]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[11]));
// synopsys translate_off
defparam \C[11]~I .input_async_reset = "none";
defparam \C[11]~I .input_power_up = "low";
defparam \C[11]~I .input_register_mode = "none";
defparam \C[11]~I .input_sync_reset = "none";
defparam \C[11]~I .oe_async_reset = "none";
defparam \C[11]~I .oe_power_up = "low";
defparam \C[11]~I .oe_register_mode = "none";
defparam \C[11]~I .oe_sync_reset = "none";
defparam \C[11]~I .operation_mode = "output";
defparam \C[11]~I .output_async_reset = "none";
defparam \C[11]~I .output_power_up = "low";
defparam \C[11]~I .output_register_mode = "none";
defparam \C[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[10]~I (
	.datain(\inst18[10]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[10]));
// synopsys translate_off
defparam \C[10]~I .input_async_reset = "none";
defparam \C[10]~I .input_power_up = "low";
defparam \C[10]~I .input_register_mode = "none";
defparam \C[10]~I .input_sync_reset = "none";
defparam \C[10]~I .oe_async_reset = "none";
defparam \C[10]~I .oe_power_up = "low";
defparam \C[10]~I .oe_register_mode = "none";
defparam \C[10]~I .oe_sync_reset = "none";
defparam \C[10]~I .operation_mode = "output";
defparam \C[10]~I .output_async_reset = "none";
defparam \C[10]~I .output_power_up = "low";
defparam \C[10]~I .output_register_mode = "none";
defparam \C[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[9]~I (
	.datain(\inst18[9]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[9]));
// synopsys translate_off
defparam \C[9]~I .input_async_reset = "none";
defparam \C[9]~I .input_power_up = "low";
defparam \C[9]~I .input_register_mode = "none";
defparam \C[9]~I .input_sync_reset = "none";
defparam \C[9]~I .oe_async_reset = "none";
defparam \C[9]~I .oe_power_up = "low";
defparam \C[9]~I .oe_register_mode = "none";
defparam \C[9]~I .oe_sync_reset = "none";
defparam \C[9]~I .operation_mode = "output";
defparam \C[9]~I .output_async_reset = "none";
defparam \C[9]~I .output_power_up = "low";
defparam \C[9]~I .output_register_mode = "none";
defparam \C[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[8]~I (
	.datain(\inst18[8]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[8]));
// synopsys translate_off
defparam \C[8]~I .input_async_reset = "none";
defparam \C[8]~I .input_power_up = "low";
defparam \C[8]~I .input_register_mode = "none";
defparam \C[8]~I .input_sync_reset = "none";
defparam \C[8]~I .oe_async_reset = "none";
defparam \C[8]~I .oe_power_up = "low";
defparam \C[8]~I .oe_register_mode = "none";
defparam \C[8]~I .oe_sync_reset = "none";
defparam \C[8]~I .operation_mode = "output";
defparam \C[8]~I .output_async_reset = "none";
defparam \C[8]~I .output_power_up = "low";
defparam \C[8]~I .output_register_mode = "none";
defparam \C[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[7]~I (
	.datain(inst18[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[7]));
// synopsys translate_off
defparam \C[7]~I .input_async_reset = "none";
defparam \C[7]~I .input_power_up = "low";
defparam \C[7]~I .input_register_mode = "none";
defparam \C[7]~I .input_sync_reset = "none";
defparam \C[7]~I .oe_async_reset = "none";
defparam \C[7]~I .oe_power_up = "low";
defparam \C[7]~I .oe_register_mode = "none";
defparam \C[7]~I .oe_sync_reset = "none";
defparam \C[7]~I .operation_mode = "output";
defparam \C[7]~I .output_async_reset = "none";
defparam \C[7]~I .output_power_up = "low";
defparam \C[7]~I .output_register_mode = "none";
defparam \C[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[6]~I (
	.datain(inst18[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[6]));
// synopsys translate_off
defparam \C[6]~I .input_async_reset = "none";
defparam \C[6]~I .input_power_up = "low";
defparam \C[6]~I .input_register_mode = "none";
defparam \C[6]~I .input_sync_reset = "none";
defparam \C[6]~I .oe_async_reset = "none";
defparam \C[6]~I .oe_power_up = "low";
defparam \C[6]~I .oe_register_mode = "none";
defparam \C[6]~I .oe_sync_reset = "none";
defparam \C[6]~I .operation_mode = "output";
defparam \C[6]~I .output_async_reset = "none";
defparam \C[6]~I .output_power_up = "low";
defparam \C[6]~I .output_register_mode = "none";
defparam \C[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[5]~I (
	.datain(inst18[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[5]));
// synopsys translate_off
defparam \C[5]~I .input_async_reset = "none";
defparam \C[5]~I .input_power_up = "low";
defparam \C[5]~I .input_register_mode = "none";
defparam \C[5]~I .input_sync_reset = "none";
defparam \C[5]~I .oe_async_reset = "none";
defparam \C[5]~I .oe_power_up = "low";
defparam \C[5]~I .oe_register_mode = "none";
defparam \C[5]~I .oe_sync_reset = "none";
defparam \C[5]~I .operation_mode = "output";
defparam \C[5]~I .output_async_reset = "none";
defparam \C[5]~I .output_power_up = "low";
defparam \C[5]~I .output_register_mode = "none";
defparam \C[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[4]~I (
	.datain(inst18[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[4]));
// synopsys translate_off
defparam \C[4]~I .input_async_reset = "none";
defparam \C[4]~I .input_power_up = "low";
defparam \C[4]~I .input_register_mode = "none";
defparam \C[4]~I .input_sync_reset = "none";
defparam \C[4]~I .oe_async_reset = "none";
defparam \C[4]~I .oe_power_up = "low";
defparam \C[4]~I .oe_register_mode = "none";
defparam \C[4]~I .oe_sync_reset = "none";
defparam \C[4]~I .operation_mode = "output";
defparam \C[4]~I .output_async_reset = "none";
defparam \C[4]~I .output_power_up = "low";
defparam \C[4]~I .output_register_mode = "none";
defparam \C[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[3]~I (
	.datain(inst18[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[3]));
// synopsys translate_off
defparam \C[3]~I .input_async_reset = "none";
defparam \C[3]~I .input_power_up = "low";
defparam \C[3]~I .input_register_mode = "none";
defparam \C[3]~I .input_sync_reset = "none";
defparam \C[3]~I .oe_async_reset = "none";
defparam \C[3]~I .oe_power_up = "low";
defparam \C[3]~I .oe_register_mode = "none";
defparam \C[3]~I .oe_sync_reset = "none";
defparam \C[3]~I .operation_mode = "output";
defparam \C[3]~I .output_async_reset = "none";
defparam \C[3]~I .output_power_up = "low";
defparam \C[3]~I .output_register_mode = "none";
defparam \C[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[2]~I (
	.datain(inst18[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[2]));
// synopsys translate_off
defparam \C[2]~I .input_async_reset = "none";
defparam \C[2]~I .input_power_up = "low";
defparam \C[2]~I .input_register_mode = "none";
defparam \C[2]~I .input_sync_reset = "none";
defparam \C[2]~I .oe_async_reset = "none";
defparam \C[2]~I .oe_power_up = "low";
defparam \C[2]~I .oe_register_mode = "none";
defparam \C[2]~I .oe_sync_reset = "none";
defparam \C[2]~I .operation_mode = "output";
defparam \C[2]~I .output_async_reset = "none";
defparam \C[2]~I .output_power_up = "low";
defparam \C[2]~I .output_register_mode = "none";
defparam \C[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[1]~I (
	.datain(inst18[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[1]));
// synopsys translate_off
defparam \C[1]~I .input_async_reset = "none";
defparam \C[1]~I .input_power_up = "low";
defparam \C[1]~I .input_register_mode = "none";
defparam \C[1]~I .input_sync_reset = "none";
defparam \C[1]~I .oe_async_reset = "none";
defparam \C[1]~I .oe_power_up = "low";
defparam \C[1]~I .oe_register_mode = "none";
defparam \C[1]~I .oe_sync_reset = "none";
defparam \C[1]~I .operation_mode = "output";
defparam \C[1]~I .output_async_reset = "none";
defparam \C[1]~I .output_power_up = "low";
defparam \C[1]~I .output_register_mode = "none";
defparam \C[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C[0]~I (
	.datain(inst18[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[0]));
// synopsys translate_off
defparam \C[0]~I .input_async_reset = "none";
defparam \C[0]~I .input_power_up = "low";
defparam \C[0]~I .input_register_mode = "none";
defparam \C[0]~I .input_sync_reset = "none";
defparam \C[0]~I .oe_async_reset = "none";
defparam \C[0]~I .oe_power_up = "low";
defparam \C[0]~I .oe_register_mode = "none";
defparam \C[0]~I .oe_sync_reset = "none";
defparam \C[0]~I .operation_mode = "output";
defparam \C[0]~I .output_async_reset = "none";
defparam \C[0]~I .output_power_up = "low";
defparam \C[0]~I .output_register_mode = "none";
defparam \C[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "input";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "input";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "input";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "input";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "input";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "input";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "input";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "input";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "input";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "input";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "input";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "input";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "input";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "input";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "input";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "input";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "input";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "input";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "input";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "input";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "input";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "input";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "input";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "input";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "input";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "input";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "input";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "input";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "input";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "input";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "input";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "input";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "input";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "input";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Z~I (
	.datain(!\inst9~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
