Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: OZ4_Mandelbrot_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OZ4_Mandelbrot_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OZ4_Mandelbrot_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : OZ4_Mandelbrot_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/FPMultiply.vhd" in Library work.
Architecture behavioral of Entity fpmultiply is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/ctl_unit.vhd" in Library work.
Architecture behavioral of Entity ctl_unit is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/data_stack.vhd" in Library work.
Architecture behavioral of Entity data_stack is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/return_stack.vhd" in Library work.
Architecture behavioral of Entity return_stack is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/mem_ctl.vhd" in Library work.
Architecture behavioral of Entity memory_control is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/prog_counter.vhd" in Library work.
Architecture behavioral of Entity prog_counter is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/IO_ctl.vhd" in Library work.
Architecture behavioral of Entity io_ctl is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/stack_in_MUX.vhd" in Library work.
Architecture behavioral of Entity stack_in_mux is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/PC_MUX.vhd" in Library work.
Architecture behavioral of Entity pc_mux is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/clk_mgt.vhd" in Library work.
Architecture behavioral of Entity clk_mgt is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/OZ4_top.vhd" in Library work.
Architecture behavioral of Entity oz4_top is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/data_memory.vhd" in Library work.
Architecture behavioral of Entity data_memory is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/ipcore_dir/program_memory.vhd" in Library work.
Entity <program_memory> compiled.
Entity <program_memory> (Architecture <program_memory_a>) compiled.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Software/FullMandelbrot/FullMandelbrot.vhd" in Library work.
Architecture behavioral of Entity immediate_memory is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/memory_controller.vhd" in Library work.
Architecture behavioral of Entity mem_control is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/video_controller.vhd" in Library work.
Architecture behavioral of Entity video_controller is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/vga_640x480.vhd" in Library work.
Architecture behavioral of Entity vga_640x480 is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/four_dig_7seg.vhd" in Library work.
Architecture behavioral of Entity four_dig_7seg is up to date.
Compiling vhdl file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/OZ4_Mandelbrot_top.vhd" in Library work.
Architecture behavioral of Entity oz4_mandelbrot_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <OZ4_Mandelbrot_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_mgt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OZ4_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <data_memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <immediate_memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <video_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_640x480> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <four_dig_7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctl_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <data_stack> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <return_stack> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <prog_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IO_ctl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stack_in_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FPMultiply> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <OZ4_Mandelbrot_top> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/OZ4_Mandelbrot_top.vhd" line 234: Instantiating black box module <program_memory>.
WARNING:Xst:753 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/OZ4_Mandelbrot_top.vhd" line 284: Unconnected output port 'hc' of component 'vga_640x480'.
WARNING:Xst:753 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/OZ4_Mandelbrot_top.vhd" line 284: Unconnected output port 'vc' of component 'vga_640x480'.
WARNING:Xst:753 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/OZ4_Mandelbrot_top.vhd" line 284: Unconnected output port 'pix' of component 'vga_640x480'.
Entity <OZ4_Mandelbrot_top> analyzed. Unit <OZ4_Mandelbrot_top> generated.

Analyzing Entity <clk_mgt> in library <work> (Architecture <behavioral>).
Entity <clk_mgt> analyzed. Unit <clk_mgt> generated.

Analyzing Entity <OZ4_top> in library <work> (Architecture <behavioral>).
Entity <OZ4_top> analyzed. Unit <OZ4_top> generated.

Analyzing Entity <ctl_unit> in library <work> (Architecture <behavioral>).
Entity <ctl_unit> analyzed. Unit <ctl_unit> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <FPMultiply> in library <work> (Architecture <behavioral>).
Entity <FPMultiply> analyzed. Unit <FPMultiply> generated.

Analyzing Entity <data_stack> in library <work> (Architecture <behavioral>).
Entity <data_stack> analyzed. Unit <data_stack> generated.

Analyzing Entity <return_stack> in library <work> (Architecture <behavioral>).
Entity <return_stack> analyzed. Unit <return_stack> generated.

Analyzing Entity <memory_control> in library <work> (Architecture <behavioral>).
Entity <memory_control> analyzed. Unit <memory_control> generated.

Analyzing Entity <prog_counter> in library <work> (Architecture <behavioral>).
Entity <prog_counter> analyzed. Unit <prog_counter> generated.

Analyzing Entity <IO_ctl> in library <work> (Architecture <behavioral>).
Entity <IO_ctl> analyzed. Unit <IO_ctl> generated.

Analyzing Entity <stack_in_MUX> in library <work> (Architecture <behavioral>).
Entity <stack_in_MUX> analyzed. Unit <stack_in_MUX> generated.

Analyzing Entity <PC_MUX> in library <work> (Architecture <behavioral>).
Entity <PC_MUX> analyzed. Unit <PC_MUX> generated.

Analyzing Entity <data_memory> in library <work> (Architecture <behavioral>).
Entity <data_memory> analyzed. Unit <data_memory> generated.

Analyzing Entity <immediate_memory> in library <work> (Architecture <behavioral>).
Entity <immediate_memory> analyzed. Unit <immediate_memory> generated.

Analyzing Entity <mem_control> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/memory_controller.vhd" line 97: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <big_reg_full>
WARNING:Xst:819 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/memory_controller.vhd" line 127: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <big_reg>
Entity <mem_control> analyzed. Unit <mem_control> generated.

Analyzing Entity <video_controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/video_controller.vhd" line 88: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk_div<21>>
INFO:Xst:1561 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/video_controller.vhd" line 111: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/video_controller.vhd" line 85: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pre_colors>
Entity <video_controller> analyzed. Unit <video_controller> generated.

Analyzing Entity <vga_640x480> in library <work> (Architecture <behavioral>).
Entity <vga_640x480> analyzed. Unit <vga_640x480> generated.

Analyzing Entity <four_dig_7seg> in library <work> (Architecture <behavioral>).
Entity <four_dig_7seg> analyzed. Unit <four_dig_7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_mgt>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/clk_mgt.vhd".
    Found 8-bit up counter for signal <clk_count>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_mgt> synthesized.


Synthesizing Unit <data_memory>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/data_memory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 64-to-1 multiplexer for signal <data_out>.
    Found 2048-bit register for signal <memory_data>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <memory_data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <data_memory> synthesized.


Synthesizing Unit <immediate_memory>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Software/FullMandelbrot/FullMandelbrot.vhd".
WARNING:Xst:1781 - Signal <immediate_data<63:25>> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <immediate_out>.
    Summary:
	inferred   1 ROM(s).
Unit <immediate_memory> synthesized.


Synthesizing Unit <mem_control>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/memory_controller.vhd".
WARNING:Xst:647 - Input <write_data<31:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <read_addr<31:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <write_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <RAM_data_bus>.
    Found 23-bit register for signal <addr_reg>.
    Found 39-bit register for signal <big_reg>.
    Found 1-bit register for signal <big_reg_full>.
    Found 8-bit register for signal <pix1_reg>.
    Found 8-bit register for signal <pix2_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  79 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mem_control> synthesized.


Synthesizing Unit <video_controller>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/video_controller.vhd".
    Found 25-bit up counter for signal <clk_div>.
    Found 1-bit register for signal <clk_half>.
    Found 8-bit shifter rotate right for signal <colors>.
    Found 8-bit register for signal <pre_colors>.
    Found 32-bit up counter for signal <RAM_addr_reg>.
    Found 3-bit up counter for signal <trippy_ctr>.
    Summary:
	inferred   3 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Combinational logic shifter(s).
Unit <video_controller> synthesized.


Synthesizing Unit <vga_640x480>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/vga_640x480.vhd".
    Found 10-bit up counter for signal <hcs>.
    Found 11-bit comparator less for signal <hsync_s$cmp_lt0000> created at line 72.
    Found 23-bit register for signal <pix_count>.
    Found 1-bit register for signal <pix_count_clr>.
    Found 23-bit up counter for signal <pix_count_next>.
    Found 10-bit up counter for signal <vcs>.
    Found 10-bit comparator greatequal for signal <vidon_s$cmp_ge0000> created at line 98.
    Found 10-bit comparator greatequal for signal <vidon_s$cmp_ge0001> created at line 98.
    Found 10-bit comparator less for signal <vidon_s$cmp_lt0000> created at line 98.
    Found 10-bit comparator less for signal <vidon_s$cmp_lt0001> created at line 98.
    Found 1-bit register for signal <vsenable>.
    Found 11-bit comparator less for signal <vsync_s$cmp_lt0000> created at line 95.
    Summary:
	inferred   3 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_640x480> synthesized.


Synthesizing Unit <four_dig_7seg>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/four_dig_7seg.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <to_decoder>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <anodes>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16x7-bit ROM for signal <to_display>.
    Found 32-bit up counter for signal <clk_count>.
    Found 32-bit up counter for signal <disp_count>.
    Found 32-bit adder for signal <disp_count$add0000> created at line 33.
    Found 32-bit adder for signal <disp_count$addsub0000> created at line 35.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   2 Adder/Subtractor(s).
Unit <four_dig_7seg> synthesized.


Synthesizing Unit <ctl_unit>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/ctl_unit.vhd".
WARNING:Xst:646 - Signal <stack_e1_r<31:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stack_e0_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x6-bit ROM for signal <$rom0000>.
    Found 16x3-bit ROM for signal <opcode_3_0$rom0000>.
    Found 4x2-bit ROM for signal <stack_e1_sel$mux0017> created at line 175.
    Found 1-bit 4-to-1 multiplexer for signal <stack_push>.
    Found 1-bit 4-to-1 multiplexer for signal <stack_e1_en>.
    Found 1-bit 4-to-1 multiplexer for signal <stack_pop2>.
    Found 1-bit 4-to-1 multiplexer for signal <IO_opins_en>.
    Found 1-bit 4-to-1 multiplexer for signal <stack_e0_en>.
    Found 2-bit 4-to-1 multiplexer for signal <stack_e0_sel>.
    Found 1-bit 4-to-1 multiplexer for signal <RS_push>.
    Found 2-bit 4-to-1 multiplexer for signal <stack_e1_sel>.
    Found 1-bit 4-to-1 multiplexer for signal <PC_inc>.
    Found 1-bit 4-to-1 multiplexer for signal <PC_load>.
    Found 1-bit 4-to-1 multiplexer for signal <stack_e2_en>.
    Found 1-bit 4-to-1 multiplexer for signal <RS_pop>.
    Found 2-bit 4-to-1 multiplexer for signal <stack_e2_sel>.
    Found 1-bit 4-to-1 multiplexer for signal <PC_MUX_sel>.
    Found 1-bit 4-to-1 multiplexer for signal <IO_oport_en>.
    Found 3-bit 4-to-1 multiplexer for signal <stack_MUX_sel>.
    Found 1-bit 4-to-1 multiplexer for signal <stack_pop>.
    Found 1-bit 4-to-1 multiplexer for signal <mem_we>.
    Found 1-bit register for signal <ALU_flags_en_r>.
    Found 4-bit register for signal <ALU_flags_r>.
    Found 1-bit 4-to-1 multiplexer for signal <ALU_flags_r$mux0000> created at line 357.
    Found 4-bit subtractor for signal <ALU_sel$share0000> created at line 141.
    Found 12-bit register for signal <instruction>.
    Found 1-bit 4-to-1 multiplexer for signal <PC_inc$mux0006> created at line 324.
    Found 1-bit 4-to-1 multiplexer for signal <PC_load$mux0005> created at line 324.
    Found 4-bit comparator greatequal for signal <stack_e0_en$cmp_ge0000> created at line 141.
    Found 4-bit comparator greatequal for signal <stack_e0_en$cmp_ge0001> created at line 156.
    Found 4-bit comparator lessequal for signal <stack_e0_en$cmp_le0000> created at line 141.
    Found 4-bit comparator lessequal for signal <stack_e0_en$cmp_le0001> created at line 156.
    Found 1-bit 4-to-1 multiplexer for signal <stack_e0_en$mux0017> created at line 137.
    Found 32-bit register for signal <stack_e1_r>.
    Found 2-bit 4-to-1 multiplexer for signal <stack_e1_sel$mux0016> created at line 137.
    Found 2-bit 4-to-1 multiplexer for signal <stack_e2_sel$mux0012> created at line 137.
    Found 3-bit 4-to-1 multiplexer for signal <stack_MUX_sel$mux0013> created at line 137.
    Summary:
	inferred   3 ROM(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <ctl_unit> synthesized.


Synthesizing Unit <data_stack>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/data_stack.vhd".
    Found 32-bit register for signal <e0_r>.
    Found 32-bit register for signal <e1_r>.
    Found 32-bit register for signal <e2_r>.
    Found 416-bit register for signal <stg_elements>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_0$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_1$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_10$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_11$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_2$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_3$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_4$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_5$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_6$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_7$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_8$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <stg_elements_9$mux0000>.
INFO:Xst:738 - HDL ADVISOR - 416 flip-flops were inferred for signal <stg_elements>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred 384 Multiplexer(s).
Unit <data_stack> synthesized.


Synthesizing Unit <return_stack>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/return_stack.vhd".
    Found 512-bit register for signal <stg_elements>.
    Found 32-bit adder for signal <stg_elements_next_0$add0000> created at line 46.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <stg_elements>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <return_stack> synthesized.


Synthesizing Unit <memory_control>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/mem_ctl.vhd".
    Found 32-bit register for signal <addr_r>.
    Found 32-bit register for signal <data_r>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <memory_control> synthesized.


Synthesizing Unit <prog_counter>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/prog_counter.vhd".
    Found 32-bit up counter for signal <program_counter>.
    Summary:
	inferred   1 Counter(s).
Unit <prog_counter> synthesized.


Synthesizing Unit <IO_ctl>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/IO_ctl.vhd".
WARNING:Xst:647 - Input <opins_data<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <ipins_reg>.
    Found 1-bit 8-to-1 multiplexer for signal <ipins_reg$mux0000> created at line 58.
    Found 32-bit register for signal <iport_reg>.
    Found 8-bit register for signal <opins_reg>.
    Found 32-bit register for signal <oport_reg>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IO_ctl> synthesized.


Synthesizing Unit <stack_in_MUX>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/stack_in_MUX.vhd".
Unit <stack_in_MUX> synthesized.


Synthesizing Unit <PC_MUX>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/PC_MUX.vhd".
Unit <PC_MUX> synthesized.


Synthesizing Unit <FPMultiply>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/FPMultiply.vhd".
WARNING:Xst:647 - Input <B_in<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A_in<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <A$addsub0000> created at line 37.
    Found 16-bit adder for signal <B$addsub0000> created at line 44.
    Found 32-bit comparator greater for signal <resultCut$cmp_gt0000> created at line 155.
    Found 32-bit adder for signal <resultRaw>.
    Found 32-bit adder for signal <resultRaw$addsub0000> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0001> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0002> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0003> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0004> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0005> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0006> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0007> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0008> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0009> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0010> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0011> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0012> created at line 150.
    Found 32-bit adder for signal <resultRaw$addsub0013> created at line 150.
    Found 16-bit adder for signal <resultSigned$addsub0000> created at line 165.
    Found 1-bit xor2 for signal <sign>.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <FPMultiply> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/ALU.vhd".
    Found 32-bit comparator equal for signal <flags$cmp_eq0000> created at line 73.
    Found 32-bit comparator less for signal <flags$cmp_lt0000> created at line 75.
    Found 32-bit comparator greater for signal <flags_1$cmp_gt0000> created at line 72.
    Found 33-bit addsub for signal <normal_output$addsub0000>.
    Found 32-bit xor2 for signal <normal_output$xor0000> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <OZ4_top>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/OZ4_top.vhd".
    Found 32-bit adder for signal <PC_data_out_2>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <OZ4_top> synthesized.


Synthesizing Unit <OZ4_Mandelbrot_top>.
    Related source file is "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/OZ4_Mandelbrot_top.vhd".
WARNING:Xst:646 - Signal <instruction_addr<31:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OZ4_opins<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <OZ4_Mandelbrot_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x3-bit ROM                                          : 1
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 4x6-bit ROM                                           : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 24
 16-bit adder                                          : 3
 32-bit adder                                          : 19
 33-bit addsub                                         : 1
 4-bit subtractor                                      : 1
# Counters                                             : 10
 10-bit up counter                                     : 2
 23-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 4
 8-bit up counter                                      : 1
# Registers                                            : 123
 1-bit register                                        : 13
 12-bit register                                       : 1
 23-bit register                                       : 2
 32-bit register                                       : 101
 39-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 14
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 11-bit comparator less                                : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 39
 1-bit 4-to-1 multiplexer                              : 18
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 4-to-1 multiplexer                             : 12
 32-bit 64-to-1 multiplexer                            : 1
# Logic shifters                                       : 1
 8-bit shifter rotate right                            : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mem_ctr/state/FSM> on signal <state[1:7]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 reset      | 0000001
 check_mode | 0000010
 check_data | 0000100
 setup_sigs | 0001000
 we_low1    | 0010000
 we_low2    | 0100000
 we_high    | 1000000
------------------------
Reading core <ipcore_dir/program_memory.ngc>.
Loading core <program_memory> for timing and area information for instance <prog_mem>.
INFO:Xst:2261 - The FF/Latch <ipins_reg_0> in Unit <IO> is equivalent to the following 39 FFs/Latches, which will be removed : <ipins_reg_1> <ipins_reg_2> <ipins_reg_3> <ipins_reg_4> <ipins_reg_5> <ipins_reg_6> <ipins_reg_7> <iport_reg_0> <iport_reg_1> <iport_reg_2> <iport_reg_3> <iport_reg_4> <iport_reg_5> <iport_reg_6> <iport_reg_7> <iport_reg_8> <iport_reg_9> <iport_reg_10> <iport_reg_11> <iport_reg_12> <iport_reg_13> <iport_reg_14> <iport_reg_15> <iport_reg_16> <iport_reg_17> <iport_reg_18> <iport_reg_19> <iport_reg_20> <iport_reg_21> <iport_reg_22> <iport_reg_23> <iport_reg_24> <iport_reg_25> <iport_reg_26> <iport_reg_27> <iport_reg_28> <iport_reg_29> <iport_reg_30> <iport_reg_31> 
WARNING:Xst:1710 - FF/Latch <ipins_reg_0> (without init value) has a constant value of 0 in block <IO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stack_e1_r_2> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_3> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_4> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_5> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_6> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_7> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_8> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_9> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_10> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_11> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_12> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_13> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_14> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_15> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_16> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_17> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_18> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_19> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_20> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_21> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_22> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_23> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_24> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_25> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_26> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_27> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_28> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_29> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_30> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_31> of sequential type is unconnected in block <ctl>.
WARNING:Xst:2677 - Node <addr_r_6> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_7> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_8> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_9> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_10> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_11> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_12> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_13> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_14> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_15> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_16> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_17> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_18> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_19> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_20> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_21> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_22> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_23> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_24> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_25> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_26> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_27> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_28> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_29> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_30> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <addr_r_31> of sequential type is unconnected in block <mem_ctl>.
WARNING:Xst:2677 - Node <oport_reg_23> of sequential type is unconnected in block <IO>.
WARNING:Xst:2677 - Node <oport_reg_24> of sequential type is unconnected in block <IO>.
WARNING:Xst:2677 - Node <oport_reg_25> of sequential type is unconnected in block <IO>.
WARNING:Xst:2677 - Node <oport_reg_26> of sequential type is unconnected in block <IO>.
WARNING:Xst:2677 - Node <oport_reg_27> of sequential type is unconnected in block <IO>.
WARNING:Xst:2677 - Node <oport_reg_28> of sequential type is unconnected in block <IO>.
WARNING:Xst:2677 - Node <oport_reg_29> of sequential type is unconnected in block <IO>.
WARNING:Xst:2677 - Node <oport_reg_30> of sequential type is unconnected in block <IO>.
WARNING:Xst:2677 - Node <oport_reg_31> of sequential type is unconnected in block <IO>.
WARNING:Xst:2404 -  FFs/Latches <iport_reg<31:0>> (without init value) have a constant value of 0 in block <IO_ctl>.
WARNING:Xst:2404 -  FFs/Latches <ipins_reg<7:0>> (without init value) have a constant value of 0 in block <IO_ctl>.
WARNING:Xst:2677 - Node <stack_e1_r_2> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_3> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_4> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_5> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_6> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_7> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_8> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_9> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_10> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_11> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_12> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_13> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_14> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_15> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_16> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_17> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_18> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_19> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_20> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_21> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_22> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_23> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_24> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_25> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_26> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_27> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_28> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_29> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_30> of sequential type is unconnected in block <ctl_unit>.
WARNING:Xst:2677 - Node <stack_e1_r_31> of sequential type is unconnected in block <ctl_unit>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 5
 16x3-bit ROM                                          : 1
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 4x6-bit ROM                                           : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 24
 16-bit adder                                          : 3
 32-bit adder                                          : 19
 33-bit addsub                                         : 1
 4-bit subtractor                                      : 1
# Counters                                             : 10
 10-bit up counter                                     : 2
 23-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 4
 8-bit up counter                                      : 1
# Registers                                            : 3308
 Flip-Flops                                            : 3308
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 14
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 11-bit comparator less                                : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 70
 1-bit 4-to-1 multiplexer                              : 50
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 4-to-1 multiplexer                             : 11
 32-bit 64-to-1 multiplexer                            : 1
# Logic shifters                                       : 1
 8-bit shifter rotate right                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clk_div_22> of sequential type is unconnected in block <video_controller>.
WARNING:Xst:2677 - Node <clk_div_23> of sequential type is unconnected in block <video_controller>.
WARNING:Xst:2677 - Node <clk_div_24> of sequential type is unconnected in block <video_controller>.
WARNING:Xst:2677 - Node <clkr/clk_count_1> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <clkr/clk_count_2> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <clkr/clk_count_3> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <clkr/clk_count_4> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <clkr/clk_count_5> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <clkr/clk_count_6> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <clkr/clk_count_7> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.

Optimizing unit <OZ4_Mandelbrot_top> ...

Optimizing unit <data_memory> ...

Optimizing unit <video_controller> ...

Optimizing unit <vga_640x480> ...

Optimizing unit <ctl_unit> ...

Optimizing unit <data_stack> ...

Optimizing unit <return_stack> ...

Optimizing unit <memory_control> ...

Optimizing unit <IO_ctl> ...

Optimizing unit <FPMultiply> ...

Optimizing unit <four_dig_7seg> ...

Optimizing unit <ALU> ...

Optimizing unit <OZ4_top> ...
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_8> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_7> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_6> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_5> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_4> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_3> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_2> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_1> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_next_0> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_8> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_7> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_6> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_5> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_4> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_3> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_2> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_1> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_0> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <vig_gen/pix_count_clr> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/opins_reg_7> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/oport_reg_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/IO/opins_reg_6> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_6> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_7> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_8> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/mem_ctl/addr_r_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_14_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_12_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_13_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_15_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_0_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_1_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_2_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_3_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_4_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_5_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_6_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_7_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_8_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_9_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_10_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/RS/stg_elements_11_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_31> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_30> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_29> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_28> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_27> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_26> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_25> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_24> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_23> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_22> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_21> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_20> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_19> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_18> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_17> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_16> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_15> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_14> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_13> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_12> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_11> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_10> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.
WARNING:Xst:2677 - Node <OZ4/PC/program_counter_9> of sequential type is unconnected in block <OZ4_Mandelbrot_top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <OZ4/mem_ctl/data_r_0> in Unit <OZ4_Mandelbrot_top> is equivalent to the following FF/Latch, which will be removed : <OZ4/ctl/stack_e1_r_0> 
INFO:Xst:2261 - The FF/Latch <OZ4/mem_ctl/data_r_1> in Unit <OZ4_Mandelbrot_top> is equivalent to the following FF/Latch, which will be removed : <OZ4/ctl/stack_e1_r_1> 
Found area constraint ratio of 100 (+ 5) on block OZ4_Mandelbrot_top, actual ratio is 67.
FlipFlop OZ4/mem_ctl/addr_r_0 has been replicated 2 time(s)
FlipFlop OZ4/mem_ctl/addr_r_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3038
 Flip-Flops                                            : 3038

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : OZ4_Mandelbrot_top.ngr
Top Level Output File Name         : OZ4_Mandelbrot_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 76

Cell Usage :
# BELS                             : 6281
#      BUF                         : 6
#      GND                         : 2
#      INV                         : 49
#      LUT1                        : 209
#      LUT2                        : 235
#      LUT2_D                      : 2
#      LUT3                        : 1821
#      LUT3_D                      : 30
#      LUT3_L                      : 4
#      LUT4                        : 1228
#      LUT4_D                      : 69
#      LUT4_L                      : 100
#      MULT_AND                    : 8
#      MUXCY                       : 534
#      MUXF5                       : 1095
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 2
#      XORCY                       : 439
# FlipFlops/Latches                : 3046
#      FDC                         : 101
#      FDC_1                       : 1
#      FDCE                        : 58
#      FDCE_1                      : 2812
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 32
#      FDRE                        : 32
#      LDCP                        : 8
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 2
#      IOBUF                       : 16
#      OBUF                        : 57
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     3185  out of   4656    68%  
 Number of Slice Flip Flops:           3042  out of   9312    32%  
 Number of 4 input LUTs:               3747  out of   9312    40%  
 Number of IOs:                          76
 Number of bonded IOBs:                  76  out of    232    32%  
    IOB Flip Flops:                       4
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)                                                                                                          | Load  |
---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+
clkr/clk_count_01                                              | BUFG                                                                                                                           | 2939  |
prog_mem/N0                                                    | NONE(prog_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram)| 1     |
clk                                                            | BUFGP                                                                                                                          | 65    |
vid_ctl/clk_div_21                                             | NONE(vid_ctl/trippy_ctr_2)                                                                                                     | 3     |
vid_ctl/clk_half1                                              | BUFG                                                                                                                           | 32    |
display/to_decoder_cmp_eq0000(display/to_decoder_cmp_eq00001:O)| NONE(*)(display/to_decoder_3)                                                                                                  | 8     |
---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                 | Buffer(FF name)                 | Load  |
---------------------------------------------------------------+---------------------------------+-------+
rst_IBUF_4(rst_IBUF_4:O)                                       | NONE(data_mem/memory_data_48_21)| 455   |
rst_IBUF_5(rst_IBUF_5:O)                                       | NONE(data_mem/memory_data_35_15)| 455   |
rst_IBUF_6(rst_IBUF_6:O)                                       | NONE(data_mem/memory_data_22_0) | 455   |
rst_IBUF_1(rst_IBUF_1:O)                                       | NONE(OZ4/DS/stg_elements_5_22)  | 454   |
rst                                                            | IBUF                            | 449   |
rst_IBUF_3(rst_IBUF_3:O)                                       | NONE(OZ4/DS/e0_r_0)             | 370   |
rst_IBUF_2(rst_IBUF_2:O)                                       | NONE(OZ4/DS/e1_r_0)             | 335   |
LEDs_2_OBUF(XST_GND:G)                                         | NONE(display/anodes_3)          | 1     |
display/anodes_0__and0000(display/anodes_or00001:O)            | NONE(display/anodes_0)          | 1     |
display/anodes_0__or0000(display/mux0000_cmp_eq00001:O)        | NONE(display/anodes_0)          | 1     |
display/anodes_1__and0000(display/anodes_1__and00001:O)        | NONE(display/anodes_1)          | 1     |
display/anodes_1__or0000(display/anodes_1__or00001:O)          | NONE(display/anodes_1)          | 1     |
display/anodes_2__and0000(display/anodes_2__and00001:O)        | NONE(display/anodes_2)          | 1     |
display/anodes_2__or0000(display/anodes_2__or00001:O)          | NONE(display/anodes_2)          | 1     |
display/anodes_3__or0000(display/anodes_3__or00001:O)          | NONE(display/anodes_3)          | 1     |
display/to_decoder_0__and0000(display/to_decoder_0__and00001:O)| NONE(display/to_decoder_0)      | 1     |
display/to_decoder_0__and0001(display/to_decoder_0__and00011:O)| NONE(display/to_decoder_0)      | 1     |
display/to_decoder_1__and0000(display/to_decoder_1__and00001:O)| NONE(display/to_decoder_1)      | 1     |
display/to_decoder_1__and0001(display/to_decoder_1__and00011:O)| NONE(display/to_decoder_1)      | 1     |
display/to_decoder_2__and0000(display/to_decoder_2__and00001:O)| NONE(display/to_decoder_2)      | 1     |
display/to_decoder_2__and0001(display/to_decoder_2__and00011:O)| NONE(display/to_decoder_2)      | 1     |
display/to_decoder_3__and0000(display/to_decoder_3__and00001:O)| NONE(display/to_decoder_3)      | 1     |
display/to_decoder_3__and0001(display/to_decoder_3__and00011:O)| NONE(display/to_decoder_3)      | 1     |
---------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 41.694ns (Maximum Frequency: 23.984MHz)
   Minimum input arrival time before clock: 9.116ns
   Maximum output required time after clock: 11.569ns
   Maximum combinational path delay: 11.320ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkr/clk_count_01'
  Clock period: 41.694ns (frequency: 23.984MHz)
  Total number of paths / destination ports: 338984954676886 / 5781
-------------------------------------------------------------------------
Delay:               41.694ns (Levels of Logic = 69)
  Source:            OZ4/DS/e0_r_16 (FF)
  Destination:       OZ4/DS/e0_r_29 (FF)
  Source Clock:      clkr/clk_count_01 falling
  Destination Clock: clkr/clk_count_01 falling

  Data Path: OZ4/DS/e0_r_16 to OZ4/DS/e0_r_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q          13   0.591   1.158  OZ4/DS/e0_r_16 (OZ4/DS/e0_r_16)
     LUT1:I0->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_A_addsub0000_cy<0>_rt (OZ4/arith/fpmul/Madd_A_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_A_addsub0000_cy<0> (OZ4/arith/fpmul/Madd_A_addsub0000_cy<0>)
     XORCY:CI->O           3   0.804   0.566  OZ4/arith/fpmul/Madd_A_addsub0000_xor<1> (OZ4/arith/fpmul/A_addsub0000<1>)
     LUT3_D:I2->O          1   0.704   0.424  OZ4/arith/fpmul/A<1>1_1 (OZ4/arith/fpmul/A<1>1)
     LUT4_D:I3->O          1   0.704   0.424  OZ4/arith/fpmul/shiftArray_1_mux0000<2>1 (OZ4/arith/fpmul/shiftArray<1><2>)
     LUT4:I3->O            1   0.704   0.424  OZ4/arith/fpmul/Madd_resultRaw_addsub0001C11 (OZ4/arith/fpmul/Madd_resultRaw_addsub0001C1)
     LUT4:I3->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<3> (OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<3>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<3> (OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<3>)
     XORCY:CI->O           2   0.804   0.451  OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<4> (OZ4/arith/fpmul/resultRaw_addsub0001<4>)
     LUT4:I3->O            1   0.704   0.455  OZ4/arith/fpmul/Madd_resultRaw_addsub0003R11 (OZ4/arith/fpmul/Madd_resultRaw_addsub0003R1)
     LUT3:I2->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_lut<4> (OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_lut<4>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<4> (OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<5> (OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<5>)
     XORCY:CI->O           2   0.804   0.451  OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<6> (OZ4/arith/fpmul/resultRaw_addsub0003<6>)
     LUT4:I3->O            1   0.704   0.455  OZ4/arith/fpmul/Madd_resultRaw_addsub0005R11 (OZ4/arith/fpmul/Madd_resultRaw_addsub0005R1)
     LUT3:I2->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_lut<6> (OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_lut<6>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<6> (OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<7> (OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<7>)
     XORCY:CI->O           2   0.804   0.451  OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<8> (OZ4/arith/fpmul/resultRaw_addsub0005<8>)
     LUT4:I3->O            1   0.704   0.455  OZ4/arith/fpmul/Madd_resultRaw_addsub0007R11 (OZ4/arith/fpmul/Madd_resultRaw_addsub0007R1)
     LUT3:I2->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_lut<8> (OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_lut<8>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<8> (OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<9> (OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<9>)
     XORCY:CI->O           2   0.804   0.451  OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<10> (OZ4/arith/fpmul/resultRaw_addsub0007<10>)
     LUT4:I3->O            1   0.704   0.455  OZ4/arith/fpmul/Madd_resultRaw_addsub0009R11 (OZ4/arith/fpmul/Madd_resultRaw_addsub0009R1)
     LUT3:I2->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_lut<10> (OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_lut<10>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<10> (OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<11> (OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<11>)
     XORCY:CI->O           2   0.804   0.451  OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<12> (OZ4/arith/fpmul/resultRaw_addsub0009<12>)
     LUT4:I3->O            1   0.704   0.455  OZ4/arith/fpmul/Madd_resultRaw_addsub0011R11 (OZ4/arith/fpmul/Madd_resultRaw_addsub0011R1)
     LUT3:I2->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_lut<12> (OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_lut<12>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<12> (OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<13> (OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<13>)
     XORCY:CI->O           2   0.804   0.451  OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<14> (OZ4/arith/fpmul/resultRaw_addsub0011<14>)
     LUT4:I3->O            1   0.704   0.455  OZ4/arith/fpmul/Madd_resultRaw_addsub0013R11 (OZ4/arith/fpmul/Madd_resultRaw_addsub0013R1)
     LUT3:I2->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_lut<14> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_lut<14>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<14> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<15> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<16> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<17> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<18> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<19> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<20> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<21> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<25> (OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<25>)
     XORCY:CI->O           1   0.804   0.424  OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<26> (OZ4/arith/fpmul/resultRaw_addsub0013<26>)
     LUT4:I3->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultRaw_lut<26> (OZ4/arith/fpmul/Madd_resultRaw_lut<26>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultRaw_cy<26> (OZ4/arith/fpmul/Madd_resultRaw_cy<26>)
     XORCY:CI->O          17   0.804   1.226  OZ4/arith/fpmul/Madd_resultRaw_xor<27> (OZ4/arith/fpmul/resultRaw<27>)
     LUT2_D:I0->O          1   0.704   0.424  OZ4/arith/fpmul/resultCut_cmp_gt00001_SW0 (N1302)
     LUT4:I3->O            1   0.704   0.000  OZ4/arith/fpmul/Madd_resultSigned_not0000<1>1 (OZ4/arith/fpmul/Madd_resultSigned_not0000<1>)
     MUXCY:S->O            1   0.464   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<1> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<8> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<9> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<10> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<11> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<12> (OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<12>)
     XORCY:CI->O           1   0.804   0.424  OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<13> (OZ4/arith/fpmul/resultSigned_addsub0000<13>)
     LUT4_L:I3->LO         1   0.704   0.104  OZ4/DS/e0_next<29>30 (OZ4/DS/e0_next<29>30)
     LUT4:I3->O            1   0.704   0.000  OZ4/DS/e0_next<29>306 (OZ4/DS/e0_next<29>)
     FDCE_1:D                  0.308          OZ4/DS/e0_r_29
    ----------------------------------------
    Total                     41.694ns (30.660ns logic, 11.034ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.837ns (frequency: 84.482MHz)
  Total number of paths / destination ports: 68641 / 161
-------------------------------------------------------------------------
Delay:               11.837ns (Levels of Logic = 35)
  Source:            display/clk_count_1 (FF)
  Destination:       display/disp_count_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display/clk_count_1 to display/disp_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  display/clk_count_1 (display/clk_count_1)
     LUT1:I0->O            1   0.704   0.000  display/Madd_disp_count_add0000_cy<1>_rt (display/Madd_disp_count_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  display/Madd_disp_count_add0000_cy<1> (display/Madd_disp_count_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<2> (display/Madd_disp_count_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<3> (display/Madd_disp_count_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<4> (display/Madd_disp_count_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<5> (display/Madd_disp_count_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<6> (display/Madd_disp_count_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<7> (display/Madd_disp_count_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<8> (display/Madd_disp_count_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<9> (display/Madd_disp_count_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<10> (display/Madd_disp_count_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<11> (display/Madd_disp_count_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<12> (display/Madd_disp_count_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<13> (display/Madd_disp_count_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<14> (display/Madd_disp_count_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<15> (display/Madd_disp_count_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<16> (display/Madd_disp_count_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<17> (display/Madd_disp_count_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<18> (display/Madd_disp_count_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<19> (display/Madd_disp_count_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<20> (display/Madd_disp_count_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<21> (display/Madd_disp_count_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<22> (display/Madd_disp_count_add0000_cy<22>)
     XORCY:CI->O           1   0.804   0.595  display/Madd_disp_count_add0000_xor<23> (display/disp_count_add0000<23>)
     LUT4:I0->O            1   0.704   0.000  display/disp_count_cmp_eq0000_wg_lut<0> (display/disp_count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  display/disp_count_cmp_eq0000_wg_cy<0> (display/disp_count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<1> (display/disp_count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<2> (display/disp_count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<3> (display/disp_count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<4> (display/disp_count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<5> (display/disp_count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<6> (display/disp_count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          65   0.331   1.352  display/disp_count_cmp_eq0000_wg_cy<7> (display/disp_count_cmp_eq0000)
     LUT4:I1->O            1   0.704   0.000  display/disp_count_and0000_wg_lut<8> (display/disp_count_and0000_wg_lut<8>)
     MUXCY:S->O           32   0.736   1.262  display/disp_count_and0000_wg_cy<8> (display/disp_count_and0000)
     FDRE:R                    0.911          display/disp_count_0
    ----------------------------------------
    Total                     11.837ns (8.006ns logic, 3.831ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vid_ctl/clk_div_21'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 1)
  Source:            vid_ctl/trippy_ctr_0 (FF)
  Destination:       vid_ctl/trippy_ctr_0 (FF)
  Source Clock:      vid_ctl/clk_div_21 rising
  Destination Clock: vid_ctl/clk_div_21 rising

  Data Path: vid_ctl/trippy_ctr_0 to vid_ctl/trippy_ctr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   0.933  vid_ctl/trippy_ctr_0 (vid_ctl/trippy_ctr_0)
     INV:I->O              1   0.704   0.420  vid_ctl/Mcount_trippy_ctr_xor<0>11_INV_0 (vid_ctl/Result<0>2)
     FDCE:D                    0.308          vid_ctl/trippy_ctr_0
    ----------------------------------------
    Total                      2.956ns (1.603ns logic, 1.353ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vid_ctl/clk_half1'
  Clock period: 6.587ns (frequency: 151.814MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               6.587ns (Levels of Logic = 33)
  Source:            vid_ctl/RAM_addr_reg_1 (FF)
  Destination:       vid_ctl/RAM_addr_reg_31 (FF)
  Source Clock:      vid_ctl/clk_half1 rising
  Destination Clock: vid_ctl/clk_half1 rising

  Data Path: vid_ctl/RAM_addr_reg_1 to vid_ctl/RAM_addr_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.706  vid_ctl/RAM_addr_reg_1 (vid_ctl/RAM_addr_reg_1)
     LUT1:I0->O            1   0.704   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<1>_rt (vid_ctl/Mcount_RAM_addr_reg_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<1> (vid_ctl/Mcount_RAM_addr_reg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<2> (vid_ctl/Mcount_RAM_addr_reg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<3> (vid_ctl/Mcount_RAM_addr_reg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<4> (vid_ctl/Mcount_RAM_addr_reg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<5> (vid_ctl/Mcount_RAM_addr_reg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<6> (vid_ctl/Mcount_RAM_addr_reg_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<7> (vid_ctl/Mcount_RAM_addr_reg_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<8> (vid_ctl/Mcount_RAM_addr_reg_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<9> (vid_ctl/Mcount_RAM_addr_reg_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<10> (vid_ctl/Mcount_RAM_addr_reg_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<11> (vid_ctl/Mcount_RAM_addr_reg_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<12> (vid_ctl/Mcount_RAM_addr_reg_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<13> (vid_ctl/Mcount_RAM_addr_reg_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<14> (vid_ctl/Mcount_RAM_addr_reg_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<15> (vid_ctl/Mcount_RAM_addr_reg_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<16> (vid_ctl/Mcount_RAM_addr_reg_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<17> (vid_ctl/Mcount_RAM_addr_reg_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<18> (vid_ctl/Mcount_RAM_addr_reg_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<19> (vid_ctl/Mcount_RAM_addr_reg_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<20> (vid_ctl/Mcount_RAM_addr_reg_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<21> (vid_ctl/Mcount_RAM_addr_reg_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<22> (vid_ctl/Mcount_RAM_addr_reg_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<23> (vid_ctl/Mcount_RAM_addr_reg_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<24> (vid_ctl/Mcount_RAM_addr_reg_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<25> (vid_ctl/Mcount_RAM_addr_reg_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<26> (vid_ctl/Mcount_RAM_addr_reg_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<27> (vid_ctl/Mcount_RAM_addr_reg_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<28> (vid_ctl/Mcount_RAM_addr_reg_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<29> (vid_ctl/Mcount_RAM_addr_reg_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  vid_ctl/Mcount_RAM_addr_reg_cy<30> (vid_ctl/Mcount_RAM_addr_reg_cy<30>)
     XORCY:CI->O           1   0.804   0.595  vid_ctl/Mcount_RAM_addr_reg_xor<31> (vid_ctl/Result<31>)
     LUT2:I0->O            1   0.704   0.000  vid_ctl/Mcount_RAM_addr_reg_eqn_311 (vid_ctl/Mcount_RAM_addr_reg_eqn_31)
     FDCE:D                    0.308          vid_ctl/RAM_addr_reg_31
    ----------------------------------------
    Total                      6.587ns (5.286ns logic, 1.301ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vid_ctl/clk_div_21'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.304ns (Levels of Logic = 1)
  Source:            trippy (PAD)
  Destination:       vid_ctl/trippy_ctr_2 (FF)
  Destination Clock: vid_ctl/clk_div_21 rising

  Data Path: trippy to vid_ctl/trippy_ctr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  trippy_IBUF (trippy_IBUF)
     FDCE:CE                   0.555          vid_ctl/trippy_ctr_0
    ----------------------------------------
    Total                      2.304ns (1.773ns logic, 0.531ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkr/clk_count_01'
  Total number of paths / destination ports: 314 / 105
-------------------------------------------------------------------------
Offset:              9.116ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       OZ4/DS/e0_r_30 (FF)
  Destination Clock: clkr/clk_count_01 falling

  Data Path: rst to OZ4/DS/e0_r_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           455   1.218   1.396  rst_IBUF (rst_IBUF)
     BUF:I->O            455   0.704   1.571  rst_IBUF_3 (rst_IBUF_3)
     LUT4:I0->O            1   0.704   0.000  OZ4/DS/e0_next<31>229_SW0_F (N2985)
     MUXF5:I0->O           4   0.321   0.666  OZ4/DS/e0_next<31>229_SW0 (N1688)
     LUT3:I1->O            1   0.704   0.000  OZ4/DS/e0_next<31>146_SW1_F (N2041)
     MUXF5:I0->O           1   0.321   0.499  OZ4/DS/e0_next<31>146_SW1 (N1789)
     LUT3:I1->O            1   0.704   0.000  OZ4/DS/e0_next<31>274 (OZ4/DS/e0_next<31>)
     FDCE_1:D                  0.308          OZ4/DS/e0_r_31
    ----------------------------------------
    Total                      9.116ns (4.984ns logic, 4.132ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'display/to_decoder_cmp_eq0000'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              4.236ns (Levels of Logic = 4)
  Source:            RAM_data_bus<11> (PAD)
  Destination:       display/to_decoder_3 (LATCH)
  Destination Clock: display/to_decoder_cmp_eq0000 falling

  Data Path: RAM_data_bus<11> to display/to_decoder_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.526  RAM_data_bus_11_IOBUF (N1308)
     LUT3:I1->O            1   0.704   0.455  display/to_decoder_mux0003<3>44_SW0 (N2057)
     LUT3:I2->O            1   0.704   0.000  display/to_decoder_mux0003<3>54_F (N2949)
     MUXF5:I0->O           3   0.321   0.000  display/to_decoder_mux0003<3>54 (display/to_decoder_mux0003<3>)
     LDCP:D                    0.308          display/to_decoder_3
    ----------------------------------------
    Total                      4.236ns (3.255ns logic, 0.981ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkr/clk_count_01'
  Total number of paths / destination ports: 561 / 54
-------------------------------------------------------------------------
Offset:              11.569ns (Levels of Logic = 6)
  Source:            vig_gen/hcs_5 (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      clkr/clk_count_01 rising

  Data Path: vig_gen/hcs_5 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  vig_gen/hcs_5 (vig_gen/hcs_5)
     LUT3:I0->O            2   0.704   0.526  vig_gen/hcs_cmp_eq000014 (vig_gen/N4)
     LUT4:I1->O            1   0.704   0.595  vig_gen/vidon_s_and0000105 (vig_gen/vidon_s_and0000105)
     LUT4:I0->O            1   0.704   0.499  vig_gen/vidon_s_and0000117 (vig_gen/vidon_s_and0000117)
     LUT2:I1->O           40   0.704   1.440  vig_gen/vidon_s_and0000131 (vidon)
     LUT4:I0->O            1   0.704   0.420  vid_ctl/red<2>1 (red_2_OBUF)
     OBUF:I->O                 3.272          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                     11.569ns (7.383ns logic, 4.186ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vid_ctl/clk_div_21'
  Total number of paths / destination ports: 56 / 8
-------------------------------------------------------------------------
Offset:              8.460ns (Levels of Logic = 4)
  Source:            vid_ctl/trippy_ctr_1 (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      vid_ctl/clk_div_21 rising

  Data Path: vid_ctl/trippy_ctr_1 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   1.057  vid_ctl/trippy_ctr_1 (vid_ctl/trippy_ctr_1)
     LUT3:I0->O            2   0.704   0.526  vid_ctl/Sh611 (vid_ctl/N3)
     LUT3:I1->O            2   0.704   0.482  vid_ctl/Sh71 (vid_ctl/Sh7)
     LUT4:I2->O            1   0.704   0.420  vid_ctl/green<1>1 (green_1_OBUF)
     OBUF:I->O                 3.272          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                      8.460ns (5.975ns logic, 2.485ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'display/to_decoder_cmp_eq0000'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.955ns (Levels of Logic = 2)
  Source:            display/to_decoder_0 (LATCH)
  Destination:       seg7_sigs<6> (PAD)
  Source Clock:      display/to_decoder_cmp_eq0000 falling

  Data Path: display/to_decoder_0 to seg7_sigs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             7   0.676   0.883  display/to_decoder_0 (display/to_decoder_0)
     LUT4:I0->O            1   0.704   0.420  display/Mrom_to_display31 (seg7_sigs_3_OBUF)
     OBUF:I->O                 3.272          seg7_sigs_3_OBUF (seg7_sigs<3>)
    ----------------------------------------
    Total                      5.955ns (4.652ns logic, 1.303ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vid_ctl/clk_half1'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              5.693ns (Levels of Logic = 2)
  Source:            vid_ctl/RAM_addr_reg_22 (FF)
  Destination:       RAM_addr<22> (PAD)
  Source Clock:      vid_ctl/clk_half1 rising

  Data Path: vid_ctl/RAM_addr_reg_22 to RAM_addr<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.706  vid_ctl/RAM_addr_reg_22 (vid_ctl/RAM_addr_reg_22)
     LUT4:I0->O            1   0.704   0.420  mem_ctr/RAM_addr<22>1 (RAM_addr_22_OBUF)
     OBUF:I->O                 3.272          RAM_addr_22_OBUF (RAM_addr<22>)
    ----------------------------------------
    Total                      5.693ns (4.567ns logic, 1.126ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 49 / 26
-------------------------------------------------------------------------
Delay:               11.320ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       RAM_addr<22> (PAD)

  Data Path: rst to RAM_addr<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           455   1.218   1.396  rst_IBUF (rst_IBUF)
     BUF:I->O            455   0.704   1.571  rst_IBUF_3 (rst_IBUF_3)
     LUT2:I0->O           24   0.704   1.331  mem_ctr/RAM_oe1 (RAM_oe_OBUF)
     LUT4:I1->O            1   0.704   0.420  mem_ctr/RAM_addr<9>1 (RAM_addr_9_OBUF)
     OBUF:I->O                 3.272          RAM_addr_9_OBUF (RAM_addr<9>)
    ----------------------------------------
    Total                     11.320ns (6.602ns logic, 4.718ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 56.42 secs
 
--> 

Total memory usage is 369444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  606 (   0 filtered)
Number of infos    :    9 (   0 filtered)

