==39308== Cachegrind, a cache and branch-prediction profiler
==39308== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39308== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39308== Command: ./sift .
==39308== 
--39308-- warning: L3 cache found, using its data for the LL simulation.
--39308-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39308-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39308== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39308== (see section Limitations in user manual)
==39308== NOTE: further instances of this message will not be shown
==39308== 
==39308== I   refs:      3,167,698,658
==39308== I1  misses:            2,107
==39308== LLi misses:            1,993
==39308== I1  miss rate:          0.00%
==39308== LLi miss rate:          0.00%
==39308== 
==39308== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39308== D1  misses:       22,843,932  ( 17,341,917 rd   +   5,502,015 wr)
==39308== LLd misses:        3,672,074  (  1,905,609 rd   +   1,766,465 wr)
==39308== D1  miss rate:           2.3% (        2.6%     +         1.8%  )
==39308== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39308== 
==39308== LL refs:          22,846,039  ( 17,344,024 rd   +   5,502,015 wr)
==39308== LL misses:         3,674,067  (  1,907,602 rd   +   1,766,465 wr)
==39308== LL miss rate:            0.1% (        0.0%     +         0.6%  )
