
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    MONTRELAP78367
Date:        Tue Sep 05 16:40:13 2017
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log PROC_SUBSYSTEM_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Warning: File already exists in project: "D:\Work\Libero\IGL2_RISCV_Systick_Blinky\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_defines.v"
auto_infer_blackbox is not supported in current product.

log file: "D:\Work\Libero\IGL2_RISCV_Systick_Blinky\synthesis\PROC_SUBSYSTEM.srr"

Running: synthesis in foreground



Running PROC_SUBSYSTEM_syn|synthesis


Running: compile (Compile) on PROC_SUBSYSTEM_syn|synthesis
# Tue Sep 05 16:40:14 2017


Running: compile_flow (Compile Process) on PROC_SUBSYSTEM_syn|synthesis
# Tue Sep 05 16:40:14 2017


Running: compiler (Compile Input) on PROC_SUBSYSTEM_syn|synthesis
# Tue Sep 05 16:40:14 2017


compiler completed
# Tue Sep 05 16:40:16 2017

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on PROC_SUBSYSTEM_syn|synthesis
# Tue Sep 05 16:40:16 2017

Up-To-Date: multi_srs_gen. No run necessary

Complete: Compile Process on PROC_SUBSYSTEM_syn|synthesis


Running: premap (Pre-mapping) on PROC_SUBSYSTEM_syn|synthesis
# Tue Sep 05 16:40:16 2017


premap completed with warnings
# Tue Sep 05 16:40:23 2017

Return Code: 1
Run Time:00h:00m:07s

Complete: Compile on PROC_SUBSYSTEM_syn|synthesis


Running: map (Map) on PROC_SUBSYSTEM_syn|synthesis
# Tue Sep 05 16:40:23 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on PROC_SUBSYSTEM_syn|synthesis
# Tue Sep 05 16:40:23 2017

Copied D:\Work\Libero\IGL2_RISCV_Systick_Blinky\synthesis\synwork\PROC_SUBSYSTEM_m.srm to D:\Work\Libero\IGL2_RISCV_Systick_Blinky\synthesis\PROC_SUBSYSTEM.srm


fpga_mapper completed with warnings
# Tue Sep 05 16:42:07 2017

Return Code: 1
Run Time:00h:01m:44s

Complete: Map on PROC_SUBSYSTEM_syn|synthesis

Complete: Logic Synthesis on PROC_SUBSYSTEM_syn|synthesis

TCL script complete: "PROC_SUBSYSTEM_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

