uram_2w_2r_we.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ipshared/9c97/uram_2w_2r_we.v,
uram_wex8_uram_2w_2r_we_0_0.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ip/uram_wex8_uram_2w_2r_we_0_0/sim/uram_wex8_uram_2w_2r_we_0_0.v,
uram_wex8_uram_2w_2r_we_0_1.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ip/uram_wex8_uram_2w_2r_we_0_1/sim/uram_wex8_uram_2w_2r_we_0_1.v,
uram_wex8_uram_2w_2r_we_0_2.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ip/uram_wex8_uram_2w_2r_we_0_2/sim/uram_wex8_uram_2w_2r_we_0_2.v,
uram_wex8_uram_2w_2r_we_1_0.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ip/uram_wex8_uram_2w_2r_we_1_0/sim/uram_wex8_uram_2w_2r_we_1_0.v,
uram_wex8_uram_2w_2r_we_3_0.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ip/uram_wex8_uram_2w_2r_we_3_0/sim/uram_wex8_uram_2w_2r_we_3_0.v,
uram_wex8_uram_2w_2r_we_4_0.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ip/uram_wex8_uram_2w_2r_we_4_0/sim/uram_wex8_uram_2w_2r_we_4_0.v,
uram_wex8_uram_2w_2r_we_5_0.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ip/uram_wex8_uram_2w_2r_we_5_0/sim/uram_wex8_uram_2w_2r_we_5_0.v,
uram_wex8_uram_2w_2r_we_6_0.v,verilog,xil_defaultlib,../../../bd/uram_wex8/ip/uram_wex8_uram_2w_2r_we_6_0/sim/uram_wex8_uram_2w_2r_we_6_0.v,
uram_wex8.v,verilog,xil_defaultlib,../../../bd/uram_wex8/sim/uram_wex8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
