<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e10500"><registerName>pipe1</registerName><registerNameMore><registerNameFull>pipe1</registerNameFull></registerNameMore><registerBody><registerDescription>See field descriptions</registerDescription><registerProperties><registerPropset><addressOffset>0x1c4</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x8E2B5</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e10511"><bitFieldName>elasbuff_lower_threshold</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Defines the elastic buffer lower_threshold. When the fill level is above this level - corrective action is initiated to bring it back to half fill level </p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>4</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>101</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10529"><bitFieldName>elasbuff_upper_threshold</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Defines the elastic buffer upper_threshold. When the fill level is above this level - corrective action is initiated to bring it back to half fill level </p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>4</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1011</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10547"><bitFieldName>elasbuff_underflow</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Defines the underflow level of elastic buffer. (Hide from Customers)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>4</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>10</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10562"><bitFieldName>elasbuff_overflow</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Defines the overflow level of elastic buffer</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>4</bitWidth><bitOffset>12</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1110</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10580"><bitFieldName>elasbuff_operating_lvl</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Defines the half fill level of elastic buffer</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>4</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1000</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>