# do m_DAT_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# 
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/QUARTUS/../PRUEBAS/prueba_m_DAT.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity prueba_m_DAT
# -- Compiling architecture prueba of prueba_m_DAT
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_m_DAT
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_m_DAT 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading work.param_disenyo_pkg
# Loading work.campo_dat_pkg
# Loading work.prueba_m_dat(prueba)
# Loading work.param_memorias_pkg
# Loading work.retardos_memorias_pkg
# Loading work.m_dat(compor)
# 
# do /dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_m_dat/reloj
# add wave -noupdate -radix unsigned -childformat {{/prueba_m_dat/M_e.acc -radix unsigned} {/prueba_m_dat/M_e.dir -radix unsigned} {/prueba_m_dat/M_e.esc -radix unsigned} {/prueba_m_dat/M_e.DE -radix unsigned}} -expand -subitemconfig {/prueba_m_dat/M_e.acc {-height 16 -radix unsigned} /prueba_m_dat/M_e.dir {-height 16 -radix unsigned} /prueba_m_dat/M_e.esc {-height 16 -radix unsigned} /prueba_m_dat/M_e.DE {-height 16 -radix unsigned}} /prueba_m_dat/M_e
# add wave -noupdate /prueba_m_dat/datos/t_indice
# add wave -noupdate -radix unsigned /prueba_m_dat/DL
# add wave -noupdate -radix unsigned -childformat {{/prueba_m_dat/datos/DAT_mem(0) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(1) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(2) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(3) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(4) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(5) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(6) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(7) -radix unsigned}} -expand -subitemconfig {/prueba_m_dat/datos/DAT_mem(0) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(1) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(2) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(3) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(4) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(5) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(6) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_m_dat/datos/DAT_mem
# TreeUpdate [SetDefaultTree]
# configure wave -namecolwidth 226
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 10000
# configure wave -gridperiod 20000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {252 ns}
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_m_dat/datos
# ** Note: Comprobacion finalizada.
#    Time: 220 ns  Iteration: 1  Instance: /prueba_m_dat
!do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# 
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/QUARTUS/../PRUEBAS/prueba_m_DAT.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity prueba_m_DAT
# -- Compiling architecture prueba of prueba_m_DAT
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_m_DAT
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_m_DAT 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading work.param_disenyo_pkg
# Loading work.campo_dat_pkg
# Loading work.prueba_m_dat(prueba)
# Loading work.param_memorias_pkg
# Loading work.retardos_memorias_pkg
# Loading work.m_dat(compor)
# 
# do /dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_m_dat/reloj
# add wave -noupdate -radix unsigned -childformat {{/prueba_m_dat/M_e.acc -radix unsigned} {/prueba_m_dat/M_e.dir -radix unsigned} {/prueba_m_dat/M_e.esc -radix unsigned} {/prueba_m_dat/M_e.DE -radix unsigned}} -expand -subitemconfig {/prueba_m_dat/M_e.acc {-height 16 -radix unsigned} /prueba_m_dat/M_e.dir {-height 16 -radix unsigned} /prueba_m_dat/M_e.esc {-height 16 -radix unsigned} /prueba_m_dat/M_e.DE {-height 16 -radix unsigned}} /prueba_m_dat/M_e
# add wave -noupdate /prueba_m_dat/datos/t_indice
# add wave -noupdate -radix unsigned /prueba_m_dat/DL
# add wave -noupdate -radix unsigned -childformat {{/prueba_m_dat/datos/DAT_mem(0) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(1) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(2) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(3) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(4) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(5) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(6) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(7) -radix unsigned}} -expand -subitemconfig {/prueba_m_dat/datos/DAT_mem(0) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(1) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(2) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(3) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(4) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(5) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(6) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_m_dat/datos/DAT_mem
# TreeUpdate [SetDefaultTree]
# configure wave -namecolwidth 226
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 10000
# configure wave -gridperiod 20000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {252 ns}
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_m_dat/datos
# ** Warning: valor no esperado
#    Time: 60 ns  Iteration: 1  Instance: /prueba_m_dat
# , esperado:   UUUUUUUU, leido:   01111111
# ** Warning: valor no esperado
#    Time: 160 ns  Iteration: 1  Instance: /prueba_m_dat
# , esperado:   11011111, leido:   10111111
# ** Warning: valor no esperado
#    Time: 220 ns  Iteration: 1  Instance: /prueba_m_dat
# , esperado:   UUUUUUUU, leido:   11011111
# ** Note: Comprobacion finalizada.
#    Time: 220 ns  Iteration: 1  Instance: /prueba_m_dat
!do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# 
# vcom -93 -work work {/dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/QUARTUS/../PRUEBAS/prueba_m_DAT.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity prueba_m_DAT
# -- Compiling architecture prueba of prueba_m_DAT
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_m_DAT
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_m_DAT 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading work.param_disenyo_pkg
# Loading work.campo_dat_pkg
# Loading work.prueba_m_dat(prueba)
# Loading work.param_memorias_pkg
# Loading work.retardos_memorias_pkg
# Loading work.m_dat(compor)
# 
# do /dades/gianfranco.saenz.berrocal/Documents/MP/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_m_dat/reloj
# add wave -noupdate -radix unsigned -childformat {{/prueba_m_dat/M_e.acc -radix unsigned} {/prueba_m_dat/M_e.dir -radix unsigned} {/prueba_m_dat/M_e.esc -radix unsigned} {/prueba_m_dat/M_e.DE -radix unsigned}} -expand -subitemconfig {/prueba_m_dat/M_e.acc {-height 16 -radix unsigned} /prueba_m_dat/M_e.dir {-height 16 -radix unsigned} /prueba_m_dat/M_e.esc {-height 16 -radix unsigned} /prueba_m_dat/M_e.DE {-height 16 -radix unsigned}} /prueba_m_dat/M_e
# add wave -noupdate /prueba_m_dat/datos/t_indice
# add wave -noupdate -radix unsigned /prueba_m_dat/DL
# add wave -noupdate -radix unsigned -childformat {{/prueba_m_dat/datos/DAT_mem(0) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(1) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(2) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(3) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(4) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(5) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(6) -radix unsigned} {/prueba_m_dat/datos/DAT_mem(7) -radix unsigned}} -expand -subitemconfig {/prueba_m_dat/datos/DAT_mem(0) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(1) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(2) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(3) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(4) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(5) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(6) {-height 16 -radix unsigned} /prueba_m_dat/datos/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_m_dat/datos/DAT_mem
# TreeUpdate [SetDefaultTree]
# configure wave -namecolwidth 226
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 10000
# configure wave -gridperiod 20000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {252 ns}
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_m_dat/datos
# ** Note: Comprobacion finalizada.
#    Time: 220 ns  Iteration: 1  Instance: /prueba_m_dat
ls
# m_DAT_run_msim_rtl_vhdl.do
# modelsim.ini
# msim_transcript
# rtl_work
# vsim.wlf
