{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.119994",
   "Default View_TopLeft":"-3525,-733",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 10 -x 3020 -y 1460 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 10 -x 3020 -y 1330 -defaultsOSRD
preplace port Pmod_out_0 -pg 1 -lvl 10 -x 3020 -y 1000 -defaultsOSRD
preplace port PmodOLEDrgb_out_0 -pg 1 -lvl 10 -x 3020 -y 830 -defaultsOSRD
preplace port gpio_rtl_1 -pg 1 -lvl 10 -x 3020 -y 1490 -defaultsOSRD
preplace port sysreset_n -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace port sysclk -pg 1 -lvl 0 -x 0 -y 1330 -defaultsOSRD
preplace port RGB2_Red_0 -pg 1 -lvl 10 -x 3020 -y 140 -defaultsOSRD
preplace port RGB1_Blue_0 -pg 1 -lvl 10 -x 3020 -y 110 -defaultsOSRD
preplace port RGB1_Green_0 -pg 1 -lvl 10 -x 3020 -y 80 -defaultsOSRD
preplace port RGB1_Red_0 -pg 1 -lvl 10 -x 3020 -y 50 -defaultsOSRD
preplace port dp_0 -pg 1 -lvl 10 -x 3020 -y 260 -defaultsOSRD
preplace port RGB2_Blue_0 -pg 1 -lvl 10 -x 3020 -y 200 -defaultsOSRD
preplace port RGB2_Green_0 -pg 1 -lvl 10 -x 3020 -y 170 -defaultsOSRD
preplace port btnC_0 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port btnL_0 -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port btnR_0 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port btnD_0 -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port btnU_0 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus seg_0 -pg 1 -lvl 10 -x 3020 -y 230 -defaultsOSRD
preplace portBus sw_0 -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace portBus an_0 -pg 1 -lvl 10 -x 3020 -y 290 -defaultsOSRD
preplace portBus led_0 -pg 1 -lvl 10 -x 3020 -y 20 -defaultsOSRD
preplace portBus dina_0 -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace portBus wea_0 -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace portBus signal_waveform_0 -pg 1 -lvl 10 -x 3020 -y 510 -defaultsOSRD
preplace portBus addra_0 -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 1670 -y 1180 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 2560 -y 1480 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 8 -x 2560 -y 1340 -defaultsOSRD
preplace inst axi_timebase_wdt_0 -pg 1 -lvl 8 -x 2560 -y 1150 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 8 -x 2560 -y 630 -defaultsOSRD
preplace inst PmodENC_0 -pg 1 -lvl 8 -x 2560 -y 1000 -defaultsOSRD
preplace inst PmodOLEDrgb_0 -pg 1 -lvl 8 -x 2560 -y 830 -defaultsOSRD
preplace inst nexys4io_0 -pg 1 -lvl 8 -x 2560 -y 150 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 7 -x 2140 -y 1190 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 7 -x 2140 -y 720 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 5 -x 1230 -y 1170 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 5 -x 1230 -y 1460 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 110 -y 1330 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 410 -y 1320 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 9 -x 2870 -y 370 -defaultsOSRD
preplace inst signal_generator_0 -pg 1 -lvl 8 -x 2560 -y 450 -defaultsOSRD
preplace inst fit_timer_0 -pg 1 -lvl 3 -x 710 -y 1240 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 4 -x 930 -y 1250 -defaultsOSRD
preplace netloc clk_wiz_1_locked 1 1 1 N 1360
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 4 590 1150 NJ 1150 1090 1290 1390
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 5 590J 1350 NJ 1350 NJ 1350 NJ 1350 1990
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 6 NJ 1360 NJ 1360 1070 1360 NJ 1360 1980 1050 2390
preplace netloc mdm_1_debug_sys_rst 1 1 5 230 1420 NJ 1420 NJ 1420 1080J 1370 1370
preplace netloc reset_rtl_0_1 1 0 2 NJ 1240 210J
preplace netloc clk_100MHz_1 1 0 1 NJ 1330
preplace netloc axi_timebase_wdt_0_wdt_reset 1 1 8 230 1220 600J 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2340J 1260 2730
preplace netloc axi_timer_0_generateout0 1 7 2 2400 300 2720
preplace netloc clk_wiz_1_clk_out2 1 1 7 220J 1170 NJ 1170 NJ 1170 1030J 1310 NJ 1310 1970J 1100 2400
preplace netloc clk_wiz_1_clk_out1 1 1 8 200 1210 610 1140 NJ 1140 1060 1280 1400 1320 1950 1040 2380 330 2760
preplace netloc nexys4io_0_seg 1 8 2 2720J 210 3000J
preplace netloc sw_0_1 1 0 8 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 2370J
preplace netloc nexys4io_0_RGB2_Red 1 8 2 NJ 140 NJ
preplace netloc nexys4io_0_RGB1_Blue 1 8 2 NJ 120 2990J
preplace netloc nexys4io_0_RGB1_Green 1 8 2 NJ 100 3000J
preplace netloc nexys4io_0_RGB1_Red 1 8 2 NJ 80 2990J
preplace netloc nexys4io_0_dp 1 8 2 NJ 220 2990J
preplace netloc nexys4io_0_RGB2_Blue 1 8 2 2760J 200 NJ
preplace netloc nexys4io_0_RGB2_Green 1 8 2 2760J 170 NJ
preplace netloc btnC_0_1 1 0 8 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 2290J
preplace netloc btnL_0_1 1 0 8 NJ 170 NJ 170 NJ 170 NJ 170 NJ 170 NJ 170 NJ 170 2290J
preplace netloc btnR_0_1 1 0 8 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc btnD_0_1 1 0 8 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 2370J
preplace netloc nexys4io_0_an 1 8 2 2720J 230 2980J
preplace netloc btnU_0_1 1 0 8 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 2370J
preplace netloc nexys4io_0_led 1 8 2 NJ 60 2980J
preplace netloc signal_generator_0_addr 1 8 1 2750 410n
preplace netloc dina_0_1 1 0 9 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 2750J
preplace netloc wea_0_1 1 0 9 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 2370J 350 2740J
preplace netloc blk_mem_gen_0_doutb 1 7 2 2400 360 2730J
preplace netloc signal_generator_0_signal_waveform 1 8 2 2740J 510 NJ
preplace netloc addra_0_1 1 0 9 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 2 1 610 1250n
preplace netloc microblaze_0_intr 1 4 1 1040 1180n
preplace netloc axi_timer_0_interrupt 1 3 6 830 1330 NJ 1330 NJ 1330 NJ 1330 2400J 1250 2750
preplace netloc axi_timebase_wdt_0_wdt_interrupt 1 3 6 820 1160 1050J 1300 NJ 1300 1960J 1090 2300J 1240 2720
preplace netloc fit_timer_0_Interrupt 1 3 1 810 1230n
preplace netloc axi_uartlite_0_UART 1 8 2 NJ 1330 NJ
preplace netloc microblaze_0_axi_periph_M03_AXI 1 7 1 2350 680n
preplace netloc PmodOLEDrgb_0_PmodOLEDrgb_out 1 8 2 NJ 830 NJ
preplace netloc microblaze_0_debug 1 5 1 1380 1200n
preplace netloc axi_gpio_0_GPIO2 1 8 2 NJ 1490 NJ
preplace netloc microblaze_0_axi_dp 1 6 1 1940 460n
preplace netloc microblaze_0_axi_periph_M09_AXI 1 7 1 N 800
preplace netloc microblaze_0_interrupt 1 5 1 1400 1120n
preplace netloc microblaze_0_dlmb_1 1 6 1 N 1160
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 1 2320 720n
preplace netloc microblaze_0_ilmb_1 1 6 1 N 1180
preplace netloc microblaze_0_intc_axi 1 4 4 1060 1060 NJ 1060 NJ 1060 2300
preplace netloc PmodENC_0_Pmod_out 1 8 2 NJ 1000 NJ
preplace netloc microblaze_0_mdm_axi 1 4 4 1090 1380 NJ 1380 NJ 1380 2290
preplace netloc microblaze_0_axi_periph_M10_AXI 1 7 1 2370 420n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 7 1 2330 660n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 7 1 2310 60n
preplace netloc axi_gpio_0_GPIO 1 8 2 NJ 1470 2990J
preplace netloc microblaze_0_axi_periph_M08_AXI 1 7 1 N 780
preplace netloc microblaze_0_axi_periph_M04_AXI 1 7 1 2360 580n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 7 1 2340 760n
levelinfo -pg 1 0 110 410 710 930 1230 1670 2140 2560 2870 3020
pagesize -pg 1 -db -bbox -sgen -150 0 3230 1560
"
}
{
   "da_axi4_cnt":"10",
   "da_board_cnt":"7",
   "da_clkrst_cnt":"31",
   "da_mb_cnt":"1"
}
