// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Aug 29 12:27:34 2022
// Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_3a92_hsc_0_sim_netlist.v
// Design      : bd_3a92_hsc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_3a92_hsc_0,bd_3a92_hsc_0_v_hscaler,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_3a92_hsc_0_v_hscaler,Vivado 2022.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [15:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [15:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 16, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 177777771, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 177777771, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [15:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [15:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR({1'b0,s_axi_CTRL_ARADDR[14:0]}),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({1'b0,s_axi_CTRL_AWADDR[14:0]}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    \icmp_ln1435_reg_319_reg[0]_0 ,
    \icmp_ln1435_1_reg_324_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    in,
    E,
    shiftReg_ce,
    mOutPtr110_out,
    \icmp_ln1409_reg_385_reg[0] ,
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
    SS,
    ap_clk,
    \icmp_ln1435_reg_319_reg[0]_1 ,
    \icmp_ln1435_1_reg_324_reg[0]_1 ,
    ap_rst_n,
    D,
    s_axis_video_TVALID,
    stream_in_full_n,
    Q,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    ap_start,
    \ap_CS_fsm_reg[5]_i_2_0 ,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    v_hcresampler_core_U0_stream_in_read,
    stream_in_empty_n,
    CO,
    int_ap_start_i_2,
    int_ap_start_i_2_0,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output \icmp_ln1435_reg_319_reg[0]_0 ;
  output \icmp_ln1435_1_reg_324_reg[0]_0 ;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [23:0]in;
  output [0:0]E;
  output shiftReg_ce;
  output mOutPtr110_out;
  output \icmp_ln1409_reg_385_reg[0] ;
  output ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  output ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  input [0:0]SS;
  input ap_clk;
  input \icmp_ln1435_reg_319_reg[0]_1 ;
  input \icmp_ln1435_1_reg_324_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]D;
  input s_axis_video_TVALID;
  input stream_in_full_n;
  input [10:0]Q;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input ap_start;
  input [10:0]\ap_CS_fsm_reg[5]_i_2_0 ;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input v_hcresampler_core_U0_stream_in_read;
  input stream_in_empty_n;
  input [0:0]CO;
  input [0:0]int_ap_start_i_2;
  input int_ap_start_i_2_0;
  input [23:0]s_axis_video_TDATA;

  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_4_n_5 ;
  wire \ap_CS_fsm[5]_i_5_n_5 ;
  wire \ap_CS_fsm[5]_i_6_n_5 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire [10:0]\ap_CS_fsm_reg[5]_i_2_0 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_8 ;
  wire \ap_CS_fsm_reg_n_5_[7] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  wire [23:0]axi_data_V_2_fu_80;
  wire axi_data_V_2_fu_801;
  wire axi_last_V_2_reg_132;
  wire axi_last_V_fu_48;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_12;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_n_8;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_50;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_51;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_52;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_53;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_54;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_55;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_56;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_57;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_58;
  wire [10:0]i_4_fu_251_p2;
  wire \i_fu_84[10]_i_3_n_5 ;
  wire [10:0]i_fu_84_reg;
  wire icmp_ln1404_fu_246_p2;
  wire \icmp_ln1409_reg_385_reg[0] ;
  wire \icmp_ln1435_1_reg_324_reg[0]_0 ;
  wire \icmp_ln1435_1_reg_324_reg[0]_1 ;
  wire \icmp_ln1435_reg_319_reg[0]_0 ;
  wire \icmp_ln1435_reg_319_reg[0]_1 ;
  wire [23:0]in;
  wire [0:0]int_ap_start_i_2;
  wire int_ap_start_i_2_0;
  wire mOutPtr110_out;
  wire [23:0]p_0_in;
  wire p_14_in;
  wire [23:0]p_1_in;
  wire regslice_both_s_axis_video_V_data_V_U_n_7;
  wire regslice_both_s_axis_video_V_last_V_U_n_6;
  wire regslice_both_s_axis_video_V_last_V_U_n_7;
  wire regslice_both_s_axis_video_V_user_V_U_n_7;
  wire regslice_both_s_axis_video_V_user_V_U_n_8;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_reg_118;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire [7:0]tmp_13_fu_296_p4;
  wire [7:0]tmp_s_fu_272_p4;
  wire v_hcresampler_core_U0_stream_in_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(ap_start),
        .I3(icmp_ln1404_fu_246_p2),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln1404_fu_246_p2),
        .O(ap_NS_fsm[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(i_fu_84_reg[9]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [9]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [10]),
        .I3(i_fu_84_reg[10]),
        .O(\ap_CS_fsm[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(i_fu_84_reg[6]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [7]),
        .I3(i_fu_84_reg[7]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [8]),
        .I5(i_fu_84_reg[8]),
        .O(\ap_CS_fsm[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(i_fu_84_reg[3]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [3]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [4]),
        .I3(i_fu_84_reg[4]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [5]),
        .I5(i_fu_84_reg[5]),
        .O(\ap_CS_fsm[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(i_fu_84_reg[0]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [1]),
        .I3(i_fu_84_reg[1]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [2]),
        .I5(i_fu_84_reg[2]),
        .O(\ap_CS_fsm[5]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln1404_fu_246_p2,\ap_CS_fsm_reg[5]_i_2_n_6 ,\ap_CS_fsm_reg[5]_i_2_n_7 ,\ap_CS_fsm_reg[5]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_3_n_5 ,\ap_CS_fsm[5]_i_4_n_5 ,\ap_CS_fsm[5]_i_5_n_5 ,\ap_CS_fsm[5]_i_6_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg_n_5_[7] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[7] ),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1
       (.I0(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I1(icmp_ln1404_fu_246_p2),
        .I2(ap_CS_fsm_state5),
        .O(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready));
  FDRE \axi_data_V_2_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[0]),
        .Q(axi_data_V_2_fu_80[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[10]),
        .Q(axi_data_V_2_fu_80[10]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[11]),
        .Q(axi_data_V_2_fu_80[11]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[12]),
        .Q(axi_data_V_2_fu_80[12]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[13]),
        .Q(axi_data_V_2_fu_80[13]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[14]),
        .Q(axi_data_V_2_fu_80[14]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[15]),
        .Q(axi_data_V_2_fu_80[15]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[16]),
        .Q(axi_data_V_2_fu_80[16]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[17]),
        .Q(axi_data_V_2_fu_80[17]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[18]),
        .Q(axi_data_V_2_fu_80[18]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[19]),
        .Q(axi_data_V_2_fu_80[19]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[1]),
        .Q(axi_data_V_2_fu_80[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[20]),
        .Q(axi_data_V_2_fu_80[20]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[21]),
        .Q(axi_data_V_2_fu_80[21]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[22]),
        .Q(axi_data_V_2_fu_80[22]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[23]),
        .Q(axi_data_V_2_fu_80[23]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[2]),
        .Q(axi_data_V_2_fu_80[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[3]),
        .Q(axi_data_V_2_fu_80[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[4]),
        .Q(axi_data_V_2_fu_80[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[5]),
        .Q(axi_data_V_2_fu_80[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[6]),
        .Q(axi_data_V_2_fu_80[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[7]),
        .Q(axi_data_V_2_fu_80[7]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[8]),
        .Q(axi_data_V_2_fu_80[8]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_video_V_data_V_U_n_7),
        .D(p_1_in[9]),
        .Q(axi_data_V_2_fu_80[9]),
        .R(1'b0));
  FDRE \axi_last_V_2_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_n_8),
        .Q(axi_last_V_2_reg_132),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194
       (.D({ap_NS_fsm[9],ap_NS_fsm[4]}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state7,\ap_CS_fsm_reg[3]_0 [1],ap_CS_fsm_state3}),
        .SS(SS),
        .\ap_CS_fsm_reg[9] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_10),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_data_V_2_fu_801(axi_data_V_2_fu_801),
        .\eol_reg_181_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_12),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_5),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_118(sof_reg_118),
        .\sof_reg_118_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_11));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_12),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144
       (.D(ap_NS_fsm[2]),
        .Q({\ap_CS_fsm_reg[3]_0 [1],ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SS(SS),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_s_axis_video_V_user_V_U_n_7),
        .ap_done_reg1(ap_done_reg1),
        .axi_last_V_2_reg_132(axi_last_V_2_reg_132),
        .\axi_last_V_2_reg_132_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_n_8),
        .axi_last_V_fu_48(axi_last_V_fu_48),
        .\axi_last_V_fu_48_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_video_V_user_V_U_n_8),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164
       (.\B_V_data_1_state_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_5),
        .D(ap_NS_fsm[7:6]),
        .E(E),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_58),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_fu_98_reg[23]_0 ({tmp_s_fu_272_p4,tmp_13_fu_296_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_50,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_51,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_52,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_53,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_54,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_55,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_56,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_57}),
        .\axi_data_V_fu_98_reg[23]_1 (p_0_in),
        .\axi_last_V_fu_102_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_7),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .icmp_ln1409_fu_221_p2_carry_0(Q),
        .\icmp_ln1409_reg_385_reg[0]_0 (\icmp_ln1409_reg_385_reg[0] ),
        .in(in),
        .mOutPtr110_out(mOutPtr110_out),
        .\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] (\icmp_ln1435_1_reg_324_reg[0]_0 ),
        .\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 (\icmp_ln1435_reg_319_reg[0]_0 ),
        .p_14_in(p_14_in),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .sof_reg_118(sof_reg_118),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_U0_stream_in_read(v_hcresampler_core_U0_stream_in_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_58),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_84[0]_i_1 
       (.I0(i_fu_84_reg[0]),
        .O(i_4_fu_251_p2[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \i_fu_84[10]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(ap_start),
        .O(ap_NS_fsm12_out));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_84[10]_i_2 
       (.I0(i_fu_84_reg[8]),
        .I1(i_fu_84_reg[6]),
        .I2(\i_fu_84[10]_i_3_n_5 ),
        .I3(i_fu_84_reg[7]),
        .I4(i_fu_84_reg[9]),
        .I5(i_fu_84_reg[10]),
        .O(i_4_fu_251_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_84[10]_i_3 
       (.I0(i_fu_84_reg[5]),
        .I1(i_fu_84_reg[3]),
        .I2(i_fu_84_reg[1]),
        .I3(i_fu_84_reg[0]),
        .I4(i_fu_84_reg[2]),
        .I5(i_fu_84_reg[4]),
        .O(\i_fu_84[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_84[1]_i_1 
       (.I0(i_fu_84_reg[0]),
        .I1(i_fu_84_reg[1]),
        .O(i_4_fu_251_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_84[2]_i_1 
       (.I0(i_fu_84_reg[0]),
        .I1(i_fu_84_reg[1]),
        .I2(i_fu_84_reg[2]),
        .O(i_4_fu_251_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_84[3]_i_1 
       (.I0(i_fu_84_reg[1]),
        .I1(i_fu_84_reg[0]),
        .I2(i_fu_84_reg[2]),
        .I3(i_fu_84_reg[3]),
        .O(i_4_fu_251_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_84[4]_i_1 
       (.I0(i_fu_84_reg[2]),
        .I1(i_fu_84_reg[0]),
        .I2(i_fu_84_reg[1]),
        .I3(i_fu_84_reg[3]),
        .I4(i_fu_84_reg[4]),
        .O(i_4_fu_251_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_84[5]_i_1 
       (.I0(i_fu_84_reg[3]),
        .I1(i_fu_84_reg[1]),
        .I2(i_fu_84_reg[0]),
        .I3(i_fu_84_reg[2]),
        .I4(i_fu_84_reg[4]),
        .I5(i_fu_84_reg[5]),
        .O(i_4_fu_251_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_84[6]_i_1 
       (.I0(\i_fu_84[10]_i_3_n_5 ),
        .I1(i_fu_84_reg[6]),
        .O(i_4_fu_251_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_84[7]_i_1 
       (.I0(\i_fu_84[10]_i_3_n_5 ),
        .I1(i_fu_84_reg[6]),
        .I2(i_fu_84_reg[7]),
        .O(i_4_fu_251_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_84[8]_i_1 
       (.I0(i_fu_84_reg[6]),
        .I1(\i_fu_84[10]_i_3_n_5 ),
        .I2(i_fu_84_reg[7]),
        .I3(i_fu_84_reg[8]),
        .O(i_4_fu_251_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_84[9]_i_1 
       (.I0(i_fu_84_reg[7]),
        .I1(\i_fu_84[10]_i_3_n_5 ),
        .I2(i_fu_84_reg[6]),
        .I3(i_fu_84_reg[8]),
        .I4(i_fu_84_reg[9]),
        .O(i_4_fu_251_p2[9]));
  FDRE \i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[0]),
        .Q(i_fu_84_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[10]),
        .Q(i_fu_84_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[1]),
        .Q(i_fu_84_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[2]),
        .Q(i_fu_84_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[3]),
        .Q(i_fu_84_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[4]),
        .Q(i_fu_84_reg[4]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[5]),
        .Q(i_fu_84_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[6]),
        .Q(i_fu_84_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[7]),
        .Q(i_fu_84_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[8]),
        .Q(i_fu_84_reg[8]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_4_fu_251_p2[9]),
        .Q(i_fu_84_reg[9]),
        .R(ap_NS_fsm12_out));
  FDRE \icmp_ln1435_1_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1435_1_reg_324_reg[0]_1 ),
        .Q(\icmp_ln1435_1_reg_324_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln1435_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1435_reg_319_reg[0]_1 ),
        .Q(\icmp_ln1435_reg_319_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAEAEAEAEA000000)) 
    int_ap_start_i_4
       (.I0(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I1(icmp_ln1404_fu_246_p2),
        .I2(ap_CS_fsm_state5),
        .I3(CO),
        .I4(int_ap_start_i_2),
        .I5(int_ap_start_i_2_0),
        .O(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both_41 regslice_both_s_axis_video_V_data_V_U
       (.\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(p_1_in),
        .E(regslice_both_s_axis_video_V_data_V_U_n_7),
        .Q(ap_CS_fsm_state3),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_data_V_2_fu_801(axi_data_V_2_fu_801),
        .\axi_data_V_2_fu_80_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_10),
        .\axi_data_V_2_fu_80_reg[23] ({tmp_s_fu_272_p4,tmp_13_fu_296_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_50,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_51,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_52,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_53,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_54,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_55,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_56,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_57}),
        .\axi_data_V_fu_98_reg[23] (axi_data_V_2_fu_80),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(p_0_in),
        .p_14_in(p_14_in),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_42 regslice_both_s_axis_video_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_2_reg_132(axi_last_V_2_reg_132),
        .axi_last_V_fu_48(axi_last_V_fu_48),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(regslice_both_s_axis_video_V_last_V_U_n_7),
        .p_14_in(p_14_in),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_43 regslice_both_s_axis_video_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_7),
        .D(ap_NS_fsm[3]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (regslice_both_s_axis_video_V_user_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n(ap_rst_n),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE \sof_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_11),
        .Q(sof_reg_118),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg,
    axi_data_V_2_fu_801,
    D,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[9] ,
    \sof_reg_118_reg[0] ,
    \eol_reg_181_reg[0] ,
    SS,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    sof_reg_118);
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg;
  output axi_data_V_2_fu_801;
  output [1:0]D;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[9] ;
  output \sof_reg_118_reg[0] ;
  output \eol_reg_181_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [4:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input sof_reg_118;

  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_data_V_2_fu_801;
  wire axi_last_V_reg_80;
  wire \eol_reg_181_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_118;
  wire \sof_reg_118_reg[0] ;

  FDRE \axi_last_V_reg_80_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(axi_last_V_reg_80),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_46 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .D(D),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_data_V_2_fu_801(axi_data_V_2_fu_801),
        .axi_last_V_reg_80(axi_last_V_reg_80),
        .\eol_reg_181_reg[0] (\eol_reg_181_reg[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_118(sof_reg_118),
        .\sof_reg_118_reg[0] (\sof_reg_118_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (ap_done_cache,
    axi_last_V_fu_48,
    D,
    \axi_last_V_2_reg_132_reg[0] ,
    SS,
    ap_done_cache_reg,
    ap_clk,
    \axi_last_V_fu_48_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
    Q,
    ap_done_reg1,
    axi_last_V_2_reg_132,
    ap_NS_fsm1);
  output ap_done_cache;
  output axi_last_V_fu_48;
  output [0:0]D;
  output \axi_last_V_2_reg_132_reg[0] ;
  input [0:0]SS;
  input ap_done_cache_reg;
  input ap_clk;
  input \axi_last_V_fu_48_reg[0]_0 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  input [2:0]Q;
  input ap_done_reg1;
  input axi_last_V_2_reg_132;
  input ap_NS_fsm1;

  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire axi_last_V_2_reg_132;
  wire \axi_last_V_2_reg_132_reg[0] ;
  wire axi_last_V_fu_48;
  wire \axi_last_V_fu_48_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;

  LUT4 #(
    .INIT(16'hFFE2)) 
    \axi_last_V_2_reg_132[0]_i_1 
       (.I0(axi_last_V_2_reg_132),
        .I1(Q[2]),
        .I2(axi_last_V_fu_48),
        .I3(ap_NS_fsm1),
        .O(\axi_last_V_2_reg_132_reg[0] ));
  FDRE \axi_last_V_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_fu_48_reg[0]_0 ),
        .Q(axi_last_V_fu_48),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_45 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
    s_axis_video_TREADY_int_regslice,
    p_14_in,
    D,
    in,
    \axi_data_V_fu_98_reg[23]_0 ,
    \ap_CS_fsm_reg[5] ,
    E,
    shiftReg_ce,
    mOutPtr110_out,
    \icmp_ln1409_reg_385_reg[0]_0 ,
    \axi_last_V_fu_102_reg[0]_0 ,
    ap_clk,
    SS,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
    \B_V_data_1_state_reg[0] ,
    Q,
    s_axis_video_TVALID_int_regslice,
    stream_in_full_n,
    sof_reg_118,
    icmp_ln1409_fu_221_p2_carry_0,
    \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ,
    \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ,
    v_hcresampler_core_U0_stream_in_read,
    stream_in_empty_n,
    \axi_data_V_fu_98_reg[23]_1 );
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  output s_axis_video_TREADY_int_regslice;
  output p_14_in;
  output [1:0]D;
  output [23:0]in;
  output [23:0]\axi_data_V_fu_98_reg[23]_0 ;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]E;
  output shiftReg_ce;
  output mOutPtr110_out;
  output \icmp_ln1409_reg_385_reg[0]_0 ;
  input \axi_last_V_fu_102_reg[0]_0 ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  input \B_V_data_1_state_reg[0] ;
  input [2:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input stream_in_full_n;
  input sof_reg_118;
  input [10:0]icmp_ln1409_fu_221_p2_carry_0;
  input \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ;
  input \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ;
  input v_hcresampler_core_U0_stream_in_read;
  input stream_in_empty_n;
  input [23:0]\axi_data_V_fu_98_reg[23]_1 ;

  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_condition_277__0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]\axi_data_V_fu_98_reg[23]_0 ;
  wire [23:0]\axi_data_V_fu_98_reg[23]_1 ;
  wire \axi_last_V_fu_102_reg[0]_0 ;
  wire \axi_last_V_fu_102_reg_n_5_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  wire icmp_ln1409_fu_221_p2;
  wire [10:0]icmp_ln1409_fu_221_p2_carry_0;
  wire icmp_ln1409_fu_221_p2_carry_n_6;
  wire icmp_ln1409_fu_221_p2_carry_n_7;
  wire icmp_ln1409_fu_221_p2_carry_n_8;
  wire \icmp_ln1409_reg_385_reg[0]_0 ;
  wire \icmp_ln1409_reg_385_reg_n_5_[0] ;
  wire [23:0]in;
  wire [10:0]j_4_fu_227_p2;
  wire j_fu_94;
  wire \j_fu_94_reg_n_5_[0] ;
  wire \j_fu_94_reg_n_5_[10] ;
  wire \j_fu_94_reg_n_5_[1] ;
  wire \j_fu_94_reg_n_5_[2] ;
  wire \j_fu_94_reg_n_5_[3] ;
  wire \j_fu_94_reg_n_5_[4] ;
  wire \j_fu_94_reg_n_5_[5] ;
  wire \j_fu_94_reg_n_5_[6] ;
  wire \j_fu_94_reg_n_5_[7] ;
  wire \j_fu_94_reg_n_5_[8] ;
  wire \j_fu_94_reg_n_5_[9] ;
  wire mOutPtr110_out;
  wire \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ;
  wire \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ;
  wire p_14_in;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_reg_118;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_U0_stream_in_read;
  wire [3:0]NLW_icmp_ln1409_fu_221_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [0]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [16]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [10]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [2]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [11]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [3]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [12]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [4]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [13]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [5]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [14]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [6]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [15]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [7]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [16]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [8]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [17]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [9]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [18]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [10]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [19]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [11]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [1]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [17]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [20]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [12]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [21]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [13]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [22]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [14]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [23]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [15]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [2]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [18]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [3]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [19]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [4]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [20]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [5]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [21]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [6]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [22]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [7]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [23]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [8]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [0]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg[23]_0 [9]),
        .I1(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] ),
        .I2(\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg[23]_0 [1]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [0]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [10]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [11]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [12]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [13]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [14]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [15]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [16]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [17]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [18]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [19]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [1]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [20]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [21]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [22]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [23]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [2]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [3]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [4]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [5]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [6]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [7]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [8]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_data_V_fu_98_reg[23]_1 [9]),
        .Q(\axi_data_V_fu_98_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_V_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(\axi_last_V_fu_102_reg[0]_0 ),
        .Q(\axi_last_V_fu_102_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \eol_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_44 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .CO(icmp_ln1409_fu_221_p2),
        .D(D),
        .E(j_fu_94),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[6] (E),
        .ap_clk(ap_clk),
        .ap_condition_277__0(ap_condition_277__0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_6),
        .\axi_last_V_fu_102_reg[0] (p_14_in),
        .\eol_reg_181_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\eol_reg_181_reg[0]_0 (\icmp_ln1409_reg_385_reg_n_5_[0] ),
        .\eol_reg_181_reg[0]_1 (\axi_last_V_fu_102_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_34),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .icmp_ln1409_fu_221_p2_carry(icmp_ln1409_fu_221_p2_carry_0),
        .\icmp_ln1409_reg_385_reg[0] (flow_control_loop_pipe_sequential_init_U_n_29),
        .\icmp_ln1409_reg_385_reg[0]_0 (\icmp_ln1409_reg_385_reg[0]_0 ),
        .\j_fu_94_reg[10] ({\j_fu_94_reg_n_5_[10] ,\j_fu_94_reg_n_5_[9] ,\j_fu_94_reg_n_5_[8] ,\j_fu_94_reg_n_5_[7] ,\j_fu_94_reg_n_5_[6] ,\j_fu_94_reg_n_5_[5] ,\j_fu_94_reg_n_5_[4] ,\j_fu_94_reg_n_5_[3] ,\j_fu_94_reg_n_5_[2] ,\j_fu_94_reg_n_5_[1] ,\j_fu_94_reg_n_5_[0] }),
        .\j_fu_94_reg[8] (j_4_fu_227_p2),
        .mOutPtr110_out(mOutPtr110_out),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .sof_reg_118(sof_reg_118),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_U0_stream_in_read(v_hcresampler_core_U0_stream_in_read));
  CARRY4 icmp_ln1409_fu_221_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1409_fu_221_p2,icmp_ln1409_fu_221_p2_carry_n_6,icmp_ln1409_fu_221_p2_carry_n_7,icmp_ln1409_fu_221_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1409_fu_221_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  FDRE \icmp_ln1409_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\icmp_ln1409_reg_385_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \j_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[0]),
        .Q(\j_fu_94_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[10]),
        .Q(\j_fu_94_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[1]),
        .Q(\j_fu_94_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[2]),
        .Q(\j_fu_94_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[3]),
        .Q(\j_fu_94_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[4]),
        .Q(\j_fu_94_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[5]),
        .Q(\j_fu_94_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[6]),
        .Q(\j_fu_94_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[7]),
        .Q(\j_fu_94_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[8]),
        .Q(\j_fu_94_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \j_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[9]),
        .Q(\j_fu_94_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1409_reg_385_reg_n_5_[0] ),
        .O(ap_condition_277__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry12_proc
   (ap_return_preg,
    ap_done_reg,
    ap_sync_Block_entry12_proc_U0_ap_ready,
    SS,
    if_din,
    ap_clk,
    ap_done_reg_reg_0,
    ap_start,
    ap_sync_reg_Block_entry12_proc_U0_ap_ready);
  output ap_return_preg;
  output ap_done_reg;
  output ap_sync_Block_entry12_proc_U0_ap_ready;
  input [0:0]SS;
  input [0:0]if_din;
  input ap_clk;
  input ap_done_reg_reg_0;
  input ap_start;
  input ap_sync_reg_Block_entry12_proc_U0_ap_ready;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_return_preg;
  wire ap_start;
  wire ap_sync_Block_entry12_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  wire [0:0]if_din;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din),
        .Q(ap_return_preg),
        .R(SS));
  LUT3 #(
    .INIT(8'hF4)) 
    ap_sync_reg_Block_entry12_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .O(ap_sync_Block_entry12_proc_U0_ap_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry1_proc
   (ap_return_preg,
    ap_done_reg,
    ap_sync_ready,
    ap_sync_Block_entry1_proc_U0_ap_ready,
    int_ap_start_reg,
    SS,
    Block_entry1_proc_U0_ap_return,
    ap_clk,
    ap_done_reg_reg_0,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg,
    ap_done_reg_0,
    ap_start,
    ap_sync_reg_Block_entry12_proc_U0_ap_ready,
    ap_rst_n);
  output ap_return_preg;
  output ap_done_reg;
  output ap_sync_ready;
  output ap_sync_Block_entry1_proc_U0_ap_ready;
  output int_ap_start_reg;
  input [0:0]SS;
  input Block_entry1_proc_U0_ap_return;
  input ap_clk;
  input ap_done_reg_reg_0;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg;
  input ap_done_reg_0;
  input ap_start;
  input ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  input ap_rst_n;

  wire Block_entry1_proc_U0_ap_return;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_reg_0;
  wire ap_return_preg;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg;
  wire int_ap_start_reg;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry1_proc_U0_ap_return),
        .Q(ap_return_preg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_1
       (.I0(ap_sync_ready),
        .I1(ap_start),
        .I2(ap_rst_n),
        .O(int_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_2
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .O(ap_sync_Block_entry1_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'hB0B0A0A000B00000)) 
    int_ap_start_i_2
       (.I0(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg),
        .I3(ap_done_reg_0),
        .I4(ap_start),
        .I5(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .O(ap_sync_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi
   (SS,
    interrupt,
    \int_hfltCoeff_shift0_reg[0]_0 ,
    \int_phasesH_shift0_reg[0]_0 ,
    D,
    ap_start,
    \int_ColorMode_reg[0]_0 ,
    \int_ColorMode_reg[0]_1 ,
    \int_Height_reg[13]_0 ,
    O,
    \int_WidthIn_reg[15]_0 ,
    \int_WidthIn_reg[7]_0 ,
    \int_WidthIn_reg[11]_0 ,
    \int_WidthIn_reg[15]_1 ,
    CO,
    \int_WidthOut_reg[10]_0 ,
    \int_WidthOut_reg[1]_0 ,
    \int_WidthOut_reg[15]_0 ,
    \int_WidthOut_reg[2]_0 ,
    DI,
    \int_WidthIn_reg[7]_1 ,
    \int_WidthIn_reg[15]_2 ,
    \x_5_reg_927_pp0_iter2_reg_reg[7]__0 ,
    \x_5_reg_927_pp0_iter2_reg_reg[6]__0 ,
    \x_5_reg_927_pp0_iter2_reg_reg[10]__0 ,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready,
    \int_Height_reg[9]_0 ,
    \int_WidthOut_reg[1]_1 ,
    \int_WidthOut_reg[7]_0 ,
    \int_WidthOut_reg[11]_0 ,
    \int_WidthOut_reg[15]_1 ,
    \int_Height_reg[15]_0 ,
    \int_ColorModeOut_reg[0]_0 ,
    \int_ColorModeOut_reg[1]_0 ,
    mapComp_address0,
    \int_WidthOut_reg[10]_1 ,
    \int_WidthOut_reg[5]_0 ,
    \int_WidthOut_reg[2]_1 ,
    \int_Height_reg[10]_0 ,
    int_ap_start_reg_0,
    ap_sync_hscale_core_polyphase_U0_ap_ready,
    int_ap_start_reg_1,
    Block_entry1_proc_U0_ap_return,
    if_din,
    int_ap_start_reg_2,
    internal_full_n_reg,
    s_axi_CTRL_RDATA,
    mem_reg,
    mem_reg_0,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_RVALID,
    ap_clk,
    hscale_core_polyphase_U0_hfltCoeff_ce0,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    hscale_core_polyphase_U0_phasesH_ce0,
    Q,
    ap_idle,
    \int_hfltCoeff_shift0_reg[0]_1 ,
    \int_phasesH_shift0_reg[0]_1 ,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    \icmp_ln1435_1_reg_324_reg[0] ,
    \icmp_ln1435_1_reg_324_reg[0]_0 ,
    \icmp_ln1435_reg_319_reg[0] ,
    \ap_CS_fsm_reg[6]_i_2_0 ,
    S,
    \ap_CS_fsm_reg[6]_i_2_1 ,
    \ap_CS_fsm_reg[6] ,
    tmp_17_fu_293_p4,
    ap_loop_init,
    icmp_ln653_fu_281_p2_carry_i_2_0,
    ap_loop_init_int,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg,
    sel0,
    icmp_ln676_fu_423_p2_carry__0,
    icmp_ln757_fu_403_p2_carry,
    \ap_CS_fsm_reg[3]_i_2_0 ,
    ap_loop_exit_ready_pp0_iter20_reg_reg__0,
    \ap_CS_fsm_reg[6]_i_2__0_0 ,
    \ap_CS_fsm_reg[6]_i_2__0_1 ,
    \ap_CS_fsm_reg[6]_0 ,
    ap_sig_allocacmp_i_1,
    axi_last_V_fu_201_p2_carry,
    axi_last_V_fu_201_p2_carry_0,
    \ap_CS_fsm_reg[7]_i_2_0 ,
    ap_sync_reg_Block_entry12_proc_U0_ap_ready,
    ap_done_reg,
    Block_entry12_proc_U0_ap_continue,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0,
    ap_rst_n,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready,
    ap_done_reg_0,
    Block_entry1_proc_U0_ap_continue,
    ap_return_preg,
    ap_return_preg_1,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    \SRL_SIG_reg[0][0] ,
    bPassThruHcr2_dout,
    ap_sync_ready,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY);
  output [0:0]SS;
  output interrupt;
  output \int_hfltCoeff_shift0_reg[0]_0 ;
  output \int_phasesH_shift0_reg[0]_0 ;
  output [0:0]D;
  output ap_start;
  output \int_ColorMode_reg[0]_0 ;
  output \int_ColorMode_reg[0]_1 ;
  output [13:0]\int_Height_reg[13]_0 ;
  output [3:0]O;
  output [15:0]\int_WidthIn_reg[15]_0 ;
  output [3:0]\int_WidthIn_reg[7]_0 ;
  output [3:0]\int_WidthIn_reg[11]_0 ;
  output [3:0]\int_WidthIn_reg[15]_1 ;
  output [0:0]CO;
  output [2:0]\int_WidthOut_reg[10]_0 ;
  output [1:0]\int_WidthOut_reg[1]_0 ;
  output [15:0]\int_WidthOut_reg[15]_0 ;
  output \int_WidthOut_reg[2]_0 ;
  output [1:0]DI;
  output [3:0]\int_WidthIn_reg[7]_1 ;
  output [3:0]\int_WidthIn_reg[15]_2 ;
  output [3:0]\x_5_reg_927_pp0_iter2_reg_reg[7]__0 ;
  output [3:0]\x_5_reg_927_pp0_iter2_reg_reg[6]__0 ;
  output [1:0]\x_5_reg_927_pp0_iter2_reg_reg[10]__0 ;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready;
  output [0:0]\int_Height_reg[9]_0 ;
  output [3:0]\int_WidthOut_reg[1]_1 ;
  output [3:0]\int_WidthOut_reg[7]_0 ;
  output [3:0]\int_WidthOut_reg[11]_0 ;
  output [3:0]\int_WidthOut_reg[15]_1 ;
  output [0:0]\int_Height_reg[15]_0 ;
  output \int_ColorModeOut_reg[0]_0 ;
  output [1:0]\int_ColorModeOut_reg[1]_0 ;
  output [0:0]mapComp_address0;
  output [0:0]\int_WidthOut_reg[10]_1 ;
  output \int_WidthOut_reg[5]_0 ;
  output \int_WidthOut_reg[2]_1 ;
  output [0:0]\int_Height_reg[10]_0 ;
  output int_ap_start_reg_0;
  output ap_sync_hscale_core_polyphase_U0_ap_ready;
  output int_ap_start_reg_1;
  output Block_entry1_proc_U0_ap_return;
  output [0:0]if_din;
  output int_ap_start_reg_2;
  output internal_full_n_reg;
  output [31:0]s_axi_CTRL_RDATA;
  output [15:0]mem_reg;
  output [8:0]mem_reg_0;
  output s_axi_CTRL_WREADY;
  output s_axi_CTRL_ARREADY;
  output s_axi_CTRL_AWREADY;
  output s_axi_CTRL_BVALID;
  output s_axi_CTRL_RVALID;
  input ap_clk;
  input hscale_core_polyphase_U0_hfltCoeff_ce0;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input hscale_core_polyphase_U0_phasesH_ce0;
  input [9:0]Q;
  input ap_idle;
  input \int_hfltCoeff_shift0_reg[0]_1 ;
  input \int_phasesH_shift0_reg[0]_1 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input [14:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input [1:0]\icmp_ln1435_1_reg_324_reg[0] ;
  input \icmp_ln1435_1_reg_324_reg[0]_0 ;
  input \icmp_ln1435_reg_319_reg[0] ;
  input [14:0]\ap_CS_fsm_reg[6]_i_2_0 ;
  input [1:0]S;
  input [2:0]\ap_CS_fsm_reg[6]_i_2_1 ;
  input [2:0]\ap_CS_fsm_reg[6] ;
  input [5:0]tmp_17_fu_293_p4;
  input ap_loop_init;
  input [1:0]icmp_ln653_fu_281_p2_carry_i_2_0;
  input ap_loop_init_int;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg;
  input [9:0]sel0;
  input [15:0]icmp_ln676_fu_423_p2_carry__0;
  input icmp_ln757_fu_403_p2_carry;
  input [10:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  input [0:0]ap_loop_exit_ready_pp0_iter20_reg_reg__0;
  input [14:0]\ap_CS_fsm_reg[6]_i_2__0_0 ;
  input [3:0]\ap_CS_fsm_reg[6]_i_2__0_1 ;
  input [2:0]\ap_CS_fsm_reg[6]_0 ;
  input [1:0]ap_sig_allocacmp_i_1;
  input [1:0]axi_last_V_fu_201_p2_carry;
  input axi_last_V_fu_201_p2_carry_0;
  input [10:0]\ap_CS_fsm_reg[7]_i_2_0 ;
  input ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  input ap_done_reg;
  input Block_entry12_proc_U0_ap_continue;
  input [0:0]ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg;
  input ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0;
  input ap_rst_n;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  input ap_done_reg_0;
  input Block_entry1_proc_U0_ap_continue;
  input ap_return_preg;
  input ap_return_preg_1;
  input s_axi_CTRL_ARVALID;
  input [14:0]s_axi_CTRL_ARADDR;
  input \SRL_SIG_reg[0][0] ;
  input bPassThruHcr2_dout;
  input ap_sync_ready;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;

  wire [7:0]ADDRBWRADDR;
  wire Block_entry12_proc_U0_ap_continue;
  wire Block_entry1_proc_U0_ap_continue;
  wire Block_entry1_proc_U0_ap_return;
  wire [0:0]CO;
  wire [7:0]ColorMode;
  wire [7:2]ColorModeOut;
  wire [0:0]D;
  wire [1:0]DI;
  wire [15:14]Height;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [3:0]O;
  wire [9:0]Q;
  wire [1:0]S;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[3][0]_srl4_i_5_n_5 ;
  wire \SRL_SIG_reg[3][0]_srl4_i_6_n_5 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_3_n_5 ;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_6_n_5 ;
  wire \ap_CS_fsm[6]_i_13__0_n_5 ;
  wire \ap_CS_fsm[6]_i_13_n_5 ;
  wire \ap_CS_fsm[6]_i_14__0_n_5 ;
  wire \ap_CS_fsm[6]_i_14_n_5 ;
  wire \ap_CS_fsm[6]_i_15__0_n_5 ;
  wire \ap_CS_fsm[6]_i_15_n_5 ;
  wire \ap_CS_fsm[6]_i_16__0_n_5 ;
  wire \ap_CS_fsm[6]_i_16_n_5 ;
  wire \ap_CS_fsm[6]_i_20_n_5 ;
  wire \ap_CS_fsm[6]_i_5__0_n_5 ;
  wire \ap_CS_fsm[6]_i_5_n_5 ;
  wire \ap_CS_fsm[6]_i_6__0_n_5 ;
  wire \ap_CS_fsm[6]_i_6_n_5 ;
  wire \ap_CS_fsm[6]_i_7__0_n_5 ;
  wire \ap_CS_fsm[6]_i_7_n_5 ;
  wire \ap_CS_fsm[6]_i_8__0_n_5 ;
  wire \ap_CS_fsm[6]_i_8_n_5 ;
  wire \ap_CS_fsm[6]_i_9__0_n_5 ;
  wire \ap_CS_fsm[6]_i_9_n_5 ;
  wire \ap_CS_fsm[7]_i_3_n_5 ;
  wire \ap_CS_fsm[7]_i_4_n_5 ;
  wire \ap_CS_fsm[7]_i_5_n_5 ;
  wire \ap_CS_fsm[7]_i_6_n_5 ;
  wire [10:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_8 ;
  wire [2:0]\ap_CS_fsm_reg[6] ;
  wire [2:0]\ap_CS_fsm_reg[6]_0 ;
  wire [14:0]\ap_CS_fsm_reg[6]_i_2_0 ;
  wire [2:0]\ap_CS_fsm_reg[6]_i_2_1 ;
  wire [14:0]\ap_CS_fsm_reg[6]_i_2__0_0 ;
  wire [3:0]\ap_CS_fsm_reg[6]_i_2__0_1 ;
  wire \ap_CS_fsm_reg[6]_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_2__0_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_4__0_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_4__0_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_4__0_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_4__0_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_4_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_4_n_8 ;
  wire [10:0]\ap_CS_fsm_reg[7]_i_2_0 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_8 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_idle;
  wire [0:0]ap_loop_exit_ready_pp0_iter20_reg_reg__0;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_return_preg;
  wire \ap_return_preg[0]_i_2_n_5 ;
  wire \ap_return_preg[0]_i_3_n_5 ;
  wire \ap_return_preg[0]_i_4_n_5 ;
  wire ap_return_preg_1;
  wire ap_rst_n;
  wire [1:0]ap_sig_allocacmp_i_1;
  wire ap_start;
  wire ap_sync_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire [0:0]ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire aw_hs;
  wire [1:0]axi_last_V_fu_201_p2_carry;
  wire axi_last_V_fu_201_p2_carry_0;
  wire axi_last_V_fu_201_p2_carry_i_5_n_5;
  wire bPassThruHcr2_dout;
  wire [1:0]data3;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg;
  wire [9:2]\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 ;
  wire [6:4]\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize ;
  wire [9:3]\hscale_core_polyphase_U0/p_v1_fu_303_p3 ;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire hscale_core_polyphase_U0_phasesH_ce0;
  wire [1:0]\icmp_ln1435_1_reg_324_reg[0] ;
  wire \icmp_ln1435_1_reg_324_reg[0]_0 ;
  wire \icmp_ln1435_reg_319[0]_i_2_n_5 ;
  wire \icmp_ln1435_reg_319[0]_i_3_n_5 ;
  wire \icmp_ln1435_reg_319_reg[0] ;
  wire icmp_ln653_fu_281_p2_carry_i_10_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_13_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_15_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_20_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_20_n_6;
  wire icmp_ln653_fu_281_p2_carry_i_20_n_7;
  wire icmp_ln653_fu_281_p2_carry_i_20_n_8;
  wire icmp_ln653_fu_281_p2_carry_i_21_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_22_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_24_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_24_n_6;
  wire icmp_ln653_fu_281_p2_carry_i_24_n_7;
  wire icmp_ln653_fu_281_p2_carry_i_24_n_8;
  wire icmp_ln653_fu_281_p2_carry_i_25_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_26_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_27_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_28_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_29_n_5;
  wire [1:0]icmp_ln653_fu_281_p2_carry_i_2_0;
  wire icmp_ln653_fu_281_p2_carry_i_30_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_31_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_32_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_33_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_34_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_35_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_36_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_37_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_38_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_39_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_40_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_41_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_5_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_7_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_8_n_5;
  wire icmp_ln653_fu_281_p2_carry_i_9_n_5;
  wire [15:0]icmp_ln676_fu_423_p2_carry__0;
  wire icmp_ln757_fu_403_p2_carry;
  wire icmp_ln757_fu_403_p2_carry__0_i_10_n_5;
  wire icmp_ln757_fu_403_p2_carry__0_i_5_n_5;
  wire icmp_ln757_fu_403_p2_carry__0_i_7_n_5;
  wire icmp_ln757_fu_403_p2_carry__0_i_8_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_10_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_12_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_13_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_13_n_6;
  wire icmp_ln757_fu_403_p2_carry_i_13_n_7;
  wire icmp_ln757_fu_403_p2_carry_i_13_n_8;
  wire icmp_ln757_fu_403_p2_carry_i_15_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_16_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_17_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_18_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_19_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_20_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_21_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_21_n_6;
  wire icmp_ln757_fu_403_p2_carry_i_21_n_7;
  wire icmp_ln757_fu_403_p2_carry_i_21_n_8;
  wire icmp_ln757_fu_403_p2_carry_i_22_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_23_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_24_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_25_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_26_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_27_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_28_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_29_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_30_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_31_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_32_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_33_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_34_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_35_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_36_n_5;
  wire icmp_ln757_fu_403_p2_carry_i_37_n_5;
  wire [0:0]if_din;
  wire [7:0]int_ColorMode0;
  wire [7:0]int_ColorModeOut0;
  wire \int_ColorModeOut[7]_i_1_n_5 ;
  wire \int_ColorModeOut_reg[0]_0 ;
  wire [1:0]\int_ColorModeOut_reg[1]_0 ;
  wire \int_ColorMode[7]_i_1_n_5 ;
  wire \int_ColorMode_reg[0]_0 ;
  wire \int_ColorMode_reg[0]_1 ;
  wire [15:0]int_Height0;
  wire \int_Height[15]_i_1_n_5 ;
  wire \int_Height[15]_i_3_n_5 ;
  wire [0:0]\int_Height_reg[10]_0 ;
  wire [13:0]\int_Height_reg[13]_0 ;
  wire [0:0]\int_Height_reg[15]_0 ;
  wire [0:0]\int_Height_reg[9]_0 ;
  wire \int_PixelRate[0]_i_1_n_5 ;
  wire \int_PixelRate[10]_i_1_n_5 ;
  wire \int_PixelRate[11]_i_1_n_5 ;
  wire \int_PixelRate[12]_i_1_n_5 ;
  wire \int_PixelRate[13]_i_1_n_5 ;
  wire \int_PixelRate[14]_i_1_n_5 ;
  wire \int_PixelRate[15]_i_1_n_5 ;
  wire \int_PixelRate[16]_i_1_n_5 ;
  wire \int_PixelRate[17]_i_1_n_5 ;
  wire \int_PixelRate[18]_i_1_n_5 ;
  wire \int_PixelRate[19]_i_1_n_5 ;
  wire \int_PixelRate[1]_i_1_n_5 ;
  wire \int_PixelRate[20]_i_1_n_5 ;
  wire \int_PixelRate[21]_i_1_n_5 ;
  wire \int_PixelRate[22]_i_1_n_5 ;
  wire \int_PixelRate[23]_i_1_n_5 ;
  wire \int_PixelRate[24]_i_1_n_5 ;
  wire \int_PixelRate[25]_i_1_n_5 ;
  wire \int_PixelRate[26]_i_1_n_5 ;
  wire \int_PixelRate[27]_i_1_n_5 ;
  wire \int_PixelRate[28]_i_1_n_5 ;
  wire \int_PixelRate[29]_i_1_n_5 ;
  wire \int_PixelRate[2]_i_1_n_5 ;
  wire \int_PixelRate[30]_i_1_n_5 ;
  wire \int_PixelRate[31]_i_1_n_5 ;
  wire \int_PixelRate[31]_i_2_n_5 ;
  wire \int_PixelRate[3]_i_1_n_5 ;
  wire \int_PixelRate[4]_i_1_n_5 ;
  wire \int_PixelRate[5]_i_1_n_5 ;
  wire \int_PixelRate[6]_i_1_n_5 ;
  wire \int_PixelRate[7]_i_1_n_5 ;
  wire \int_PixelRate[8]_i_1_n_5 ;
  wire \int_PixelRate[9]_i_1_n_5 ;
  wire \int_PixelRate_reg_n_5_[0] ;
  wire \int_PixelRate_reg_n_5_[10] ;
  wire \int_PixelRate_reg_n_5_[11] ;
  wire \int_PixelRate_reg_n_5_[12] ;
  wire \int_PixelRate_reg_n_5_[13] ;
  wire \int_PixelRate_reg_n_5_[14] ;
  wire \int_PixelRate_reg_n_5_[15] ;
  wire \int_PixelRate_reg_n_5_[16] ;
  wire \int_PixelRate_reg_n_5_[17] ;
  wire \int_PixelRate_reg_n_5_[18] ;
  wire \int_PixelRate_reg_n_5_[19] ;
  wire \int_PixelRate_reg_n_5_[1] ;
  wire \int_PixelRate_reg_n_5_[20] ;
  wire \int_PixelRate_reg_n_5_[21] ;
  wire \int_PixelRate_reg_n_5_[22] ;
  wire \int_PixelRate_reg_n_5_[23] ;
  wire \int_PixelRate_reg_n_5_[24] ;
  wire \int_PixelRate_reg_n_5_[25] ;
  wire \int_PixelRate_reg_n_5_[26] ;
  wire \int_PixelRate_reg_n_5_[27] ;
  wire \int_PixelRate_reg_n_5_[28] ;
  wire \int_PixelRate_reg_n_5_[29] ;
  wire \int_PixelRate_reg_n_5_[2] ;
  wire \int_PixelRate_reg_n_5_[30] ;
  wire \int_PixelRate_reg_n_5_[31] ;
  wire \int_PixelRate_reg_n_5_[3] ;
  wire \int_PixelRate_reg_n_5_[4] ;
  wire \int_PixelRate_reg_n_5_[5] ;
  wire \int_PixelRate_reg_n_5_[6] ;
  wire \int_PixelRate_reg_n_5_[7] ;
  wire \int_PixelRate_reg_n_5_[8] ;
  wire \int_PixelRate_reg_n_5_[9] ;
  wire [15:0]int_WidthIn0;
  wire \int_WidthIn[15]_i_1_n_5 ;
  wire [3:0]\int_WidthIn_reg[11]_0 ;
  wire [15:0]\int_WidthIn_reg[15]_0 ;
  wire [3:0]\int_WidthIn_reg[15]_1 ;
  wire [3:0]\int_WidthIn_reg[15]_2 ;
  wire [3:0]\int_WidthIn_reg[7]_0 ;
  wire [3:0]\int_WidthIn_reg[7]_1 ;
  wire [15:0]int_WidthOut0;
  wire \int_WidthOut[15]_i_1_n_5 ;
  wire [2:0]\int_WidthOut_reg[10]_0 ;
  wire [0:0]\int_WidthOut_reg[10]_1 ;
  wire [3:0]\int_WidthOut_reg[11]_0 ;
  wire [15:0]\int_WidthOut_reg[15]_0 ;
  wire [3:0]\int_WidthOut_reg[15]_1 ;
  wire [1:0]\int_WidthOut_reg[1]_0 ;
  wire [3:0]\int_WidthOut_reg[1]_1 ;
  wire \int_WidthOut_reg[2]_0 ;
  wire \int_WidthOut_reg[2]_1 ;
  wire \int_WidthOut_reg[5]_0 ;
  wire [3:0]\int_WidthOut_reg[7]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_ap_start_reg_2;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_i_3_n_5;
  wire int_gie_i_4_n_5;
  wire int_gie_i_5_n_5;
  wire int_gie_reg_n_5;
  wire [31:0]int_hfltCoeff_q0;
  wire int_hfltCoeff_read;
  wire int_hfltCoeff_read0;
  wire \int_hfltCoeff_shift0_reg[0]_0 ;
  wire \int_hfltCoeff_shift0_reg[0]_1 ;
  wire int_hfltCoeff_write0;
  wire int_hfltCoeff_write_i_1_n_5;
  wire int_hfltCoeff_write_reg_n_5;
  wire int_ier;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire \int_ier_reg_n_5_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[0]_i_2_n_5 ;
  wire \int_isr[0]_i_4_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire [7:0]int_phasesH_address1;
  wire int_phasesH_n_10;
  wire int_phasesH_n_11;
  wire int_phasesH_n_12;
  wire int_phasesH_n_13;
  wire int_phasesH_n_14;
  wire int_phasesH_n_15;
  wire int_phasesH_n_16;
  wire int_phasesH_n_17;
  wire int_phasesH_n_18;
  wire int_phasesH_n_19;
  wire int_phasesH_n_20;
  wire int_phasesH_n_21;
  wire int_phasesH_n_22;
  wire int_phasesH_n_23;
  wire int_phasesH_n_24;
  wire int_phasesH_n_25;
  wire int_phasesH_n_26;
  wire int_phasesH_n_27;
  wire int_phasesH_n_28;
  wire int_phasesH_n_29;
  wire int_phasesH_n_30;
  wire int_phasesH_n_31;
  wire int_phasesH_n_32;
  wire int_phasesH_n_33;
  wire int_phasesH_n_34;
  wire int_phasesH_n_35;
  wire int_phasesH_n_36;
  wire int_phasesH_n_5;
  wire int_phasesH_n_6;
  wire int_phasesH_n_7;
  wire int_phasesH_n_8;
  wire int_phasesH_n_9;
  wire [24:0]int_phasesH_q0;
  wire int_phasesH_read;
  wire int_phasesH_read0;
  wire \int_phasesH_shift0_reg[0]_0 ;
  wire \int_phasesH_shift0_reg[0]_1 ;
  wire int_phasesH_write_i_1_n_5;
  wire int_phasesH_write_reg_n_5;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_5;
  wire internal_full_n_reg;
  wire interrupt;
  wire \loopWidth_reg_386_reg[15]_i_1_n_6 ;
  wire \loopWidth_reg_386_reg[15]_i_1_n_7 ;
  wire \loopWidth_reg_386_reg[15]_i_1_n_8 ;
  wire \loopWidth_reg_473_reg[15]_i_1_n_6 ;
  wire \loopWidth_reg_473_reg[15]_i_1_n_7 ;
  wire \loopWidth_reg_473_reg[15]_i_1_n_8 ;
  wire [0:0]mapComp_address0;
  wire [15:0]mem_reg;
  wire [8:0]mem_reg_0;
  wire [31:0]p_0_in;
  wire p_24_in;
  wire p_2_in;
  wire [7:2]p_6_in;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_6_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[10]_i_3_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[11]_i_3_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[12]_i_3_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[13]_i_3_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[14]_i_3_n_5 ;
  wire \rdata[15]_i_2_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[16]_i_2_n_5 ;
  wire \rdata[17]_i_2_n_5 ;
  wire \rdata[18]_i_2_n_5 ;
  wire \rdata[19]_i_2_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_6_n_5 ;
  wire \rdata[1]_i_7_n_5 ;
  wire \rdata[20]_i_2_n_5 ;
  wire \rdata[21]_i_2_n_5 ;
  wire \rdata[22]_i_2_n_5 ;
  wire \rdata[23]_i_2_n_5 ;
  wire \rdata[24]_i_2_n_5 ;
  wire \rdata[25]_i_2_n_5 ;
  wire \rdata[26]_i_2_n_5 ;
  wire \rdata[27]_i_2_n_5 ;
  wire \rdata[28]_i_2_n_5 ;
  wire \rdata[29]_i_2_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_3_n_5 ;
  wire \rdata[2]_i_4_n_5 ;
  wire \rdata[30]_i_2_n_5 ;
  wire \rdata[31]_i_1_n_5 ;
  wire \rdata[31]_i_3_n_5 ;
  wire \rdata[31]_i_6_n_5 ;
  wire \rdata[31]_i_7_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[3]_i_4_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_4_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_4_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_4_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_3_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[8]_i_3_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata_reg[0]_i_3_n_5 ;
  wire \rdata_reg[1]_i_3_n_5 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_5 ;
  wire [14:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [14:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [9:0]sel0;
  wire task_ap_done;
  wire [5:0]tmp_17_fu_293_p4;
  wire \trunc_ln1597_reg_391_reg[0]_i_1_n_5 ;
  wire \trunc_ln1597_reg_391_reg[0]_i_1_n_6 ;
  wire \trunc_ln1597_reg_391_reg[0]_i_1_n_7 ;
  wire \trunc_ln1597_reg_391_reg[0]_i_1_n_8 ;
  wire \trunc_ln1597_reg_391_reg[4]_i_1_n_5 ;
  wire \trunc_ln1597_reg_391_reg[4]_i_1_n_6 ;
  wire \trunc_ln1597_reg_391_reg[4]_i_1_n_7 ;
  wire \trunc_ln1597_reg_391_reg[4]_i_1_n_8 ;
  wire \trunc_ln1597_reg_391_reg[8]_i_1_n_5 ;
  wire \trunc_ln1597_reg_391_reg[8]_i_1_n_6 ;
  wire \trunc_ln1597_reg_391_reg[8]_i_1_n_7 ;
  wire \trunc_ln1597_reg_391_reg[8]_i_1_n_8 ;
  wire \trunc_ln1597_reg_478[0]_i_2_n_5 ;
  wire \trunc_ln1597_reg_478_reg[0]_i_1_n_5 ;
  wire \trunc_ln1597_reg_478_reg[0]_i_1_n_6 ;
  wire \trunc_ln1597_reg_478_reg[0]_i_1_n_7 ;
  wire \trunc_ln1597_reg_478_reg[0]_i_1_n_8 ;
  wire \trunc_ln1597_reg_478_reg[4]_i_1_n_5 ;
  wire \trunc_ln1597_reg_478_reg[4]_i_1_n_6 ;
  wire \trunc_ln1597_reg_478_reg[4]_i_1_n_7 ;
  wire \trunc_ln1597_reg_478_reg[4]_i_1_n_8 ;
  wire \trunc_ln1597_reg_478_reg[8]_i_1_n_5 ;
  wire \trunc_ln1597_reg_478_reg[8]_i_1_n_6 ;
  wire \trunc_ln1597_reg_478_reg[8]_i_1_n_7 ;
  wire \trunc_ln1597_reg_478_reg[8]_i_1_n_8 ;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[10] ;
  wire \waddr_reg_n_5_[11] ;
  wire \waddr_reg_n_5_[12] ;
  wire \waddr_reg_n_5_[13] ;
  wire \waddr_reg_n_5_[14] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire \waddr_reg_n_5_[8] ;
  wire \waddr_reg_n_5_[9] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_5 ;
  wire \wstate[1]_i_1_n_5 ;
  wire [1:0]\x_5_reg_927_pp0_iter2_reg_reg[10]__0 ;
  wire [3:0]\x_5_reg_927_pp0_iter2_reg_reg[6]__0 ;
  wire [3:0]\x_5_reg_927_pp0_iter2_reg_reg[7]__0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln653_fu_281_p2_carry_i_20_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln653_fu_281_p2_carry_i_24_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln757_fu_403_p2_carry_i_13_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln757_fu_403_p2_carry_i_21_O_UNCONNECTED;
  wire [3:3]\NLW_loopWidth_reg_386_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loopWidth_reg_473_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(Block_entry1_proc_U0_ap_return),
        .I1(Block_entry1_proc_U0_ap_continue),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I4(ap_done_reg_0),
        .I5(\SRL_SIG_reg[0][0] ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(ColorModeOut[2]),
        .I1(ColorModeOut[4]),
        .I2(ColorModeOut[5]),
        .I3(\SRL_SIG_reg[3][0]_srl4_i_5_n_5 ),
        .I4(\SRL_SIG_reg[3][0]_srl4_i_6_n_5 ),
        .I5(ap_return_preg_1),
        .O(if_din));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \SRL_SIG_reg[3][0]_srl4_i_5 
       (.I0(\int_ColorModeOut_reg[1]_0 [1]),
        .I1(ColorModeOut[7]),
        .I2(ColorModeOut[6]),
        .I3(ColorModeOut[3]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG_reg[3][0]_srl4_i_6 
       (.I0(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(ap_done_reg),
        .O(\SRL_SIG_reg[3][0]_srl4_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(\icmp_ln1435_1_reg_324_reg[0] [0]),
        .O(D));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\int_Height_reg[13]_0 [9]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [9]),
        .I2(\int_Height_reg[13]_0 [10]),
        .I3(\ap_CS_fsm_reg[3]_i_2_0 [10]),
        .O(\ap_CS_fsm[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(\int_Height_reg[13]_0 [6]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [6]),
        .I2(\int_Height_reg[13]_0 [7]),
        .I3(\ap_CS_fsm_reg[3]_i_2_0 [7]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [8]),
        .I5(\int_Height_reg[13]_0 [8]),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(\int_Height_reg[13]_0 [3]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [3]),
        .I2(\int_Height_reg[13]_0 [4]),
        .I3(\ap_CS_fsm_reg[3]_i_2_0 [4]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [5]),
        .I5(\int_Height_reg[13]_0 [5]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(\int_Height_reg[13]_0 [0]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [0]),
        .I2(\int_Height_reg[13]_0 [1]),
        .I3(\ap_CS_fsm_reg[3]_i_2_0 [1]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [2]),
        .I5(\int_Height_reg[13]_0 [2]),
        .O(\ap_CS_fsm[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_13 
       (.I0(\int_Height_reg[13]_0 [7]),
        .I1(\ap_CS_fsm_reg[6]_i_2_0 [7]),
        .I2(\int_Height_reg[13]_0 [6]),
        .I3(\ap_CS_fsm_reg[6]_i_2_0 [6]),
        .O(\ap_CS_fsm[6]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_13__0 
       (.I0(\int_Height_reg[13]_0 [7]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0_0 [7]),
        .I2(\int_Height_reg[13]_0 [6]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0_0 [6]),
        .O(\ap_CS_fsm[6]_i_13__0_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_14 
       (.I0(\int_Height_reg[13]_0 [5]),
        .I1(\ap_CS_fsm_reg[6]_i_2_0 [5]),
        .I2(\int_Height_reg[13]_0 [4]),
        .I3(\ap_CS_fsm_reg[6]_i_2_0 [4]),
        .O(\ap_CS_fsm[6]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_14__0 
       (.I0(\int_Height_reg[13]_0 [5]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0_0 [5]),
        .I2(\int_Height_reg[13]_0 [4]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0_0 [4]),
        .O(\ap_CS_fsm[6]_i_14__0_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_15 
       (.I0(\int_Height_reg[13]_0 [3]),
        .I1(\ap_CS_fsm_reg[6]_i_2_0 [3]),
        .I2(\int_Height_reg[13]_0 [2]),
        .I3(\ap_CS_fsm_reg[6]_i_2_0 [2]),
        .O(\ap_CS_fsm[6]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_15__0 
       (.I0(\int_Height_reg[13]_0 [3]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0_0 [3]),
        .I2(\int_Height_reg[13]_0 [2]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0_0 [2]),
        .O(\ap_CS_fsm[6]_i_15__0_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_16 
       (.I0(\int_Height_reg[13]_0 [1]),
        .I1(\ap_CS_fsm_reg[6]_i_2_0 [1]),
        .I2(\int_Height_reg[13]_0 [0]),
        .I3(\ap_CS_fsm_reg[6]_i_2_0 [0]),
        .O(\ap_CS_fsm[6]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_16__0 
       (.I0(\int_Height_reg[13]_0 [1]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0_0 [1]),
        .I2(\int_Height_reg[13]_0 [0]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0_0 [0]),
        .O(\ap_CS_fsm[6]_i_16__0_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_20 
       (.I0(\int_Height_reg[13]_0 [0]),
        .I1(\ap_CS_fsm_reg[6]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[6]_i_2_0 [1]),
        .I3(\int_Height_reg[13]_0 [1]),
        .O(\ap_CS_fsm[6]_i_20_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(Height[15]),
        .I1(Height[14]),
        .I2(\ap_CS_fsm_reg[6]_i_2_0 [14]),
        .O(\ap_CS_fsm[6]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[6]_i_5__0 
       (.I0(Height[15]),
        .I1(Height[14]),
        .I2(\ap_CS_fsm_reg[6]_i_2__0_0 [14]),
        .O(\ap_CS_fsm[6]_i_5__0_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(\int_Height_reg[13]_0 [13]),
        .I1(\ap_CS_fsm_reg[6]_i_2_0 [13]),
        .I2(\int_Height_reg[13]_0 [12]),
        .I3(\ap_CS_fsm_reg[6]_i_2_0 [12]),
        .O(\ap_CS_fsm[6]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_6__0 
       (.I0(\int_Height_reg[13]_0 [13]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0_0 [13]),
        .I2(\int_Height_reg[13]_0 [12]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0_0 [12]),
        .O(\ap_CS_fsm[6]_i_6__0_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_7 
       (.I0(\int_Height_reg[13]_0 [11]),
        .I1(\ap_CS_fsm_reg[6]_i_2_0 [11]),
        .I2(\int_Height_reg[13]_0 [10]),
        .I3(\ap_CS_fsm_reg[6]_i_2_0 [10]),
        .O(\ap_CS_fsm[6]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_7__0 
       (.I0(\int_Height_reg[13]_0 [11]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0_0 [11]),
        .I2(\int_Height_reg[13]_0 [10]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0_0 [10]),
        .O(\ap_CS_fsm[6]_i_7__0_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_8 
       (.I0(\int_Height_reg[13]_0 [9]),
        .I1(\ap_CS_fsm_reg[6]_i_2_0 [9]),
        .I2(\int_Height_reg[13]_0 [8]),
        .I3(\ap_CS_fsm_reg[6]_i_2_0 [8]),
        .O(\ap_CS_fsm[6]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_8__0 
       (.I0(\int_Height_reg[13]_0 [9]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0_0 [9]),
        .I2(\int_Height_reg[13]_0 [8]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0_0 [8]),
        .O(\ap_CS_fsm[6]_i_8__0_n_5 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[6]_i_9 
       (.I0(\ap_CS_fsm_reg[6]_i_2_0 [14]),
        .I1(Height[14]),
        .I2(Height[15]),
        .O(\ap_CS_fsm[6]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[6]_i_9__0 
       (.I0(Height[15]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0_0 [14]),
        .I2(Height[14]),
        .O(\ap_CS_fsm[6]_i_9__0_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\int_Height_reg[13]_0 [10]),
        .I1(\ap_CS_fsm_reg[7]_i_2_0 [10]),
        .I2(\int_Height_reg[13]_0 [9]),
        .I3(\ap_CS_fsm_reg[7]_i_2_0 [9]),
        .O(\ap_CS_fsm[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(\int_Height_reg[13]_0 [8]),
        .I1(\ap_CS_fsm_reg[7]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[7]_i_2_0 [6]),
        .I3(\int_Height_reg[13]_0 [6]),
        .I4(\ap_CS_fsm_reg[7]_i_2_0 [7]),
        .I5(\int_Height_reg[13]_0 [7]),
        .O(\ap_CS_fsm[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(\int_Height_reg[13]_0 [4]),
        .I1(\ap_CS_fsm_reg[7]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[7]_i_2_0 [5]),
        .I3(\int_Height_reg[13]_0 [5]),
        .I4(\ap_CS_fsm_reg[7]_i_2_0 [3]),
        .I5(\int_Height_reg[13]_0 [3]),
        .O(\ap_CS_fsm[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_6 
       (.I0(\int_Height_reg[13]_0 [2]),
        .I1(\ap_CS_fsm_reg[7]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[7]_i_2_0 [0]),
        .I3(\int_Height_reg[13]_0 [0]),
        .I4(\ap_CS_fsm_reg[7]_i_2_0 [1]),
        .I5(\int_Height_reg[13]_0 [1]),
        .O(\ap_CS_fsm[7]_i_6_n_5 ));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\int_Height_reg[9]_0 ,\ap_CS_fsm_reg[3]_i_2_n_6 ,\ap_CS_fsm_reg[3]_i_2_n_7 ,\ap_CS_fsm_reg[3]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_3_n_5 ,\ap_CS_fsm[3]_i_4_n_5 ,\ap_CS_fsm[3]_i_5_n_5 ,\ap_CS_fsm[3]_i_6_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[6]_i_2 
       (.CI(\ap_CS_fsm_reg[6]_i_4_n_5 ),
        .CO({CO,\ap_CS_fsm_reg[6]_i_2_n_6 ,\ap_CS_fsm_reg[6]_i_2_n_7 ,\ap_CS_fsm_reg[6]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[6]_i_5_n_5 ,\ap_CS_fsm[6]_i_6_n_5 ,\ap_CS_fsm[6]_i_7_n_5 ,\ap_CS_fsm[6]_i_8_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_9_n_5 ,\ap_CS_fsm_reg[6] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[6]_i_2__0 
       (.CI(\ap_CS_fsm_reg[6]_i_4__0_n_5 ),
        .CO({\int_Height_reg[15]_0 ,\ap_CS_fsm_reg[6]_i_2__0_n_6 ,\ap_CS_fsm_reg[6]_i_2__0_n_7 ,\ap_CS_fsm_reg[6]_i_2__0_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[6]_i_5__0_n_5 ,\ap_CS_fsm[6]_i_6__0_n_5 ,\ap_CS_fsm[6]_i_7__0_n_5 ,\ap_CS_fsm[6]_i_8__0_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_9__0_n_5 ,\ap_CS_fsm_reg[6]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[6]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_4_n_5 ,\ap_CS_fsm_reg[6]_i_4_n_6 ,\ap_CS_fsm_reg[6]_i_4_n_7 ,\ap_CS_fsm_reg[6]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[6]_i_13_n_5 ,\ap_CS_fsm[6]_i_14_n_5 ,\ap_CS_fsm[6]_i_15_n_5 ,\ap_CS_fsm[6]_i_16_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm_reg[6]_i_2_1 ,\ap_CS_fsm[6]_i_20_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[6]_i_4__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_4__0_n_5 ,\ap_CS_fsm_reg[6]_i_4__0_n_6 ,\ap_CS_fsm_reg[6]_i_4__0_n_7 ,\ap_CS_fsm_reg[6]_i_4__0_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[6]_i_13__0_n_5 ,\ap_CS_fsm[6]_i_14__0_n_5 ,\ap_CS_fsm[6]_i_15__0_n_5 ,\ap_CS_fsm[6]_i_16__0_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_4__0_O_UNCONNECTED [3:0]),
        .S(\ap_CS_fsm_reg[6]_i_2__0_1 ));
  CARRY4 \ap_CS_fsm_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\int_Height_reg[10]_0 ,\ap_CS_fsm_reg[7]_i_2_n_6 ,\ap_CS_fsm_reg[7]_i_2_n_7 ,\ap_CS_fsm_reg[7]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_3_n_5 ,\ap_CS_fsm[7]_i_4_n_5 ,\ap_CS_fsm[7]_i_5_n_5 ,\ap_CS_fsm[7]_i_6_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h0000F200)) 
    ap_done_reg_i_1
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I2(ap_done_reg_0),
        .I3(ap_rst_n),
        .I4(Block_entry1_proc_U0_ap_continue),
        .O(int_ap_start_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h0000F200)) 
    ap_done_reg_i_1__0
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(Block_entry12_proc_U0_ap_continue),
        .O(int_ap_start_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_i_1
       (.I0(ap_loop_exit_ready_pp0_iter20_reg_reg__0),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg),
        .O(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \ap_return_preg[0]_i_1 
       (.I0(ColorMode[7]),
        .I1(ColorMode[1]),
        .I2(\ap_return_preg[0]_i_2_n_5 ),
        .I3(\ap_return_preg[0]_i_3_n_5 ),
        .I4(\ap_return_preg[0]_i_4_n_5 ),
        .I5(ap_return_preg),
        .O(Block_entry1_proc_U0_ap_return));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_return_preg[0]_i_2 
       (.I0(ColorMode[5]),
        .I1(ColorMode[4]),
        .O(\ap_return_preg[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_return_preg[0]_i_3 
       (.I0(ColorMode[2]),
        .I1(ColorMode[3]),
        .I2(ColorMode[0]),
        .I3(ColorMode[6]),
        .O(\ap_return_preg[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_preg[0]_i_4 
       (.I0(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(ap_done_reg_0),
        .O(\ap_return_preg[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_i_1
       (.I0(\int_Height_reg[9]_0 ),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg),
        .I2(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0),
        .O(ap_sync_hscale_core_polyphase_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_6_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(SS));
  LUT6 #(
    .INIT(64'h5005500506909009)) 
    axi_last_V_fu_201_p2_carry_i_1
       (.I0(\int_WidthOut_reg[15]_0 [10]),
        .I1(axi_last_V_fu_201_p2_carry[1]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .I3(axi_last_V_fu_201_p2_carry_i_5_n_5),
        .I4(axi_last_V_fu_201_p2_carry[0]),
        .I5(axi_last_V_fu_201_p2_carry_0),
        .O(\int_WidthOut_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    axi_last_V_fu_201_p2_carry_i_11
       (.I0(\int_WidthOut_reg[15]_0 [2]),
        .I1(\int_WidthOut_reg[15]_0 [0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .O(\int_WidthOut_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    axi_last_V_fu_201_p2_carry_i_5
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[5]_0 ),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .O(axi_last_V_fu_201_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    axi_last_V_fu_201_p2_carry_i_8
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\int_WidthOut_reg[15]_0 [0]),
        .I4(\int_WidthOut_reg[15]_0 [2]),
        .I5(\int_WidthOut_reg[15]_0 [4]),
        .O(\int_WidthOut_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[0]_i_1 
       (.I0(int_phasesH_q0[16]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[0]),
        .O(mem_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[1]_i_1 
       (.I0(int_phasesH_q0[17]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[1]),
        .O(mem_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[2]_i_1 
       (.I0(int_phasesH_q0[18]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[2]),
        .O(mem_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[3]_i_1 
       (.I0(int_phasesH_q0[19]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[3]),
        .O(mem_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[4]_i_1 
       (.I0(int_phasesH_q0[20]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[4]),
        .O(mem_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[5]_i_1 
       (.I0(int_phasesH_q0[21]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[5]),
        .O(mem_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[6]_i_1 
       (.I0(int_phasesH_q0[22]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[6]),
        .O(mem_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[7]_i_1 
       (.I0(int_phasesH_q0[23]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[7]),
        .O(mem_reg_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[8]_i_1 
       (.I0(int_phasesH_q0[24]),
        .I1(\int_phasesH_shift0_reg[0]_0 ),
        .I2(int_phasesH_q0[8]),
        .O(mem_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[0]_i_1 
       (.I0(int_hfltCoeff_q0[16]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[0]),
        .O(mem_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[10]_i_1 
       (.I0(int_hfltCoeff_q0[26]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[10]),
        .O(mem_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[11]_i_1 
       (.I0(int_hfltCoeff_q0[27]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[11]),
        .O(mem_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[12]_i_1 
       (.I0(int_hfltCoeff_q0[28]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[12]),
        .O(mem_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[13]_i_1 
       (.I0(int_hfltCoeff_q0[29]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[13]),
        .O(mem_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[14]_i_1 
       (.I0(int_hfltCoeff_q0[30]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[14]),
        .O(mem_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[15]_i_1 
       (.I0(int_hfltCoeff_q0[31]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[15]),
        .O(mem_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[1]_i_1 
       (.I0(int_hfltCoeff_q0[17]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[1]),
        .O(mem_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[2]_i_1 
       (.I0(int_hfltCoeff_q0[18]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[2]),
        .O(mem_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[3]_i_1 
       (.I0(int_hfltCoeff_q0[19]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[3]),
        .O(mem_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[4]_i_1 
       (.I0(int_hfltCoeff_q0[20]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[4]),
        .O(mem_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[5]_i_1 
       (.I0(int_hfltCoeff_q0[21]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[5]),
        .O(mem_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[6]_i_1 
       (.I0(int_hfltCoeff_q0[22]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[6]),
        .O(mem_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[7]_i_1 
       (.I0(int_hfltCoeff_q0[23]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[7]),
        .O(mem_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[8]_i_1 
       (.I0(int_hfltCoeff_q0[24]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[8]),
        .O(mem_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hfltCoeff_load_reg_375[9]_i_1 
       (.I0(int_hfltCoeff_q0[25]),
        .I1(\int_hfltCoeff_shift0_reg[0]_0 ),
        .I2(int_hfltCoeff_q0[9]),
        .O(mem_reg[9]));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \icmp_ln1435_1_reg_324[0]_i_1 
       (.I0(\icmp_ln1435_reg_319[0]_i_2_n_5 ),
        .I1(ColorMode[0]),
        .I2(\icmp_ln1435_reg_319[0]_i_3_n_5 ),
        .I3(ColorMode[3]),
        .I4(\icmp_ln1435_1_reg_324_reg[0] [1]),
        .I5(\icmp_ln1435_1_reg_324_reg[0]_0 ),
        .O(\int_ColorMode_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \icmp_ln1435_reg_319[0]_i_1 
       (.I0(\icmp_ln1435_reg_319[0]_i_2_n_5 ),
        .I1(ColorMode[0]),
        .I2(\icmp_ln1435_reg_319[0]_i_3_n_5 ),
        .I3(ColorMode[3]),
        .I4(\icmp_ln1435_1_reg_324_reg[0] [1]),
        .I5(\icmp_ln1435_reg_319_reg[0] ),
        .O(\int_ColorMode_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1435_reg_319[0]_i_2 
       (.I0(ColorMode[7]),
        .I1(ColorMode[6]),
        .I2(ColorMode[4]),
        .I3(ColorMode[5]),
        .O(\icmp_ln1435_reg_319[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1435_reg_319[0]_i_3 
       (.I0(ColorMode[1]),
        .I1(ColorMode[2]),
        .O(\icmp_ln1435_reg_319[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h4441888211182224)) 
    icmp_ln653_fu_281_p2_carry_i_1
       (.I0(icmp_ln653_fu_281_p2_carry_i_5_n_5),
        .I1(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [9]),
        .I2(icmp_ln653_fu_281_p2_carry_i_7_n_5),
        .I3(icmp_ln653_fu_281_p2_carry_i_8_n_5),
        .I4(tmp_17_fu_293_p4[5]),
        .I5(tmp_17_fu_293_p4[4]),
        .O(\int_WidthOut_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    icmp_ln653_fu_281_p2_carry_i_10
       (.I0(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [5]),
        .I1(\int_WidthIn_reg[15]_0 [4]),
        .I2(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I3(\int_WidthOut_reg[15]_0 [4]),
        .I4(icmp_ln653_fu_281_p2_carry_i_22_n_5),
        .I5(icmp_ln653_fu_281_p2_carry_i_21_n_5),
        .O(icmp_ln653_fu_281_p2_carry_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln653_fu_281_p2_carry_i_11
       (.I0(\int_WidthOut_reg[15]_0 [7]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [7]),
        .O(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln653_fu_281_p2_carry_i_12
       (.I0(\int_WidthOut_reg[15]_0 [4]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [4]),
        .O(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFA08888FFA0)) 
    icmp_ln653_fu_281_p2_carry_i_13
       (.I0(\int_WidthOut_reg[1]_0 [0]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(\int_WidthIn_reg[15]_0 [1]),
        .I3(\int_WidthIn_reg[15]_0 [2]),
        .I4(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I5(\int_WidthOut_reg[15]_0 [2]),
        .O(icmp_ln653_fu_281_p2_carry_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln653_fu_281_p2_carry_i_14
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [3]),
        .O(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [3]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln653_fu_281_p2_carry_i_15
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(ap_loop_init_int),
        .I4(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg),
        .I5(icmp_ln653_fu_281_p2_carry_i_2_0[0]),
        .O(icmp_ln653_fu_281_p2_carry_i_15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln653_fu_281_p2_carry_i_17
       (.I0(\int_WidthOut_reg[15]_0 [0]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [0]),
        .O(\int_WidthOut_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln653_fu_281_p2_carry_i_18
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [1]),
        .O(\int_WidthOut_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h47)) 
    icmp_ln653_fu_281_p2_carry_i_19
       (.I0(\int_WidthOut_reg[15]_0 [2]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [2]),
        .O(\int_WidthOut_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h2008080202808020)) 
    icmp_ln653_fu_281_p2_carry_i_2
       (.I0(icmp_ln653_fu_281_p2_carry_i_9_n_5),
        .I1(tmp_17_fu_293_p4[2]),
        .I2(tmp_17_fu_293_p4[3]),
        .I3(icmp_ln653_fu_281_p2_carry_i_10_n_5),
        .I4(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [7]),
        .I5(icmp_ln653_fu_281_p2_carry_i_7_n_5),
        .O(\int_WidthOut_reg[10]_0 [1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln653_fu_281_p2_carry_i_20
       (.CI(icmp_ln653_fu_281_p2_carry_i_24_n_5),
        .CO({icmp_ln653_fu_281_p2_carry_i_20_n_5,icmp_ln653_fu_281_p2_carry_i_20_n_6,icmp_ln653_fu_281_p2_carry_i_20_n_7,icmp_ln653_fu_281_p2_carry_i_20_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln653_fu_281_p2_carry_i_25_n_5,icmp_ln653_fu_281_p2_carry_i_26_n_5,icmp_ln653_fu_281_p2_carry_i_27_n_5,icmp_ln653_fu_281_p2_carry_i_28_n_5}),
        .O(NLW_icmp_ln653_fu_281_p2_carry_i_20_O_UNCONNECTED[3:0]),
        .S({icmp_ln653_fu_281_p2_carry_i_29_n_5,icmp_ln653_fu_281_p2_carry_i_30_n_5,icmp_ln653_fu_281_p2_carry_i_31_n_5,icmp_ln653_fu_281_p2_carry_i_32_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h47)) 
    icmp_ln653_fu_281_p2_carry_i_21
       (.I0(\int_WidthOut_reg[15]_0 [6]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [6]),
        .O(icmp_ln653_fu_281_p2_carry_i_21_n_5));
  LUT6 #(
    .INIT(64'h3F553FFF33553355)) 
    icmp_ln653_fu_281_p2_carry_i_22
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I4(\int_WidthIn_reg[15]_0 [2]),
        .I5(icmp_ln653_fu_281_p2_carry_i_33_n_5),
        .O(icmp_ln653_fu_281_p2_carry_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln653_fu_281_p2_carry_i_23
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [5]),
        .O(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [5]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln653_fu_281_p2_carry_i_24
       (.CI(1'b0),
        .CO({icmp_ln653_fu_281_p2_carry_i_24_n_5,icmp_ln653_fu_281_p2_carry_i_24_n_6,icmp_ln653_fu_281_p2_carry_i_24_n_7,icmp_ln653_fu_281_p2_carry_i_24_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln653_fu_281_p2_carry_i_34_n_5,icmp_ln653_fu_281_p2_carry_i_35_n_5,icmp_ln653_fu_281_p2_carry_i_36_n_5,icmp_ln653_fu_281_p2_carry_i_37_n_5}),
        .O(NLW_icmp_ln653_fu_281_p2_carry_i_24_O_UNCONNECTED[3:0]),
        .S({icmp_ln653_fu_281_p2_carry_i_38_n_5,icmp_ln653_fu_281_p2_carry_i_39_n_5,icmp_ln653_fu_281_p2_carry_i_40_n_5,icmp_ln653_fu_281_p2_carry_i_41_n_5}));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln653_fu_281_p2_carry_i_25
       (.I0(\int_WidthOut_reg[15]_0 [14]),
        .I1(\int_WidthIn_reg[15]_0 [14]),
        .I2(\int_WidthOut_reg[15]_0 [15]),
        .I3(\int_WidthIn_reg[15]_0 [15]),
        .O(icmp_ln653_fu_281_p2_carry_i_25_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln653_fu_281_p2_carry_i_26
       (.I0(\int_WidthOut_reg[15]_0 [12]),
        .I1(\int_WidthIn_reg[15]_0 [12]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .I3(\int_WidthIn_reg[15]_0 [13]),
        .O(icmp_ln653_fu_281_p2_carry_i_26_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln653_fu_281_p2_carry_i_27
       (.I0(\int_WidthOut_reg[15]_0 [10]),
        .I1(\int_WidthIn_reg[15]_0 [10]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .I3(\int_WidthIn_reg[15]_0 [11]),
        .O(icmp_ln653_fu_281_p2_carry_i_27_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln653_fu_281_p2_carry_i_28
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(\int_WidthIn_reg[15]_0 [8]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .I3(\int_WidthIn_reg[15]_0 [9]),
        .O(icmp_ln653_fu_281_p2_carry_i_28_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln653_fu_281_p2_carry_i_29
       (.I0(\int_WidthIn_reg[15]_0 [14]),
        .I1(\int_WidthOut_reg[15]_0 [14]),
        .I2(\int_WidthOut_reg[15]_0 [15]),
        .I3(\int_WidthIn_reg[15]_0 [15]),
        .O(icmp_ln653_fu_281_p2_carry_i_29_n_5));
  LUT6 #(
    .INIT(64'h0284842110000000)) 
    icmp_ln653_fu_281_p2_carry_i_3
       (.I0(tmp_17_fu_293_p4[1]),
        .I1(tmp_17_fu_293_p4[0]),
        .I2(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [4]),
        .I3(icmp_ln653_fu_281_p2_carry_i_13_n_5),
        .I4(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [3]),
        .I5(icmp_ln653_fu_281_p2_carry_i_15_n_5),
        .O(\int_WidthOut_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln653_fu_281_p2_carry_i_30
       (.I0(\int_WidthIn_reg[15]_0 [12]),
        .I1(\int_WidthOut_reg[15]_0 [12]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .I3(\int_WidthIn_reg[15]_0 [13]),
        .O(icmp_ln653_fu_281_p2_carry_i_30_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln653_fu_281_p2_carry_i_31
       (.I0(\int_WidthIn_reg[15]_0 [10]),
        .I1(\int_WidthOut_reg[15]_0 [10]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .I3(\int_WidthIn_reg[15]_0 [11]),
        .O(icmp_ln653_fu_281_p2_carry_i_31_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln653_fu_281_p2_carry_i_32
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(\int_WidthOut_reg[15]_0 [8]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .I3(\int_WidthIn_reg[15]_0 [9]),
        .O(icmp_ln653_fu_281_p2_carry_i_32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    icmp_ln653_fu_281_p2_carry_i_33
       (.I0(\int_WidthIn_reg[15]_0 [1]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(\int_WidthIn_reg[15]_0 [0]),
        .I3(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I4(\int_WidthOut_reg[15]_0 [0]),
        .O(icmp_ln653_fu_281_p2_carry_i_33_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln653_fu_281_p2_carry_i_34
       (.I0(\int_WidthOut_reg[15]_0 [6]),
        .I1(\int_WidthIn_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\int_WidthIn_reg[15]_0 [7]),
        .O(icmp_ln653_fu_281_p2_carry_i_34_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln653_fu_281_p2_carry_i_35
       (.I0(\int_WidthOut_reg[15]_0 [4]),
        .I1(\int_WidthIn_reg[15]_0 [4]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\int_WidthIn_reg[15]_0 [5]),
        .O(icmp_ln653_fu_281_p2_carry_i_35_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln653_fu_281_p2_carry_i_36
       (.I0(\int_WidthOut_reg[15]_0 [2]),
        .I1(\int_WidthIn_reg[15]_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\int_WidthIn_reg[15]_0 [3]),
        .O(icmp_ln653_fu_281_p2_carry_i_36_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln653_fu_281_p2_carry_i_37
       (.I0(\int_WidthOut_reg[15]_0 [0]),
        .I1(\int_WidthIn_reg[15]_0 [0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\int_WidthIn_reg[15]_0 [1]),
        .O(icmp_ln653_fu_281_p2_carry_i_37_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln653_fu_281_p2_carry_i_38
       (.I0(\int_WidthIn_reg[15]_0 [6]),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\int_WidthIn_reg[15]_0 [7]),
        .O(icmp_ln653_fu_281_p2_carry_i_38_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln653_fu_281_p2_carry_i_39
       (.I0(\int_WidthIn_reg[15]_0 [4]),
        .I1(\int_WidthOut_reg[15]_0 [4]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\int_WidthIn_reg[15]_0 [5]),
        .O(icmp_ln653_fu_281_p2_carry_i_39_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln653_fu_281_p2_carry_i_40
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\int_WidthIn_reg[15]_0 [3]),
        .O(icmp_ln653_fu_281_p2_carry_i_40_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln653_fu_281_p2_carry_i_41
       (.I0(\int_WidthIn_reg[15]_0 [0]),
        .I1(\int_WidthOut_reg[15]_0 [0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\int_WidthIn_reg[15]_0 [1]),
        .O(icmp_ln653_fu_281_p2_carry_i_41_n_5));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h47)) 
    icmp_ln653_fu_281_p2_carry_i_5
       (.I0(\int_WidthOut_reg[15]_0 [10]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [10]),
        .O(icmp_ln653_fu_281_p2_carry_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln653_fu_281_p2_carry_i_6
       (.I0(\int_WidthOut_reg[15]_0 [9]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [9]),
        .O(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h47)) 
    icmp_ln653_fu_281_p2_carry_i_7
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(icmp_ln653_fu_281_p2_carry_i_20_n_5),
        .I2(\int_WidthIn_reg[15]_0 [8]),
        .O(icmp_ln653_fu_281_p2_carry_i_7_n_5));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    icmp_ln653_fu_281_p2_carry_i_8
       (.I0(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [7]),
        .I1(icmp_ln653_fu_281_p2_carry_i_21_n_5),
        .I2(icmp_ln653_fu_281_p2_carry_i_22_n_5),
        .I3(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [4]),
        .I4(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [5]),
        .O(icmp_ln653_fu_281_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h9AAA65559AAA9AAA)) 
    icmp_ln653_fu_281_p2_carry_i_9
       (.I0(icmp_ln653_fu_281_p2_carry_i_21_n_5),
        .I1(icmp_ln653_fu_281_p2_carry_i_22_n_5),
        .I2(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [4]),
        .I3(\hscale_core_polyphase_U0/p_v1_fu_303_p3 [5]),
        .I4(ap_loop_init),
        .I5(icmp_ln653_fu_281_p2_carry_i_2_0[1]),
        .O(icmp_ln653_fu_281_p2_carry_i_9_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln676_fu_423_p2_carry__0_i_1
       (.I0(\int_WidthIn_reg[15]_0 [15]),
        .I1(icmp_ln676_fu_423_p2_carry__0[15]),
        .I2(\int_WidthIn_reg[15]_0 [14]),
        .I3(icmp_ln676_fu_423_p2_carry__0[14]),
        .O(\int_WidthIn_reg[15]_2 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln676_fu_423_p2_carry__0_i_2
       (.I0(\int_WidthIn_reg[15]_0 [13]),
        .I1(icmp_ln676_fu_423_p2_carry__0[13]),
        .I2(\int_WidthIn_reg[15]_0 [12]),
        .I3(icmp_ln676_fu_423_p2_carry__0[12]),
        .O(\int_WidthIn_reg[15]_2 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln676_fu_423_p2_carry__0_i_3
       (.I0(\int_WidthIn_reg[15]_0 [11]),
        .I1(icmp_ln676_fu_423_p2_carry__0[11]),
        .I2(\int_WidthIn_reg[15]_0 [10]),
        .I3(icmp_ln676_fu_423_p2_carry__0[10]),
        .O(\int_WidthIn_reg[15]_2 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln676_fu_423_p2_carry__0_i_4
       (.I0(\int_WidthIn_reg[15]_0 [9]),
        .I1(icmp_ln676_fu_423_p2_carry__0[9]),
        .I2(\int_WidthIn_reg[15]_0 [8]),
        .I3(icmp_ln676_fu_423_p2_carry__0[8]),
        .O(\int_WidthIn_reg[15]_2 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln676_fu_423_p2_carry_i_1
       (.I0(\int_WidthIn_reg[15]_0 [7]),
        .I1(icmp_ln676_fu_423_p2_carry__0[7]),
        .I2(\int_WidthIn_reg[15]_0 [6]),
        .I3(icmp_ln676_fu_423_p2_carry__0[6]),
        .O(\int_WidthIn_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln676_fu_423_p2_carry_i_2
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(icmp_ln676_fu_423_p2_carry__0[5]),
        .I2(\int_WidthIn_reg[15]_0 [4]),
        .I3(icmp_ln676_fu_423_p2_carry__0[4]),
        .O(\int_WidthIn_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln676_fu_423_p2_carry_i_3
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(icmp_ln676_fu_423_p2_carry__0[3]),
        .I2(\int_WidthIn_reg[15]_0 [2]),
        .I3(icmp_ln676_fu_423_p2_carry__0[2]),
        .O(\int_WidthIn_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln676_fu_423_p2_carry_i_4
       (.I0(\int_WidthIn_reg[15]_0 [1]),
        .I1(icmp_ln676_fu_423_p2_carry__0[1]),
        .I2(\int_WidthIn_reg[15]_0 [0]),
        .I3(icmp_ln676_fu_423_p2_carry__0[0]),
        .O(\int_WidthIn_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h0000000047B8B8B8)) 
    icmp_ln757_fu_403_p2_carry__0_i_1
       (.I0(\int_WidthIn_reg[15]_0 [10]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(icmp_ln757_fu_403_p2_carry__0_i_5_n_5),
        .I4(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [9]),
        .I5(sel0[9]),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln757_fu_403_p2_carry__0_i_10
       (.I0(\int_WidthIn_reg[15]_0 [6]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .O(icmp_ln757_fu_403_p2_carry__0_i_10_n_5));
  LUT5 #(
    .INIT(32'h70371301)) 
    icmp_ln757_fu_403_p2_carry__0_i_2
       (.I0(sel0[7]),
        .I1(sel0[8]),
        .I2(icmp_ln757_fu_403_p2_carry__0_i_7_n_5),
        .I3(icmp_ln757_fu_403_p2_carry__0_i_8_n_5),
        .I4(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [9]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h656A9A959A959A95)) 
    icmp_ln757_fu_403_p2_carry__0_i_3
       (.I0(sel0[9]),
        .I1(\int_WidthIn_reg[15]_0 [10]),
        .I2(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I3(\int_WidthOut_reg[15]_0 [10]),
        .I4(icmp_ln757_fu_403_p2_carry__0_i_5_n_5),
        .I5(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [9]),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[10]__0 [1]));
  LUT5 #(
    .INIT(32'h82412418)) 
    icmp_ln757_fu_403_p2_carry__0_i_4
       (.I0(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [9]),
        .I1(icmp_ln757_fu_403_p2_carry__0_i_8_n_5),
        .I2(icmp_ln757_fu_403_p2_carry__0_i_7_n_5),
        .I3(sel0[8]),
        .I4(sel0[7]),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[10]__0 [0]));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    icmp_ln757_fu_403_p2_carry__0_i_5
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthIn_reg[15]_0 [8]),
        .I3(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [7]),
        .I4(icmp_ln757_fu_403_p2_carry__0_i_10_n_5),
        .I5(icmp_ln757_fu_403_p2_carry_i_19_n_5),
        .O(icmp_ln757_fu_403_p2_carry__0_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln757_fu_403_p2_carry__0_i_6
       (.I0(\int_WidthIn_reg[15]_0 [9]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .O(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [9]));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    icmp_ln757_fu_403_p2_carry__0_i_7
       (.I0(icmp_ln757_fu_403_p2_carry_i_19_n_5),
        .I1(\int_WidthIn_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .I4(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I5(\int_WidthIn_reg[15]_0 [7]),
        .O(icmp_ln757_fu_403_p2_carry__0_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln757_fu_403_p2_carry__0_i_8
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .O(icmp_ln757_fu_403_p2_carry__0_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln757_fu_403_p2_carry__0_i_9
       (.I0(\int_WidthIn_reg[15]_0 [7]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .O(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [7]));
  LUT4 #(
    .INIT(16'h022F)) 
    icmp_ln757_fu_403_p2_carry_i_1
       (.I0(\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize [6]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(icmp_ln757_fu_403_p2_carry_i_10_n_5),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[6]__0 [3]));
  LUT6 #(
    .INIT(64'h444450AFBBBB50AF)) 
    icmp_ln757_fu_403_p2_carry_i_10
       (.I0(icmp_ln757_fu_403_p2_carry_i_19_n_5),
        .I1(\int_WidthIn_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .I4(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I5(\int_WidthIn_reg[15]_0 [7]),
        .O(icmp_ln757_fu_403_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    icmp_ln757_fu_403_p2_carry_i_11
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [2]),
        .I3(\int_WidthOut_reg[15]_0 [4]),
        .I4(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I5(\int_WidthIn_reg[15]_0 [4]),
        .O(\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize [4]));
  LUT6 #(
    .INIT(64'h444450AFBBBB50AF)) 
    icmp_ln757_fu_403_p2_carry_i_12
       (.I0(icmp_ln757_fu_403_p2_carry_i_20_n_5),
        .I1(\int_WidthIn_reg[15]_0 [4]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\int_WidthOut_reg[15]_0 [5]),
        .I4(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I5(\int_WidthIn_reg[15]_0 [5]),
        .O(icmp_ln757_fu_403_p2_carry_i_12_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln757_fu_403_p2_carry_i_13
       (.CI(icmp_ln757_fu_403_p2_carry_i_21_n_5),
        .CO({icmp_ln757_fu_403_p2_carry_i_13_n_5,icmp_ln757_fu_403_p2_carry_i_13_n_6,icmp_ln757_fu_403_p2_carry_i_13_n_7,icmp_ln757_fu_403_p2_carry_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln757_fu_403_p2_carry_i_22_n_5,icmp_ln757_fu_403_p2_carry_i_23_n_5,icmp_ln757_fu_403_p2_carry_i_24_n_5,icmp_ln757_fu_403_p2_carry_i_25_n_5}),
        .O(NLW_icmp_ln757_fu_403_p2_carry_i_13_O_UNCONNECTED[3:0]),
        .S({icmp_ln757_fu_403_p2_carry_i_26_n_5,icmp_ln757_fu_403_p2_carry_i_27_n_5,icmp_ln757_fu_403_p2_carry_i_28_n_5,icmp_ln757_fu_403_p2_carry_i_29_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln757_fu_403_p2_carry_i_14
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .O(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln757_fu_403_p2_carry_i_15
       (.I0(\int_WidthIn_reg[15]_0 [0]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .O(icmp_ln757_fu_403_p2_carry_i_15_n_5));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    icmp_ln757_fu_403_p2_carry_i_16
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(icmp_ln757_fu_403_p2_carry_i_18_n_5),
        .I4(sel0[4]),
        .O(icmp_ln757_fu_403_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'hE21D)) 
    icmp_ln757_fu_403_p2_carry_i_17
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthIn_reg[15]_0 [1]),
        .I3(sel0[0]),
        .O(icmp_ln757_fu_403_p2_carry_i_17_n_5));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    icmp_ln757_fu_403_p2_carry_i_18
       (.I0(\int_WidthOut_reg[15]_0 [4]),
        .I1(\int_WidthIn_reg[15]_0 [4]),
        .I2(\int_WidthIn_reg[15]_0 [3]),
        .I3(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I4(\int_WidthOut_reg[15]_0 [3]),
        .I5(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [2]),
        .O(icmp_ln757_fu_403_p2_carry_i_18_n_5));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    icmp_ln757_fu_403_p2_carry_i_19
       (.I0(icmp_ln757_fu_403_p2_carry_i_20_n_5),
        .I1(\int_WidthIn_reg[15]_0 [4]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\int_WidthOut_reg[15]_0 [5]),
        .I4(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I5(\int_WidthIn_reg[15]_0 [5]),
        .O(icmp_ln757_fu_403_p2_carry_i_19_n_5));
  LUT4 #(
    .INIT(16'h022F)) 
    icmp_ln757_fu_403_p2_carry_i_2
       (.I0(\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize [4]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(icmp_ln757_fu_403_p2_carry_i_12_n_5),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[6]__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    icmp_ln757_fu_403_p2_carry_i_20
       (.I0(\int_WidthOut_reg[15]_0 [2]),
        .I1(\int_WidthIn_reg[15]_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I4(\int_WidthIn_reg[15]_0 [3]),
        .O(icmp_ln757_fu_403_p2_carry_i_20_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln757_fu_403_p2_carry_i_21
       (.CI(1'b0),
        .CO({icmp_ln757_fu_403_p2_carry_i_21_n_5,icmp_ln757_fu_403_p2_carry_i_21_n_6,icmp_ln757_fu_403_p2_carry_i_21_n_7,icmp_ln757_fu_403_p2_carry_i_21_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln757_fu_403_p2_carry_i_30_n_5,icmp_ln757_fu_403_p2_carry_i_31_n_5,icmp_ln757_fu_403_p2_carry_i_32_n_5,icmp_ln757_fu_403_p2_carry_i_33_n_5}),
        .O(NLW_icmp_ln757_fu_403_p2_carry_i_21_O_UNCONNECTED[3:0]),
        .S({icmp_ln757_fu_403_p2_carry_i_34_n_5,icmp_ln757_fu_403_p2_carry_i_35_n_5,icmp_ln757_fu_403_p2_carry_i_36_n_5,icmp_ln757_fu_403_p2_carry_i_37_n_5}));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln757_fu_403_p2_carry_i_22
       (.I0(\int_WidthIn_reg[15]_0 [14]),
        .I1(\int_WidthOut_reg[15]_0 [14]),
        .I2(\int_WidthIn_reg[15]_0 [15]),
        .I3(\int_WidthOut_reg[15]_0 [15]),
        .O(icmp_ln757_fu_403_p2_carry_i_22_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln757_fu_403_p2_carry_i_23
       (.I0(\int_WidthIn_reg[15]_0 [12]),
        .I1(\int_WidthOut_reg[15]_0 [12]),
        .I2(\int_WidthIn_reg[15]_0 [13]),
        .I3(\int_WidthOut_reg[15]_0 [13]),
        .O(icmp_ln757_fu_403_p2_carry_i_23_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln757_fu_403_p2_carry_i_24
       (.I0(\int_WidthIn_reg[15]_0 [10]),
        .I1(\int_WidthOut_reg[15]_0 [10]),
        .I2(\int_WidthIn_reg[15]_0 [11]),
        .I3(\int_WidthOut_reg[15]_0 [11]),
        .O(icmp_ln757_fu_403_p2_carry_i_24_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln757_fu_403_p2_carry_i_25
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(\int_WidthOut_reg[15]_0 [8]),
        .I2(\int_WidthIn_reg[15]_0 [9]),
        .I3(\int_WidthOut_reg[15]_0 [9]),
        .O(icmp_ln757_fu_403_p2_carry_i_25_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln757_fu_403_p2_carry_i_26
       (.I0(\int_WidthIn_reg[15]_0 [14]),
        .I1(\int_WidthOut_reg[15]_0 [14]),
        .I2(\int_WidthOut_reg[15]_0 [15]),
        .I3(\int_WidthIn_reg[15]_0 [15]),
        .O(icmp_ln757_fu_403_p2_carry_i_26_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln757_fu_403_p2_carry_i_27
       (.I0(\int_WidthIn_reg[15]_0 [12]),
        .I1(\int_WidthOut_reg[15]_0 [12]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .I3(\int_WidthIn_reg[15]_0 [13]),
        .O(icmp_ln757_fu_403_p2_carry_i_27_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln757_fu_403_p2_carry_i_28
       (.I0(\int_WidthIn_reg[15]_0 [10]),
        .I1(\int_WidthOut_reg[15]_0 [10]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .I3(\int_WidthIn_reg[15]_0 [11]),
        .O(icmp_ln757_fu_403_p2_carry_i_28_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln757_fu_403_p2_carry_i_29
       (.I0(\int_WidthIn_reg[15]_0 [8]),
        .I1(\int_WidthOut_reg[15]_0 [8]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .I3(\int_WidthIn_reg[15]_0 [9]),
        .O(icmp_ln757_fu_403_p2_carry_i_29_n_5));
  LUT6 #(
    .INIT(64'h000047B800B847FF)) 
    icmp_ln757_fu_403_p2_carry_i_3
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [2]),
        .I4(sel0[2]),
        .I5(sel0[1]),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[6]__0 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln757_fu_403_p2_carry_i_30
       (.I0(\int_WidthIn_reg[15]_0 [6]),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\int_WidthIn_reg[15]_0 [7]),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .O(icmp_ln757_fu_403_p2_carry_i_30_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln757_fu_403_p2_carry_i_31
       (.I0(\int_WidthIn_reg[15]_0 [4]),
        .I1(\int_WidthOut_reg[15]_0 [4]),
        .I2(\int_WidthIn_reg[15]_0 [5]),
        .I3(\int_WidthOut_reg[15]_0 [5]),
        .O(icmp_ln757_fu_403_p2_carry_i_31_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln757_fu_403_p2_carry_i_32
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\int_WidthIn_reg[15]_0 [3]),
        .I3(\int_WidthOut_reg[15]_0 [3]),
        .O(icmp_ln757_fu_403_p2_carry_i_32_n_5));
  LUT4 #(
    .INIT(16'h20F2)) 
    icmp_ln757_fu_403_p2_carry_i_33
       (.I0(\int_WidthIn_reg[15]_0 [0]),
        .I1(\int_WidthOut_reg[15]_0 [0]),
        .I2(\int_WidthIn_reg[15]_0 [1]),
        .I3(\int_WidthOut_reg[15]_0 [1]),
        .O(icmp_ln757_fu_403_p2_carry_i_33_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln757_fu_403_p2_carry_i_34
       (.I0(\int_WidthIn_reg[15]_0 [6]),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\int_WidthIn_reg[15]_0 [7]),
        .O(icmp_ln757_fu_403_p2_carry_i_34_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln757_fu_403_p2_carry_i_35
       (.I0(\int_WidthIn_reg[15]_0 [4]),
        .I1(\int_WidthOut_reg[15]_0 [4]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\int_WidthIn_reg[15]_0 [5]),
        .O(icmp_ln757_fu_403_p2_carry_i_35_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln757_fu_403_p2_carry_i_36
       (.I0(\int_WidthIn_reg[15]_0 [2]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\int_WidthIn_reg[15]_0 [3]),
        .O(icmp_ln757_fu_403_p2_carry_i_36_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln757_fu_403_p2_carry_i_37
       (.I0(\int_WidthIn_reg[15]_0 [0]),
        .I1(\int_WidthOut_reg[15]_0 [0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\int_WidthIn_reg[15]_0 [1]),
        .O(icmp_ln757_fu_403_p2_carry_i_37_n_5));
  LUT6 #(
    .INIT(64'h2F022F2F2F020202)) 
    icmp_ln757_fu_403_p2_carry_i_4
       (.I0(icmp_ln757_fu_403_p2_carry_i_15_n_5),
        .I1(icmp_ln757_fu_403_p2_carry),
        .I2(sel0[0]),
        .I3(\int_WidthIn_reg[15]_0 [1]),
        .I4(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I5(\int_WidthOut_reg[15]_0 [1]),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[6]__0 [0]));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln757_fu_403_p2_carry_i_5
       (.I0(icmp_ln757_fu_403_p2_carry_i_10_n_5),
        .I1(sel0[6]),
        .I2(\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize [6]),
        .I3(sel0[5]),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[7]__0 [3]));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln757_fu_403_p2_carry_i_6
       (.I0(icmp_ln757_fu_403_p2_carry_i_16_n_5),
        .I1(\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize [4]),
        .I2(sel0[3]),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[7]__0 [2]));
  LUT6 #(
    .INIT(64'h00B800474700B800)) 
    icmp_ln757_fu_403_p2_carry_i_7
       (.I0(\int_WidthIn_reg[15]_0 [3]),
        .I1(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\hscale_core_polyphase_U0/TotalPixels_fu_283_p3 [2]),
        .I4(sel0[2]),
        .I5(sel0[1]),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[7]__0 [1]));
  LUT5 #(
    .INIT(32'hA80802A2)) 
    icmp_ln757_fu_403_p2_carry_i_8
       (.I0(icmp_ln757_fu_403_p2_carry_i_17_n_5),
        .I1(\int_WidthOut_reg[15]_0 [0]),
        .I2(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I3(\int_WidthIn_reg[15]_0 [0]),
        .I4(icmp_ln757_fu_403_p2_carry),
        .O(\x_5_reg_927_pp0_iter2_reg_reg[7]__0 [0]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    icmp_ln757_fu_403_p2_carry_i_9
       (.I0(\int_WidthIn_reg[15]_0 [5]),
        .I1(\int_WidthOut_reg[15]_0 [5]),
        .I2(icmp_ln757_fu_403_p2_carry_i_18_n_5),
        .I3(\int_WidthOut_reg[15]_0 [6]),
        .I4(icmp_ln757_fu_403_p2_carry_i_13_n_5),
        .I5(\int_WidthIn_reg[15]_0 [6]),
        .O(\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize [6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorModeOut_reg[1]_0 [0]),
        .O(int_ColorModeOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorModeOut_reg[1]_0 [1]),
        .O(int_ColorModeOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[2]),
        .O(int_ColorModeOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[3]),
        .O(int_ColorModeOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[4]),
        .O(int_ColorModeOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[5]),
        .O(int_ColorModeOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[6]),
        .O(int_ColorModeOut0[6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_ColorModeOut[7]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_Height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_ColorModeOut[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[7]),
        .O(int_ColorModeOut0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_5 ),
        .D(int_ColorModeOut0[0]),
        .Q(\int_ColorModeOut_reg[1]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_5 ),
        .D(int_ColorModeOut0[1]),
        .Q(\int_ColorModeOut_reg[1]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_5 ),
        .D(int_ColorModeOut0[2]),
        .Q(ColorModeOut[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_5 ),
        .D(int_ColorModeOut0[3]),
        .Q(ColorModeOut[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_5 ),
        .D(int_ColorModeOut0[4]),
        .Q(ColorModeOut[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_5 ),
        .D(int_ColorModeOut0[5]),
        .Q(ColorModeOut[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_5 ),
        .D(int_ColorModeOut0[6]),
        .Q(ColorModeOut[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_5 ),
        .D(int_ColorModeOut0[7]),
        .Q(ColorModeOut[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorMode[0]),
        .O(int_ColorMode0[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorMode[1]),
        .O(int_ColorMode0[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorMode[2]),
        .O(int_ColorMode0[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorMode[3]),
        .O(int_ColorMode0[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorMode[4]),
        .O(int_ColorMode0[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorMode[5]),
        .O(int_ColorMode0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorMode[6]),
        .O(int_ColorMode0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_ColorMode[7]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_Height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_ColorMode[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorMode[7]),
        .O(int_ColorMode0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(int_ColorMode0[0]),
        .Q(ColorMode[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(int_ColorMode0[1]),
        .Q(ColorMode[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(int_ColorMode0[2]),
        .Q(ColorMode[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(int_ColorMode0[3]),
        .Q(ColorMode[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(int_ColorMode0[4]),
        .Q(ColorMode[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(int_ColorMode0[5]),
        .Q(ColorMode[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(int_ColorMode0[6]),
        .Q(ColorMode[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(int_ColorMode0[7]),
        .Q(ColorMode[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [0]),
        .O(int_Height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [10]),
        .O(int_Height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [11]),
        .O(int_Height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [12]),
        .O(int_Height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [13]),
        .O(int_Height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Height[14]),
        .O(int_Height0[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_Height[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_Height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_Height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Height[15]),
        .O(int_Height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \int_Height[15]_i_3 
       (.I0(int_gie_i_3_n_5),
        .I1(\waddr_reg_n_5_[2] ),
        .O(\int_Height[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [1]),
        .O(int_Height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [2]),
        .O(int_Height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [3]),
        .O(int_Height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [4]),
        .O(int_Height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [5]),
        .O(int_Height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [6]),
        .O(int_Height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [7]),
        .O(int_Height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [8]),
        .O(int_Height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [9]),
        .O(int_Height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[0] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[0]),
        .Q(\int_Height_reg[13]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[10] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[10]),
        .Q(\int_Height_reg[13]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[11] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[11]),
        .Q(\int_Height_reg[13]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[12] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[12]),
        .Q(\int_Height_reg[13]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[13] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[13]),
        .Q(\int_Height_reg[13]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[14] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[14]),
        .Q(Height[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[15] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[15]),
        .Q(Height[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[1] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[1]),
        .Q(\int_Height_reg[13]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[2] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[2]),
        .Q(\int_Height_reg[13]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[3] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[3]),
        .Q(\int_Height_reg[13]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[4] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[4]),
        .Q(\int_Height_reg[13]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[5] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[5]),
        .Q(\int_Height_reg[13]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[6] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[6]),
        .Q(\int_Height_reg[13]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[7] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[7]),
        .Q(\int_Height_reg[13]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[8] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[8]),
        .Q(\int_Height_reg[13]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[9] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_5 ),
        .D(int_Height0[9]),
        .Q(\int_Height_reg[13]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_5_[0] ),
        .O(\int_PixelRate[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_5_[10] ),
        .O(\int_PixelRate[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_5_[11] ),
        .O(\int_PixelRate[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_5_[12] ),
        .O(\int_PixelRate[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_5_[13] ),
        .O(\int_PixelRate[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_5_[14] ),
        .O(\int_PixelRate[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_5_[15] ),
        .O(\int_PixelRate[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_5_[16] ),
        .O(\int_PixelRate[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_5_[17] ),
        .O(\int_PixelRate[17]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_5_[18] ),
        .O(\int_PixelRate[18]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_5_[19] ),
        .O(\int_PixelRate[19]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_5_[1] ),
        .O(\int_PixelRate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_5_[20] ),
        .O(\int_PixelRate[20]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_5_[21] ),
        .O(\int_PixelRate[21]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_5_[22] ),
        .O(\int_PixelRate[22]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_5_[23] ),
        .O(\int_PixelRate[23]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_5_[24] ),
        .O(\int_PixelRate[24]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_5_[25] ),
        .O(\int_PixelRate[25]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_5_[26] ),
        .O(\int_PixelRate[26]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_5_[27] ),
        .O(\int_PixelRate[27]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_5_[28] ),
        .O(\int_PixelRate[28]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_5_[29] ),
        .O(\int_PixelRate[29]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_5_[2] ),
        .O(\int_PixelRate[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_5_[30] ),
        .O(\int_PixelRate[30]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_PixelRate[31]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_Height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_PixelRate[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_5_[31] ),
        .O(\int_PixelRate[31]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_5_[3] ),
        .O(\int_PixelRate[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_5_[4] ),
        .O(\int_PixelRate[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_5_[5] ),
        .O(\int_PixelRate[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_5_[6] ),
        .O(\int_PixelRate[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_5_[7] ),
        .O(\int_PixelRate[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_5_[8] ),
        .O(\int_PixelRate[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_5_[9] ),
        .O(\int_PixelRate[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[0] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[0]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[10] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[10]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[11] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[11]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[12] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[12]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[13] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[13]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[14] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[14]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[15] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[15]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[16] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[16]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[16] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[17] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[17]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[17] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[18] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[18]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[18] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[19] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[19]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[19] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[1] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[1]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[20] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[20]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[20] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[21] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[21]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[21] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[22] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[22]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[22] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[23] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[23]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[23] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[24] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[24]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[24] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[25] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[25]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[26] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[26]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[26] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[27] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[27]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[27] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[28] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[28]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[28] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[29] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[29]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[29] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[2] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[2]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[30] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[30]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[30] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[31] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[31]_i_2_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[31] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[3] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[3]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[4] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[4]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[5] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[5]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[6] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[6]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[7] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[7]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[8] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[8]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[9] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_5 ),
        .D(\int_PixelRate[9]_i_1_n_5 ),
        .Q(\int_PixelRate_reg_n_5_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [0]),
        .O(int_WidthIn0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [10]),
        .O(int_WidthIn0[10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [11]),
        .O(int_WidthIn0[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [12]),
        .O(int_WidthIn0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [13]),
        .O(int_WidthIn0[13]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [14]),
        .O(int_WidthIn0[14]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_WidthIn[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_Height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_WidthIn[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [15]),
        .O(int_WidthIn0[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [1]),
        .O(int_WidthIn0[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [2]),
        .O(int_WidthIn0[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [3]),
        .O(int_WidthIn0[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [4]),
        .O(int_WidthIn0[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [5]),
        .O(int_WidthIn0[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [6]),
        .O(int_WidthIn0[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthIn_reg[15]_0 [7]),
        .O(int_WidthIn0[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [8]),
        .O(int_WidthIn0[8]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthIn_reg[15]_0 [9]),
        .O(int_WidthIn0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[0] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[0]),
        .Q(\int_WidthIn_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[10] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[10]),
        .Q(\int_WidthIn_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[11] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[11]),
        .Q(\int_WidthIn_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[12] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[12]),
        .Q(\int_WidthIn_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[13] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[13]),
        .Q(\int_WidthIn_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[14] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[14]),
        .Q(\int_WidthIn_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[15] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[15]),
        .Q(\int_WidthIn_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[1] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[1]),
        .Q(\int_WidthIn_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[2] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[2]),
        .Q(\int_WidthIn_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[3] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[3]),
        .Q(\int_WidthIn_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[4] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[4]),
        .Q(\int_WidthIn_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[5] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[5]),
        .Q(\int_WidthIn_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[6] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[6]),
        .Q(\int_WidthIn_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[7] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[7]),
        .Q(\int_WidthIn_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[8] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[8]),
        .Q(\int_WidthIn_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[9] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_5 ),
        .D(int_WidthIn0[9]),
        .Q(\int_WidthIn_reg[15]_0 [9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .O(int_WidthOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .O(int_WidthOut0[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .O(int_WidthOut0[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .O(int_WidthOut0[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .O(int_WidthOut0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .O(int_WidthOut0[14]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_WidthOut[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_Height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_WidthOut[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [15]),
        .O(int_WidthOut0[15]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .O(int_WidthOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .O(int_WidthOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .O(int_WidthOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .O(int_WidthOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .O(int_WidthOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .O(int_WidthOut0[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .O(int_WidthOut0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .O(int_WidthOut0[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .O(int_WidthOut0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[0]),
        .Q(\int_WidthOut_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[10] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[10]),
        .Q(\int_WidthOut_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[11] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[11]),
        .Q(\int_WidthOut_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[12] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[12]),
        .Q(\int_WidthOut_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[13] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[13]),
        .Q(\int_WidthOut_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[14] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[14]),
        .Q(\int_WidthOut_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[15] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[15]),
        .Q(\int_WidthOut_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[1]),
        .Q(\int_WidthOut_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[2]),
        .Q(\int_WidthOut_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[3]),
        .Q(\int_WidthOut_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[4]),
        .Q(\int_WidthOut_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[5]),
        .Q(\int_WidthOut_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[6]),
        .Q(\int_WidthOut_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[7]),
        .Q(\int_WidthOut_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[8] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[8]),
        .Q(\int_WidthOut_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[9] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_5 ),
        .D(int_WidthOut0[9]),
        .Q(\int_WidthOut_reg[15]_0 [9]),
        .R(SS));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_6_in[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'hEFFFEFEF00FF0000)) 
    int_ap_ready_i_1
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_5 ),
        .I3(p_6_in[7]),
        .I4(ap_sync_ready),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_6_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_Height[15]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_6_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    int_auto_restart_i_2
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\int_Height[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_6_in[7]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_gie_i_2_n_5),
        .I3(int_gie_i_3_n_5),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(int_gie_i_2_n_5));
  LUT5 #(
    .INIT(32'h00020000)) 
    int_gie_i_3
       (.I0(int_gie_i_4_n_5),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[8] ),
        .I4(int_gie_i_5_n_5),
        .O(int_gie_i_3_n_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_gie_i_4
       (.I0(\waddr_reg_n_5_[14] ),
        .I1(\waddr_reg_n_5_[12] ),
        .I2(\waddr_reg_n_5_[13] ),
        .I3(\waddr_reg_n_5_[9] ),
        .I4(\waddr_reg_n_5_[10] ),
        .I5(\waddr_reg_n_5_[11] ),
        .O(int_gie_i_4_n_5));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    int_gie_i_5
       (.I0(\waddr_reg_n_5_[0] ),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\waddr_reg_n_5_[1] ),
        .O(int_gie_i_5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram int_hfltCoeff
       (.ADDRARDADDR(int_phasesH_address1),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(p_0_in),
        .DOADO({int_phasesH_n_5,int_phasesH_n_6,int_phasesH_n_7,int_phasesH_n_8,int_phasesH_n_9,int_phasesH_n_10,int_phasesH_n_11,int_phasesH_n_12,int_phasesH_n_13,int_phasesH_n_14,int_phasesH_n_15,int_phasesH_n_16,int_phasesH_n_17,int_phasesH_n_18,int_phasesH_n_19,int_phasesH_n_20,int_phasesH_n_21,int_phasesH_n_22,int_phasesH_n_23,int_phasesH_n_24,int_phasesH_n_25,int_phasesH_n_26,int_phasesH_n_27,int_phasesH_n_28,int_phasesH_n_29,int_phasesH_n_30,int_phasesH_n_31,int_phasesH_n_32,int_phasesH_n_33,int_phasesH_n_34,int_phasesH_n_35,int_phasesH_n_36}),
        .DOBDO(int_hfltCoeff_q0),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .hscale_core_polyphase_U0_hfltCoeff_ce0(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .int_hfltCoeff_read(int_hfltCoeff_read),
        .mem_reg_0(int_hfltCoeff_write_reg_n_5),
        .p_2_in(p_2_in),
        .\rdata_reg[0] (\rdata[0]_i_2_n_5 ),
        .\rdata_reg[10] (\rdata[10]_i_2_n_5 ),
        .\rdata_reg[11] (\rdata[11]_i_2_n_5 ),
        .\rdata_reg[12] (\rdata[12]_i_2_n_5 ),
        .\rdata_reg[13] (\rdata[13]_i_2_n_5 ),
        .\rdata_reg[14] (\rdata[14]_i_2_n_5 ),
        .\rdata_reg[15] (\rdata[15]_i_2_n_5 ),
        .\rdata_reg[16] (\rdata[16]_i_2_n_5 ),
        .\rdata_reg[17] (\rdata[17]_i_2_n_5 ),
        .\rdata_reg[18] (\rdata[18]_i_2_n_5 ),
        .\rdata_reg[19] (\rdata[19]_i_2_n_5 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_5 ),
        .\rdata_reg[20] (\rdata[20]_i_2_n_5 ),
        .\rdata_reg[21] (\rdata[21]_i_2_n_5 ),
        .\rdata_reg[22] (\rdata[22]_i_2_n_5 ),
        .\rdata_reg[23] (\rdata[23]_i_2_n_5 ),
        .\rdata_reg[24] (\rdata[24]_i_2_n_5 ),
        .\rdata_reg[25] (\rdata[25]_i_2_n_5 ),
        .\rdata_reg[26] (\rdata[26]_i_2_n_5 ),
        .\rdata_reg[27] (\rdata[27]_i_2_n_5 ),
        .\rdata_reg[28] (\rdata[28]_i_2_n_5 ),
        .\rdata_reg[29] (\rdata[29]_i_2_n_5 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_5 ),
        .\rdata_reg[30] (\rdata[30]_i_2_n_5 ),
        .\rdata_reg[31] (\rdata[31]_i_3_n_5 ),
        .\rdata_reg[3] (\rdata[3]_i_2_n_5 ),
        .\rdata_reg[4] (\rdata[4]_i_2_n_5 ),
        .\rdata_reg[5] (\rdata[5]_i_2_n_5 ),
        .\rdata_reg[6] (\rdata[6]_i_2_n_5 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_5 ),
        .\rdata_reg[8] (\rdata[8]_i_2_n_5 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_5 ),
        .rstate(rstate),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_hfltCoeff_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(s_axi_CTRL_ARADDR[13]),
        .I4(s_axi_CTRL_ARADDR[14]),
        .I5(s_axi_CTRL_ARADDR[12]),
        .O(int_hfltCoeff_read0));
  FDRE int_hfltCoeff_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_hfltCoeff_read0),
        .Q(int_hfltCoeff_read),
        .R(SS));
  FDRE \int_hfltCoeff_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_hfltCoeff_shift0_reg[0]_1 ),
        .Q(\int_hfltCoeff_shift0_reg[0]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    int_hfltCoeff_write_i_1
       (.I0(int_hfltCoeff_write0),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(int_hfltCoeff_write_reg_n_5),
        .O(int_hfltCoeff_write_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    int_hfltCoeff_write_i_2
       (.I0(s_axi_CTRL_AWADDR[10]),
        .I1(aw_hs),
        .I2(s_axi_CTRL_AWADDR[13]),
        .I3(s_axi_CTRL_AWADDR[12]),
        .I4(s_axi_CTRL_AWADDR[11]),
        .I5(s_axi_CTRL_AWADDR[14]),
        .O(int_hfltCoeff_write0));
  FDRE int_hfltCoeff_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_hfltCoeff_write_i_1_n_5),
        .Q(int_hfltCoeff_write_reg_n_5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_5_[1] ),
        .O(\int_ier[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\int_Height[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[3] ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[1] ),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(SS));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_2
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_5),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_5 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(\int_ier_reg_n_5_[0] ),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \int_isr[0]_i_2 
       (.I0(\int_isr[0]_i_4_n_5 ),
        .I1(ar_hs),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[31]_i_7_n_5 ),
        .O(\int_isr[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_isr[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[14]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[13]),
        .I5(s_axi_CTRL_ARADDR[12]),
        .O(\int_isr[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_5 ),
        .I3(ap_sync_ready),
        .I4(\int_ier_reg_n_5_[1] ),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(data3[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(data3[1]),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0 int_phasesH
       (.ADDRARDADDR(int_phasesH_address1),
        .DOADO({int_phasesH_n_5,int_phasesH_n_6,int_phasesH_n_7,int_phasesH_n_8,int_phasesH_n_9,int_phasesH_n_10,int_phasesH_n_11,int_phasesH_n_12,int_phasesH_n_13,int_phasesH_n_14,int_phasesH_n_15,int_phasesH_n_16,int_phasesH_n_17,int_phasesH_n_18,int_phasesH_n_19,int_phasesH_n_20,int_phasesH_n_21,int_phasesH_n_22,int_phasesH_n_23,int_phasesH_n_24,int_phasesH_n_25,int_phasesH_n_26,int_phasesH_n_27,int_phasesH_n_28,int_phasesH_n_29,int_phasesH_n_30,int_phasesH_n_31,int_phasesH_n_32,int_phasesH_n_33,int_phasesH_n_34,int_phasesH_n_35,int_phasesH_n_36}),
        .DOBDO({int_phasesH_q0[24:16],int_phasesH_q0[8:0]}),
        .Q(Q),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .hscale_core_polyphase_U0_phasesH_ce0(hscale_core_polyphase_U0_phasesH_ce0),
        .mem_reg_0({\waddr_reg_n_5_[11] ,\waddr_reg_n_5_[10] ,\waddr_reg_n_5_[9] ,\waddr_reg_n_5_[8] ,\waddr_reg_n_5_[7] ,\waddr_reg_n_5_[6] ,\waddr_reg_n_5_[5] ,\waddr_reg_n_5_[4] ,\waddr_reg_n_5_[3] ,\waddr_reg_n_5_[2] }),
        .mem_reg_1(int_phasesH_write_reg_n_5),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[11:2]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_phasesH_read_i_1
       (.I0(s_axi_CTRL_ARADDR[12]),
        .I1(s_axi_CTRL_ARADDR[13]),
        .I2(s_axi_CTRL_ARADDR[14]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(int_phasesH_read0));
  FDRE int_phasesH_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_phasesH_read0),
        .Q(int_phasesH_read),
        .R(SS));
  FDRE \int_phasesH_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_phasesH_shift0_reg[0]_1 ),
        .Q(\int_phasesH_shift0_reg[0]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    int_phasesH_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_CTRL_AWADDR[14]),
        .I2(s_axi_CTRL_AWADDR[13]),
        .I3(s_axi_CTRL_AWADDR[12]),
        .I4(p_24_in),
        .I5(int_phasesH_write_reg_n_5),
        .O(int_phasesH_write_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000FD0000000000)) 
    int_phasesH_write_i_2
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_CTRL_WVALID),
        .O(p_24_in));
  FDRE int_phasesH_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_phasesH_write_i_1_n_5),
        .Q(int_phasesH_write_reg_n_5),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEFFF00)) 
    int_task_ap_done_i_1
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_5 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h30AA)) 
    int_task_ap_done_i_2
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(p_6_in[2]),
        .I2(ap_idle),
        .I3(auto_restart_status_reg_n_5),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_386_reg[15]_i_1 
       (.CI(\trunc_ln1597_reg_391_reg[8]_i_1_n_5 ),
        .CO({\NLW_loopWidth_reg_386_reg[15]_i_1_CO_UNCONNECTED [3],\loopWidth_reg_386_reg[15]_i_1_n_6 ,\loopWidth_reg_386_reg[15]_i_1_n_7 ,\loopWidth_reg_386_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthIn_reg[15]_1 ),
        .S(\int_WidthIn_reg[15]_0 [15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loopWidth_reg_473_reg[15]_i_1 
       (.CI(\trunc_ln1597_reg_478_reg[8]_i_1_n_5 ),
        .CO({\NLW_loopWidth_reg_473_reg[15]_i_1_CO_UNCONNECTED [3],\loopWidth_reg_473_reg[15]_i_1_n_6 ,\loopWidth_reg_473_reg[15]_i_1_n_7 ,\loopWidth_reg_473_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthOut_reg[15]_1 ),
        .S(\int_WidthOut_reg[15]_0 [15:12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0DFF)) 
    \mOutPtr[2]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(Block_entry12_proc_U0_ap_continue),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'hA3C59090903A5C09)) 
    \q0[0]_i_2 
       (.I0(\int_ColorModeOut_reg[1]_0 [0]),
        .I1(ap_sig_allocacmp_i_1[0]),
        .I2(ColorModeOut[3]),
        .I3(\int_ColorModeOut_reg[1]_0 [1]),
        .I4(ColorModeOut[2]),
        .I5(ap_sig_allocacmp_i_1[1]),
        .O(\int_ColorModeOut_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h70F5EF0F8F0A10F0)) 
    \q0[1]_i_2 
       (.I0(ap_sig_allocacmp_i_1[1]),
        .I1(ap_sig_allocacmp_i_1[0]),
        .I2(ColorModeOut[2]),
        .I3(\int_ColorModeOut_reg[1]_0 [0]),
        .I4(\int_ColorModeOut_reg[1]_0 [1]),
        .I5(ColorModeOut[3]),
        .O(mapComp_address0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[0]_i_3_n_5 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\rdata[0]_i_4_n_5 ),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(int_gie_reg_n_5),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(data3[0]),
        .O(\rdata[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(\int_PixelRate_reg_n_5_[0] ),
        .I1(\int_Height_reg[13]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(ap_start),
        .O(\rdata[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_6 
       (.I0(\int_ColorModeOut_reg[1]_0 [0]),
        .I1(\int_WidthIn_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ColorMode[0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_ier_reg_n_5_[0] ),
        .O(\rdata[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[10]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[10]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[10] ),
        .I1(\int_Height_reg[13]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [10]),
        .O(\rdata[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[11]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[11]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[11] ),
        .I1(\int_Height_reg[13]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [11]),
        .O(\rdata[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[12]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[12]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[12] ),
        .I1(\int_Height_reg[13]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [12]),
        .O(\rdata[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[13]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[13]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[13] ),
        .I1(\int_Height_reg[13]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [13]),
        .O(\rdata[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[14]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[14]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[14] ),
        .I1(Height[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [14]),
        .O(\rdata[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[15]_i_3 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_4 
       (.I0(\int_PixelRate_reg_n_5_[15] ),
        .I1(Height[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [15]),
        .O(\rdata[15]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[16]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[16] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[16]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[17]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[17] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[17]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[18]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[18] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[18]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[19]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[19] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[19]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[1]_i_3_n_5 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(data3[1]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[1]_i_4_n_5 ),
        .I5(\rdata[1]_i_5_n_5 ),
        .O(\rdata[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_6 
       (.I0(\int_PixelRate_reg_n_5_[1] ),
        .I1(\int_Height_reg[13]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(\int_ColorModeOut_reg[1]_0 [1]),
        .I1(\int_WidthIn_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ColorMode[1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_ier_reg_n_5_[1] ),
        .O(\rdata[1]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[20]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[20] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[20]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[21]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[21] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[21]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[22]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[22] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[22]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[23]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[23] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[23]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[24]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[24] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[24]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[25]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[25] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[25]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[26]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[26] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[26]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[27]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[27] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[27]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[28]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[28] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[28]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[29]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[29] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[29]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[2]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[2]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[2]_i_4_n_5 ),
        .O(\rdata[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[2] ),
        .I1(\int_Height_reg[13]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(p_6_in[2]),
        .O(\rdata[2]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_4 
       (.I0(ColorModeOut[2]),
        .I1(\int_WidthIn_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(ColorMode[2]),
        .O(\rdata[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[30]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[30] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[30]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \rdata[31]_i_1 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(int_phasesH_read),
        .I4(int_hfltCoeff_read),
        .O(\rdata[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_PixelRate_reg_n_5_[31] ),
        .I3(\rdata[31]_i_6_n_5 ),
        .O(\rdata[31]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CTRL_ARADDR[14]),
        .I1(\rdata[31]_i_7_n_5 ),
        .I2(s_axi_CTRL_ARADDR[12]),
        .I3(s_axi_CTRL_ARADDR[13]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(s_axi_CTRL_ARADDR[11]),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rdata[31]_i_6 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[31]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[31]_i_7 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[31]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[3]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[3]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[3]_i_4_n_5 ),
        .O(\rdata[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[3] ),
        .I1(\int_Height_reg[13]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(int_ap_ready),
        .O(\rdata[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_4 
       (.I0(ColorModeOut[3]),
        .I1(\int_WidthIn_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(ColorMode[3]),
        .O(\rdata[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[4]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[4]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[4]_i_4_n_5 ),
        .O(\rdata[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[4] ),
        .I1(\int_Height_reg[13]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [4]),
        .O(\rdata[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_4 
       (.I0(ColorModeOut[4]),
        .I1(\int_WidthIn_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(ColorMode[4]),
        .O(\rdata[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[5]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[5]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[5]_i_4_n_5 ),
        .O(\rdata[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[5] ),
        .I1(\int_Height_reg[13]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [5]),
        .O(\rdata[5]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_4 
       (.I0(ColorModeOut[5]),
        .I1(\int_WidthIn_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(ColorMode[5]),
        .O(\rdata[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[6]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[6]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[6]_i_4_n_5 ),
        .O(\rdata[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[6] ),
        .I1(\int_Height_reg[13]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [6]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_4 
       (.I0(ColorModeOut[6]),
        .I1(\int_WidthIn_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(ColorMode[6]),
        .O(\rdata[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[7]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[7]_i_4_n_5 ),
        .O(\rdata[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[7] ),
        .I1(\int_Height_reg[13]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(p_6_in[7]),
        .O(\rdata[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_4 
       (.I0(ColorModeOut[7]),
        .I1(\int_WidthIn_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(ColorMode[7]),
        .O(\rdata[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[8]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[8]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[8] ),
        .I1(\int_Height_reg[13]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [8]),
        .O(\rdata[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[9]_i_2 
       (.I0(\rdata[15]_i_3_n_5 ),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_WidthIn_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_3 
       (.I0(\int_PixelRate_reg_n_5_[9] ),
        .I1(\int_Height_reg[13]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(interrupt),
        .O(\rdata[9]_i_3_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_3 
       (.I0(\rdata[0]_i_5_n_5 ),
        .I1(\rdata[0]_i_6_n_5 ),
        .O(\rdata_reg[0]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[16]),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[17]),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[18]),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[19]),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_3 
       (.I0(\rdata[1]_i_6_n_5 ),
        .I1(\rdata[1]_i_7_n_5 ),
        .O(\rdata_reg[1]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[20]),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[21]),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[22]),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[23]),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[24]),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[25]),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[26]),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[27]),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[28]),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[29]),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[30]),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[31]),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEEEEE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_RREADY),
        .I3(int_phasesH_read),
        .I4(int_hfltCoeff_read),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_5 ),
        .Q(rstate[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_CTRL_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_phasesH_read),
        .I3(int_hfltCoeff_read),
        .O(s_axi_CTRL_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h44404444)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_CTRL_ARVALID),
        .O(s_axi_CTRL_WREADY));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1597_reg_391_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1597_reg_391_reg[0]_i_1_n_5 ,\trunc_ln1597_reg_391_reg[0]_i_1_n_6 ,\trunc_ln1597_reg_391_reg[0]_i_1_n_7 ,\trunc_ln1597_reg_391_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\int_WidthIn_reg[15]_0 [2],1'b0,\int_WidthIn_reg[15]_0 [0]}),
        .O(O),
        .S({\int_WidthIn_reg[15]_0 [3],S[1],\int_WidthIn_reg[15]_0 [1],S[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1597_reg_391_reg[4]_i_1 
       (.CI(\trunc_ln1597_reg_391_reg[0]_i_1_n_5 ),
        .CO({\trunc_ln1597_reg_391_reg[4]_i_1_n_5 ,\trunc_ln1597_reg_391_reg[4]_i_1_n_6 ,\trunc_ln1597_reg_391_reg[4]_i_1_n_7 ,\trunc_ln1597_reg_391_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthIn_reg[7]_0 ),
        .S(\int_WidthIn_reg[15]_0 [7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1597_reg_391_reg[8]_i_1 
       (.CI(\trunc_ln1597_reg_391_reg[4]_i_1_n_5 ),
        .CO({\trunc_ln1597_reg_391_reg[8]_i_1_n_5 ,\trunc_ln1597_reg_391_reg[8]_i_1_n_6 ,\trunc_ln1597_reg_391_reg[8]_i_1_n_7 ,\trunc_ln1597_reg_391_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthIn_reg[11]_0 ),
        .S(\int_WidthIn_reg[15]_0 [11:8]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1597_reg_478[0]_i_2 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(bPassThruHcr2_dout),
        .O(\trunc_ln1597_reg_478[0]_i_2_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1597_reg_478_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1597_reg_478_reg[0]_i_1_n_5 ,\trunc_ln1597_reg_478_reg[0]_i_1_n_6 ,\trunc_ln1597_reg_478_reg[0]_i_1_n_7 ,\trunc_ln1597_reg_478_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\int_WidthOut_reg[15]_0 [1],1'b0}),
        .O(\int_WidthOut_reg[1]_1 ),
        .S({\int_WidthOut_reg[15]_0 [3:2],\trunc_ln1597_reg_478[0]_i_2_n_5 ,\int_WidthOut_reg[15]_0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1597_reg_478_reg[4]_i_1 
       (.CI(\trunc_ln1597_reg_478_reg[0]_i_1_n_5 ),
        .CO({\trunc_ln1597_reg_478_reg[4]_i_1_n_5 ,\trunc_ln1597_reg_478_reg[4]_i_1_n_6 ,\trunc_ln1597_reg_478_reg[4]_i_1_n_7 ,\trunc_ln1597_reg_478_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthOut_reg[7]_0 ),
        .S(\int_WidthOut_reg[15]_0 [7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1597_reg_478_reg[8]_i_1 
       (.CI(\trunc_ln1597_reg_478_reg[4]_i_1_n_5 ),
        .CO({\trunc_ln1597_reg_478_reg[8]_i_1_n_5 ,\trunc_ln1597_reg_478_reg[8]_i_1_n_6 ,\trunc_ln1597_reg_478_reg[8]_i_1_n_7 ,\trunc_ln1597_reg_478_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_WidthOut_reg[11]_0 ),
        .S(\int_WidthOut_reg[15]_0 [11:8]));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[14]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_CTRL_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[10]),
        .Q(\waddr_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[11]),
        .Q(\waddr_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[12]),
        .Q(\waddr_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[13]),
        .Q(\waddr_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[14] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[14]),
        .Q(\waddr_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00EE002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_CTRL_WVALID),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00200F20)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_BREADY),
        .O(\wstate[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_5 ),
        .Q(wstate[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_5 ),
        .Q(wstate[1]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram
   (DOBDO,
    D,
    ap_clk,
    hscale_core_polyphase_U0_hfltCoeff_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \rdata_reg[0] ,
    p_2_in,
    ar_hs,
    int_hfltCoeff_read,
    DOADO,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    rstate,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_WVALID,
    mem_reg_0,
    wstate,
    s_axi_CTRL_WSTRB);
  output [31:0]DOBDO;
  output [31:0]D;
  input ap_clk;
  input hscale_core_polyphase_U0_hfltCoeff_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \rdata_reg[0] ;
  input p_2_in;
  input ar_hs;
  input int_hfltCoeff_read;
  input [31:0]DOADO;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[4] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31] ;
  input [1:0]rstate;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_WVALID;
  input mem_reg_0;
  input [1:0]wstate;
  input [3:0]s_axi_CTRL_WSTRB;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire ar_hs;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire [3:0]int_hfltCoeff_be1;
  wire int_hfltCoeff_ce1;
  wire int_hfltCoeff_read;
  wire mem_reg_0;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_16;
  wire mem_reg_n_17;
  wire mem_reg_n_18;
  wire mem_reg_n_19;
  wire mem_reg_n_20;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire mem_reg_n_38;
  wire mem_reg_n_39;
  wire mem_reg_n_40;
  wire mem_reg_n_9;
  wire p_2_in;
  wire \rdata_reg[0] ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire [1:0]rstate;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6144" *) 
  (* RTL_RAM_NAME = "inst/CTRL_s_axi_U/int_hfltCoeff/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_CTRL_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15,mem_reg_n_16,mem_reg_n_17,mem_reg_n_18,mem_reg_n_19,mem_reg_n_20,mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31,mem_reg_n_32,mem_reg_n_33,mem_reg_n_34,mem_reg_n_35,mem_reg_n_36,mem_reg_n_37,mem_reg_n_38,mem_reg_n_39,mem_reg_n_40}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_hfltCoeff_ce1),
        .ENBWREN(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_hfltCoeff_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF101010)) 
    mem_reg_i_1
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(s_axi_CTRL_WVALID),
        .I4(mem_reg_0),
        .O(int_hfltCoeff_ce1));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_10
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(s_axi_CTRL_WSTRB[3]),
        .O(int_hfltCoeff_be1[3]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_11
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(s_axi_CTRL_WSTRB[2]),
        .O(int_hfltCoeff_be1[2]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_12
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(s_axi_CTRL_WSTRB[1]),
        .O(int_hfltCoeff_be1[1]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_13
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_hfltCoeff_be1[0]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_40),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[10] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_30),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[11] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_29),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[12] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_28),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[13] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_27),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[14] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_26),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[15] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_25),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[16] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_24),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[17] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_23),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[18] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_22),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[19] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_21),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_39),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[20] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_20),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[21] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_19),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[22] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_18),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[23] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_17),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[24]_i_1 
       (.I0(\rdata_reg[24] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_16),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[25]_i_1 
       (.I0(\rdata_reg[25] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_15),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[26]_i_1 
       (.I0(\rdata_reg[26] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_14),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[27]_i_1 
       (.I0(\rdata_reg[27] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_13),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[28]_i_1 
       (.I0(\rdata_reg[28] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_12),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[29]_i_1 
       (.I0(\rdata_reg[29] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_11),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_38),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[30]_i_1 
       (.I0(\rdata_reg[30] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_10),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[31]_i_2 
       (.I0(\rdata_reg[31] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_9),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_37),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_36),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_35),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[6] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_34),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_33),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_32),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(p_2_in),
        .I2(ar_hs),
        .I3(mem_reg_n_31),
        .I4(int_hfltCoeff_read),
        .I5(DOADO[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_CTRL_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    ar_hs,
    ap_clk,
    hscale_core_polyphase_U0_phasesH_ce0,
    Q,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    rstate,
    mem_reg_0,
    s_axi_CTRL_WVALID,
    mem_reg_1,
    wstate,
    s_axi_CTRL_WSTRB);
  output [31:0]DOADO;
  output [17:0]DOBDO;
  output [7:0]ADDRARDADDR;
  output ar_hs;
  input ap_clk;
  input hscale_core_polyphase_U0_phasesH_ce0;
  input [9:0]Q;
  input [31:0]s_axi_CTRL_WDATA;
  input [9:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input [1:0]rstate;
  input [9:0]mem_reg_0;
  input s_axi_CTRL_WVALID;
  input mem_reg_1;
  input [1:0]wstate;
  input [3:0]s_axi_CTRL_WSTRB;

  wire [7:0]ADDRARDADDR;
  wire [31:0]DOADO;
  wire [17:0]DOBDO;
  wire [9:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire hscale_core_polyphase_U0_phasesH_ce0;
  wire [9:8]int_phasesH_address1;
  wire [3:0]int_phasesH_be1;
  wire int_phasesH_ce1;
  wire [9:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_n_41;
  wire mem_reg_n_42;
  wire mem_reg_n_43;
  wire mem_reg_n_44;
  wire mem_reg_n_45;
  wire mem_reg_n_46;
  wire mem_reg_n_47;
  wire mem_reg_n_57;
  wire mem_reg_n_58;
  wire mem_reg_n_59;
  wire mem_reg_n_60;
  wire mem_reg_n_61;
  wire mem_reg_n_62;
  wire mem_reg_n_63;
  wire [1:0]rstate;
  wire [9:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/CTRL_s_axi_U/int_phasesH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,int_phasesH_address1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_CTRL_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO({mem_reg_n_41,mem_reg_n_42,mem_reg_n_43,mem_reg_n_44,mem_reg_n_45,mem_reg_n_46,mem_reg_n_47,DOBDO[17:9],mem_reg_n_57,mem_reg_n_58,mem_reg_n_59,mem_reg_n_60,mem_reg_n_61,mem_reg_n_62,mem_reg_n_63,DOBDO[8:0]}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_phasesH_ce1),
        .ENBWREN(hscale_core_polyphase_U0_phasesH_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_phasesH_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF101010)) 
    mem_reg_i_1__0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(s_axi_CTRL_WVALID),
        .I4(mem_reg_1),
        .O(int_phasesH_ce1));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_2
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[7]),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_3
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[6]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_3__0
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[9]),
        .O(int_phasesH_address1[9]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_4
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_4__0
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[8]),
        .O(int_phasesH_address1[8]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_5
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_5__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_CTRL_WVALID),
        .I4(mem_reg_1),
        .I5(s_axi_CTRL_WSTRB[3]),
        .O(int_phasesH_be1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_6
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_6__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_CTRL_WVALID),
        .I4(mem_reg_1),
        .I5(s_axi_CTRL_WSTRB[2]),
        .O(int_phasesH_be1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_7
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_7__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_CTRL_WVALID),
        .I4(mem_reg_1),
        .I5(s_axi_CTRL_WSTRB[1]),
        .O(int_phasesH_be1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_8
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_8__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_CTRL_WVALID),
        .I4(mem_reg_1),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_phasesH_be1[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_9
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(mem_reg_0[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_5 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo
   (\B_V_data_1_state_reg[0] ,
    ap_sig_allocacmp_i_1,
    MultiPixStream2AXIvideo_U0_stream_out_422_read,
    Q,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg_0,
    MultiPixStream2AXIvideo_U0_ap_done,
    MultiPixStream2AXIvideo_U0_ap_idle,
    \i_1_fu_82_reg[10]_0 ,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    E,
    mOutPtr110_out,
    internal_empty_n_reg,
    map_V_2_fu_52_reg,
    map_V_1_fu_48_reg,
    map_V_fu_44_reg,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    \axi_last_V_reg_311_reg[0] ,
    ap_rst_n,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    m_axis_video_TREADY,
    stream_out_422_empty_n,
    icmp_ln1544_fu_189_p2_carry,
    axi_last_V_fu_201_p2_carry,
    axi_last_V_fu_201_p2_carry_0,
    \ap_CS_fsm_reg[7]_0 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    \mOutPtr_reg[4] ,
    \q0_reg[0] ,
    D);
  output \B_V_data_1_state_reg[0] ;
  output [1:0]ap_sig_allocacmp_i_1;
  output MultiPixStream2AXIvideo_U0_stream_out_422_read;
  output [1:0]Q;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg_0;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output MultiPixStream2AXIvideo_U0_ap_idle;
  output [10:0]\i_1_fu_82_reg[10]_0 ;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]E;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output [1:0]map_V_2_fu_52_reg;
  output [1:0]map_V_1_fu_48_reg;
  output [1:0]map_V_fu_44_reg;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input [0:0]\axi_last_V_reg_311_reg[0] ;
  input ap_rst_n;
  input [0:0]\q0_reg[1] ;
  input [1:0]\q0_reg[1]_0 ;
  input m_axis_video_TREADY;
  input stream_out_422_empty_n;
  input [10:0]icmp_ln1544_fu_189_p2_carry;
  input axi_last_V_fu_201_p2_carry;
  input axi_last_V_fu_201_p2_carry_0;
  input [0:0]\ap_CS_fsm_reg[7]_0 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input \mOutPtr_reg[4] ;
  input \q0_reg[0] ;
  input [23:0]D;

  wire \B_V_data_1_state_reg[0] ;
  wire [23:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_idle;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_stream_out_422_read;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [1:0]ap_sig_allocacmp_i_1;
  wire axi_last_V_fu_201_p2_carry;
  wire axi_last_V_fu_201_p2_carry_0;
  wire axi_last_V_reg_311;
  wire [0:0]\axi_last_V_reg_311_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_n_9;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_12;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_16;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_5;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_7;
  wire \i_1_fu_82[10]_i_2_n_5 ;
  wire \i_1_fu_82[2]_i_1_n_5 ;
  wire \i_1_fu_82[4]_i_1_n_5 ;
  wire \i_1_fu_82[8]_i_1_n_5 ;
  wire [10:0]\i_1_fu_82_reg[10]_0 ;
  wire [10:0]i_2_fu_225_p2;
  wire [10:0]icmp_ln1544_fu_189_p2_carry;
  wire internal_empty_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire [1:0]map_V_1_fu_48_reg;
  wire [1:0]map_V_2_fu_52_reg;
  wire [1:0]map_V_fu_44_reg;
  wire \q0_reg[0] ;
  wire [0:0]\q0_reg[1] ;
  wire [1:0]\q0_reg[1]_0 ;
  wire sof_reg_116;
  wire stream_out_422_empty_n;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .map_V_1_fu_48_reg(map_V_1_fu_48_reg),
        .map_V_2_fu_52_reg(map_V_2_fu_52_reg),
        .map_V_fu_44_reg(map_V_fu_44_reg),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[1] (\q0_reg[1]_0 ),
        .\q0_reg[1]_0 (\q0_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_n_9),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140
       (.D({ap_NS_fsm[6],ap_NS_fsm[4]}),
        .E(E),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state4}),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_fu_201_p2_carry_0(axi_last_V_fu_201_p2_carry),
        .axi_last_V_fu_201_p2_carry_1(axi_last_V_fu_201_p2_carry_0),
        .axi_last_V_reg_311(axi_last_V_reg_311),
        .\axi_last_V_reg_311_reg[0]_0 (\axi_last_V_reg_311_reg[0] ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg_0),
        .icmp_ln1544_fu_189_p2_carry_0(icmp_ln1544_fu_189_p2_carry),
        .\icmp_ln1544_reg_307_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_5),
        .\icmp_ln1544_reg_307_reg[0]_1 (MultiPixStream2AXIvideo_U0_stream_out_422_read),
        .\j_fu_94_reg[10]_0 (Q),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\sof_2_reg_169_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_7),
        .sof_reg_116(sof_reg_116),
        .\sof_reg_116_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_12),
        .stream_out_422_empty_n(stream_out_422_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_16),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_fu_82[0]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [0]),
        .O(i_2_fu_225_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_1_fu_82[10]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [10]),
        .I1(\i_1_fu_82_reg[10]_0 [8]),
        .I2(\i_1_fu_82_reg[10]_0 [7]),
        .I3(\i_1_fu_82[10]_i_2_n_5 ),
        .I4(\i_1_fu_82_reg[10]_0 [6]),
        .I5(\i_1_fu_82_reg[10]_0 [9]),
        .O(i_2_fu_225_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_fu_82[10]_i_2 
       (.I0(\i_1_fu_82_reg[10]_0 [4]),
        .I1(\i_1_fu_82_reg[10]_0 [2]),
        .I2(\i_1_fu_82_reg[10]_0 [0]),
        .I3(\i_1_fu_82_reg[10]_0 [1]),
        .I4(\i_1_fu_82_reg[10]_0 [3]),
        .I5(\i_1_fu_82_reg[10]_0 [5]),
        .O(\i_1_fu_82[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_fu_82[1]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [0]),
        .I1(\i_1_fu_82_reg[10]_0 [1]),
        .O(i_2_fu_225_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_fu_82[2]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [2]),
        .I1(\i_1_fu_82_reg[10]_0 [1]),
        .I2(\i_1_fu_82_reg[10]_0 [0]),
        .O(\i_1_fu_82[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_fu_82[3]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [3]),
        .I1(\i_1_fu_82_reg[10]_0 [1]),
        .I2(\i_1_fu_82_reg[10]_0 [0]),
        .I3(\i_1_fu_82_reg[10]_0 [2]),
        .O(i_2_fu_225_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_fu_82[4]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [4]),
        .I1(\i_1_fu_82_reg[10]_0 [3]),
        .I2(\i_1_fu_82_reg[10]_0 [1]),
        .I3(\i_1_fu_82_reg[10]_0 [0]),
        .I4(\i_1_fu_82_reg[10]_0 [2]),
        .O(\i_1_fu_82[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_fu_82[5]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [5]),
        .I1(\i_1_fu_82_reg[10]_0 [3]),
        .I2(\i_1_fu_82_reg[10]_0 [1]),
        .I3(\i_1_fu_82_reg[10]_0 [0]),
        .I4(\i_1_fu_82_reg[10]_0 [2]),
        .I5(\i_1_fu_82_reg[10]_0 [4]),
        .O(i_2_fu_225_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_fu_82[6]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [6]),
        .I1(\i_1_fu_82[10]_i_2_n_5 ),
        .O(i_2_fu_225_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_1_fu_82[7]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [7]),
        .I1(\i_1_fu_82[10]_i_2_n_5 ),
        .I2(\i_1_fu_82_reg[10]_0 [6]),
        .O(i_2_fu_225_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_1_fu_82[8]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [8]),
        .I1(\i_1_fu_82_reg[10]_0 [7]),
        .I2(\i_1_fu_82[10]_i_2_n_5 ),
        .I3(\i_1_fu_82_reg[10]_0 [6]),
        .O(\i_1_fu_82[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_1_fu_82[9]_i_1 
       (.I0(\i_1_fu_82_reg[10]_0 [9]),
        .I1(\i_1_fu_82_reg[10]_0 [6]),
        .I2(\i_1_fu_82[10]_i_2_n_5 ),
        .I3(\i_1_fu_82_reg[10]_0 [7]),
        .I4(\i_1_fu_82_reg[10]_0 [8]),
        .O(i_2_fu_225_p2[9]));
  FDRE \i_1_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_2_fu_225_p2[0]),
        .Q(\i_1_fu_82_reg[10]_0 [0]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_2_fu_225_p2[10]),
        .Q(\i_1_fu_82_reg[10]_0 [10]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_2_fu_225_p2[1]),
        .Q(\i_1_fu_82_reg[10]_0 [1]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_1_fu_82[2]_i_1_n_5 ),
        .Q(\i_1_fu_82_reg[10]_0 [2]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_2_fu_225_p2[3]),
        .Q(\i_1_fu_82_reg[10]_0 [3]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_1_fu_82[4]_i_1_n_5 ),
        .Q(\i_1_fu_82_reg[10]_0 [4]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_2_fu_225_p2[5]),
        .Q(\i_1_fu_82_reg[10]_0 [5]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_2_fu_225_p2[6]),
        .Q(\i_1_fu_82_reg[10]_0 [6]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_2_fu_225_p2[7]),
        .Q(\i_1_fu_82_reg[10]_0 [7]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_1_fu_82[8]_i_1_n_5 ),
        .Q(\i_1_fu_82_reg[10]_0 [8]),
        .R(ap_NS_fsm[1]));
  FDRE \i_1_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(i_2_fu_225_p2[9]),
        .Q(\i_1_fu_82_reg[10]_0 [9]),
        .R(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_3
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .O(MultiPixStream2AXIvideo_U0_ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (D),
        .B_V_data_1_sel_wr_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_5),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (MultiPixStream2AXIvideo_U0_stream_out_422_read),
        .D({ap_NS_fsm[7],ap_NS_fsm[0]}),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state5,\ap_CS_fsm_reg_n_5_[0] }),
        .SS(SS),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .stream_out_422_empty_n(stream_out_422_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (MultiPixStream2AXIvideo_U0_stream_out_422_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_reg_311(axi_last_V_reg_311),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_38 regslice_both_m_axis_video_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_7),
        .\B_V_data_1_state_reg[1]_0 (MultiPixStream2AXIvideo_U0_stream_out_422_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \sof_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_12),
        .Q(sof_reg_116),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1
   (D,
    ap_sig_allocacmp_i_1,
    \ap_CS_fsm_reg[1] ,
    map_V_2_fu_52_reg,
    map_V_1_fu_48_reg,
    map_V_fu_44_reg,
    SS,
    ap_clk,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
    Q,
    \q0_reg[1] ,
    \q0_reg[0] ,
    \q0_reg[1]_0 );
  output [1:0]D;
  output [1:0]ap_sig_allocacmp_i_1;
  output \ap_CS_fsm_reg[1] ;
  output [1:0]map_V_2_fu_52_reg;
  output [1:0]map_V_1_fu_48_reg;
  output [1:0]map_V_fu_44_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg;
  input [1:0]Q;
  input [1:0]\q0_reg[1] ;
  input \q0_reg[0] ;
  input [0:0]\q0_reg[1]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire [1:0]ap_sig_allocacmp_i_1;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg;
  wire [1:0]i_1_reg_192;
  wire i_fu_400;
  wire \i_fu_40[0]_i_1_n_5 ;
  wire \i_fu_40[1]_i_1_n_5 ;
  wire \i_fu_40_reg_n_5_[0] ;
  wire \i_fu_40_reg_n_5_[1] ;
  wire [1:1]mapComp_address0;
  wire \map_V_1_fu_48[0]_i_1_n_5 ;
  wire \map_V_1_fu_48[1]_i_1_n_5 ;
  wire [1:0]map_V_1_fu_48_reg;
  wire \map_V_2_fu_52[0]_i_1_n_5 ;
  wire \map_V_2_fu_52[1]_i_1_n_5 ;
  wire [1:0]map_V_2_fu_52_reg;
  wire \map_V_fu_44[0]_i_1_n_5 ;
  wire \map_V_fu_44[1]_i_1_n_5 ;
  wire [1:0]map_V_fu_44_reg;
  wire [1:0]q0;
  wire \q0_reg[0] ;
  wire [1:0]\q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_400),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_40 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\i_fu_40_reg_n_5_[1] ),
        .ap_done_cache_reg_1(\i_fu_40_reg_n_5_[0] ),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .i_fu_400(i_fu_400),
        .mapComp_address0(mapComp_address0),
        .\q0_reg[1] (\q0_reg[1] ));
  FDRE \i_1_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_1[0]),
        .Q(i_1_reg_192[0]),
        .R(1'b0));
  FDRE \i_1_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_1[1]),
        .Q(i_1_reg_192[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFADA)) 
    \i_fu_40[0]_i_1 
       (.I0(\i_fu_40_reg_n_5_[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I3(\i_fu_40_reg_n_5_[1] ),
        .O(\i_fu_40[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h3F20)) 
    \i_fu_40[1]_i_1 
       (.I0(\i_fu_40_reg_n_5_[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I3(\i_fu_40_reg_n_5_[1] ),
        .O(\i_fu_40[1]_i_1_n_5 ));
  FDRE \i_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_40[0]_i_1_n_5 ),
        .Q(\i_fu_40_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \i_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_40[1]_i_1_n_5 ),
        .Q(\i_fu_40_reg_n_5_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R mapComp_U
       (.ap_clk(ap_clk),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1[0]),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .mapComp_address0(mapComp_address0),
        .q0(q0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[1]_0 (\q0_reg[1] [0]),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \map_V_1_fu_48[0]_i_1 
       (.I0(q0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(i_1_reg_192[1]),
        .I3(i_1_reg_192[0]),
        .I4(map_V_1_fu_48_reg[0]),
        .O(\map_V_1_fu_48[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \map_V_1_fu_48[1]_i_1 
       (.I0(q0[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(i_1_reg_192[1]),
        .I3(i_1_reg_192[0]),
        .I4(map_V_1_fu_48_reg[1]),
        .O(\map_V_1_fu_48[1]_i_1_n_5 ));
  FDRE \map_V_1_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\map_V_1_fu_48[0]_i_1_n_5 ),
        .Q(map_V_1_fu_48_reg[0]),
        .R(1'b0));
  FDRE \map_V_1_fu_48_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\map_V_1_fu_48[1]_i_1_n_5 ),
        .Q(map_V_1_fu_48_reg[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \map_V_2_fu_52[0]_i_1 
       (.I0(q0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(i_1_reg_192[1]),
        .I3(i_1_reg_192[0]),
        .I4(map_V_2_fu_52_reg[0]),
        .O(\map_V_2_fu_52[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \map_V_2_fu_52[1]_i_1 
       (.I0(q0[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(i_1_reg_192[1]),
        .I3(i_1_reg_192[0]),
        .I4(map_V_2_fu_52_reg[1]),
        .O(\map_V_2_fu_52[1]_i_1_n_5 ));
  FDRE \map_V_2_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\map_V_2_fu_52[0]_i_1_n_5 ),
        .Q(map_V_2_fu_52_reg[0]),
        .R(1'b0));
  FDRE \map_V_2_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\map_V_2_fu_52[1]_i_1_n_5 ),
        .Q(map_V_2_fu_52_reg[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \map_V_fu_44[0]_i_1 
       (.I0(q0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(i_1_reg_192[1]),
        .I3(map_V_fu_44_reg[0]),
        .O(\map_V_fu_44[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \map_V_fu_44[1]_i_1 
       (.I0(q0[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(i_1_reg_192[1]),
        .I3(map_V_fu_44_reg[1]),
        .O(\map_V_fu_44[1]_i_1_n_5 ));
  FDRE \map_V_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\map_V_fu_44[0]_i_1_n_5 ),
        .Q(map_V_fu_44_reg[0]),
        .R(1'b0));
  FDRE \map_V_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\map_V_fu_44[1]_i_1_n_5 ),
        .Q(map_V_fu_44_reg[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R
   (q0,
    \q0_reg[0]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
    \q0_reg[1]_0 ,
    ap_sig_allocacmp_i_1,
    \q0_reg[1]_1 ,
    mapComp_address0,
    ap_clk);
  output [1:0]q0;
  input \q0_reg[0]_0 ;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg;
  input [0:0]\q0_reg[1]_0 ;
  input [0:0]ap_sig_allocacmp_i_1;
  input [0:0]\q0_reg[1]_1 ;
  input [0:0]mapComp_address0;
  input ap_clk;

  wire ap_clk;
  wire [0:0]ap_sig_allocacmp_i_1;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg;
  wire [0:0]mapComp_address0;
  wire [1:0]q0;
  wire \q0[0]_i_1_n_5 ;
  wire \q0[1]_i_1_n_5 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I2(q0[0]),
        .O(\q0[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6096FFFF60960000)) 
    \q0[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(ap_sig_allocacmp_i_1),
        .I2(\q0_reg[1]_1 ),
        .I3(mapComp_address0),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I5(q0[1]),
        .O(\q0[1]_i_1_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[0]_i_1_n_5 ),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[1]_i_1_n_5 ),
        .Q(q0[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3
   (\icmp_ln1544_reg_307_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    \sof_2_reg_169_reg[0]_0 ,
    axi_last_V_reg_311,
    \icmp_ln1544_reg_307_reg[0]_1 ,
    D,
    \sof_reg_116_reg[0] ,
    \j_fu_94_reg[10]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg,
    \ap_CS_fsm_reg[5] ,
    E,
    mOutPtr110_out,
    \axi_last_V_reg_311_reg[0]_0 ,
    SS,
    ap_clk,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
    m_axis_video_TREADY_int_regslice,
    stream_out_422_empty_n,
    Q,
    ap_rst_n,
    sof_reg_116,
    icmp_ln1544_fu_189_p2_carry_0,
    axi_last_V_fu_201_p2_carry_0,
    axi_last_V_fu_201_p2_carry_1,
    \mOutPtr_reg[4] );
  output \icmp_ln1544_reg_307_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1;
  output \sof_2_reg_169_reg[0]_0 ;
  output axi_last_V_reg_311;
  output \icmp_ln1544_reg_307_reg[0]_1 ;
  output [1:0]D;
  output \sof_reg_116_reg[0] ;
  output [1:0]\j_fu_94_reg[10]_0 ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]E;
  output mOutPtr110_out;
  input [0:0]\axi_last_V_reg_311_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg;
  input m_axis_video_TREADY_int_regslice;
  input stream_out_422_empty_n;
  input [2:0]Q;
  input ap_rst_n;
  input sof_reg_116;
  input [10:0]icmp_ln1544_fu_189_p2_carry_0;
  input axi_last_V_fu_201_p2_carry_0;
  input axi_last_V_fu_201_p2_carry_1;
  input \mOutPtr_reg[4] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire axi_last_V_fu_201_p2;
  wire axi_last_V_fu_201_p2_carry_0;
  wire axi_last_V_fu_201_p2_carry_1;
  wire axi_last_V_fu_201_p2_carry_n_6;
  wire axi_last_V_fu_201_p2_carry_n_7;
  wire axi_last_V_fu_201_p2_carry_n_8;
  wire axi_last_V_reg_311;
  wire [0:0]\axi_last_V_reg_311_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg;
  wire icmp_ln1544_fu_189_p2;
  wire [10:0]icmp_ln1544_fu_189_p2_carry_0;
  wire icmp_ln1544_fu_189_p2_carry_n_6;
  wire icmp_ln1544_fu_189_p2_carry_n_7;
  wire icmp_ln1544_fu_189_p2_carry_n_8;
  wire \icmp_ln1544_reg_307_reg[0]_0 ;
  wire \icmp_ln1544_reg_307_reg[0]_1 ;
  wire [10:0]j_2_fu_195_p2;
  wire j_fu_94;
  wire [1:0]\j_fu_94_reg[10]_0 ;
  wire \j_fu_94_reg_n_5_[0] ;
  wire \j_fu_94_reg_n_5_[1] ;
  wire \j_fu_94_reg_n_5_[2] ;
  wire \j_fu_94_reg_n_5_[3] ;
  wire \j_fu_94_reg_n_5_[4] ;
  wire \j_fu_94_reg_n_5_[5] ;
  wire \j_fu_94_reg_n_5_[6] ;
  wire \j_fu_94_reg_n_5_[7] ;
  wire \j_fu_94_reg_n_5_[8] ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire m_axis_video_TREADY_int_regslice;
  wire \sof_2_reg_169_reg[0]_0 ;
  wire sof_reg_116;
  wire \sof_reg_116_reg[0] ;
  wire stream_out_422_empty_n;
  wire [3:0]NLW_axi_last_V_fu_201_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1544_fu_189_p2_carry_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h40000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\icmp_ln1544_reg_307_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(stream_out_422_empty_n),
        .I4(Q[2]),
        .O(\icmp_ln1544_reg_307_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFFFAAAA)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I1(Q[2]),
        .I2(stream_out_422_empty_n),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln1544_reg_307_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  CARRY4 axi_last_V_fu_201_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_201_p2,axi_last_V_fu_201_p2_carry_n_6,axi_last_V_fu_201_p2_carry_n_7,axi_last_V_fu_201_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_201_p2_carry_O_UNCONNECTED[3:0]),
        .S({\axi_last_V_reg_311_reg[0]_0 ,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  FDRE \axi_last_V_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(axi_last_V_reg_311),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_39 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1544_fu_189_p2),
        .D(D),
        .E(j_fu_94),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_6),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[6] (flow_control_loop_pipe_sequential_init_U_n_33),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_fu_201_p2_carry(axi_last_V_fu_201_p2_carry_0),
        .axi_last_V_fu_201_p2_carry_0(axi_last_V_fu_201_p2_carry_1),
        .axi_last_V_reg_311(axi_last_V_reg_311),
        .\axi_last_V_reg_311_reg[0] (flow_control_loop_pipe_sequential_init_U_n_32),
        .\axi_last_V_reg_311_reg[0]_0 (axi_last_V_fu_201_p2),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg),
        .icmp_ln1544_fu_189_p2_carry(icmp_ln1544_fu_189_p2_carry_0),
        .\icmp_ln1544_reg_307_reg[0] (\icmp_ln1544_reg_307_reg[0]_0 ),
        .\icmp_ln1544_reg_307_reg[0]_0 (ap_enable_reg_pp0_iter1),
        .\int_WidthOut_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\j_fu_94_reg[10] ({j_2_fu_195_p2[10:8],flow_control_loop_pipe_sequential_init_U_n_18,j_2_fu_195_p2[6:5],flow_control_loop_pipe_sequential_init_U_n_21,j_2_fu_195_p2[3:2],flow_control_loop_pipe_sequential_init_U_n_24,j_2_fu_195_p2[0]}),
        .\j_fu_94_reg[10]_0 ({\j_fu_94_reg[10]_0 ,\j_fu_94_reg_n_5_[8] ,\j_fu_94_reg_n_5_[7] ,\j_fu_94_reg_n_5_[6] ,\j_fu_94_reg_n_5_[5] ,\j_fu_94_reg_n_5_[4] ,\j_fu_94_reg_n_5_[3] ,\j_fu_94_reg_n_5_[2] ,\j_fu_94_reg_n_5_[1] ,\j_fu_94_reg_n_5_[0] }),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\sof_2_reg_169_reg[0] (\icmp_ln1544_reg_307_reg[0]_1 ),
        .\sof_2_reg_169_reg[0]_0 (\sof_2_reg_169_reg[0]_0 ),
        .sof_reg_116(sof_reg_116),
        .\sof_reg_116_reg[0] (\sof_reg_116_reg[0] ),
        .\sof_reg_116_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_31),
        .stream_out_422_empty_n(stream_out_422_empty_n));
  CARRY4 icmp_ln1544_fu_189_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1544_fu_189_p2,icmp_ln1544_fu_189_p2_carry_n_6,icmp_ln1544_fu_189_p2_carry_n_7,icmp_ln1544_fu_189_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1544_fu_189_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}));
  FDRE \icmp_ln1544_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\icmp_ln1544_reg_307_reg[0]_0 ),
        .R(1'b0));
  FDRE \j_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_2_fu_195_p2[0]),
        .Q(\j_fu_94_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_2_fu_195_p2[10]),
        .Q(\j_fu_94_reg[10]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\j_fu_94_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_2_fu_195_p2[2]),
        .Q(\j_fu_94_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_2_fu_195_p2[3]),
        .Q(\j_fu_94_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\j_fu_94_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_2_fu_195_p2[5]),
        .Q(\j_fu_94_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_2_fu_195_p2[6]),
        .Q(\j_fu_94_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\j_fu_94_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_2_fu_195_p2[8]),
        .Q(\j_fu_94_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \j_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_2_fu_195_p2[9]),
        .Q(\j_fu_94_reg[10]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  LUT6 #(
    .INIT(64'h5555955555555555)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg[4] ),
        .I1(Q[2]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln1544_reg_307_reg[0]_0 ),
        .I5(stream_out_422_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mOutPtr[4]_i_4__1 
       (.I0(Q[2]),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1544_reg_307_reg[0]_0 ),
        .I4(stream_out_422_empty_n),
        .I5(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  FDRE \sof_2_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\sof_2_reg_169_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8000AAAA)) 
    \sof_reg_116[0]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(Q[2]),
        .I2(stream_out_422_empty_n),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln1544_reg_307_reg[0]_0 ),
        .O(ap_done_reg1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S
   (\SRL_SIG_reg[0][0] ,
    v_hcresampler_core_U0_ap_start,
    Block_entry1_proc_U0_ap_continue,
    E,
    \tmp_reg_786_pp0_iter3_reg_reg[0] ,
    \SRL_SIG_reg[1][0] ,
    ap_idle,
    bPassThruHcr1_channel_dout,
    S,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    tmp_reg_786_pp0_iter2_reg,
    ap_block_pp0_stage0_01001,
    tmp_reg_786_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    Q,
    select_ln1632_reg_401,
    ap_start,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ap_rst_n,
    CO,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready,
    ap_done_reg,
    \trunc_ln1597_reg_391_reg[3] ,
    SS);
  output \SRL_SIG_reg[0][0] ;
  output v_hcresampler_core_U0_ap_start;
  output Block_entry1_proc_U0_ap_continue;
  output [0:0]E;
  output \tmp_reg_786_pp0_iter3_reg_reg[0] ;
  output \SRL_SIG_reg[1][0] ;
  output ap_idle;
  output bPassThruHcr1_channel_dout;
  output [1:0]S;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input tmp_reg_786_pp0_iter2_reg;
  input ap_block_pp0_stage0_01001;
  input tmp_reg_786_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter4;
  input [2:0]Q;
  input [0:0]select_ln1632_reg_401;
  input ap_start;
  input int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input ap_rst_n;
  input [0:0]CO;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  input ap_done_reg;
  input [1:0]\trunc_ln1597_reg_391_reg[3] ;
  input [0:0]SS;

  wire Block_entry1_proc_U0_ap_continue;
  wire [0:0]CO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [1:0]S;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire bPassThruHcr1_channel_dout;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire internal_empty_n_i_1__4_n_5;
  wire internal_empty_n_i_2__4_n_5;
  wire internal_full_n_i_1__4_n_5;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire [0:0]select_ln1632_reg_401;
  wire shiftReg_ce;
  wire tmp_reg_786_pp0_iter2_reg;
  wire tmp_reg_786_pp0_iter3_reg;
  wire \tmp_reg_786_pp0_iter3_reg_reg[0] ;
  wire [1:0]\trunc_ln1597_reg_391_reg[3] ;
  wire v_hcresampler_core_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S_shiftReg U_bd_3a92_hsc_0_fifo_w1_d2_S_ram
       (.E(E),
        .Q(Q[1]),
        .S(S),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (Block_entry1_proc_U0_ap_continue),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .bPassThruHcr1_channel_dout(bPassThruHcr1_channel_dout),
        .\pixbuf_y_val_V_21_out_load_reg_838_reg[0] (\mOutPtr_reg_n_5_[1] ),
        .\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 (\mOutPtr_reg_n_5_[0] ),
        .select_ln1632_reg_401(select_ln1632_reg_401),
        .tmp_reg_786_pp0_iter2_reg(tmp_reg_786_pp0_iter2_reg),
        .tmp_reg_786_pp0_iter3_reg(tmp_reg_786_pp0_iter3_reg),
        .\tmp_reg_786_pp0_iter3_reg_reg[0] (\tmp_reg_786_pp0_iter3_reg_reg[0] ),
        .\trunc_ln1597_reg_391_reg[3] (\trunc_ln1597_reg_391_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000051000000)) 
    int_ap_idle_i_1
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(ap_start),
        .I2(int_ap_idle_reg),
        .I3(int_ap_idle_reg_0),
        .I4(Q[0]),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(internal_empty_n_i_2__4_n_5),
        .I3(shiftReg_ce),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_empty_n_i_2__4
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(CO),
        .I2(Q[2]),
        .O(internal_empty_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_5),
        .Q(v_hcresampler_core_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(Block_entry1_proc_U0_ap_continue),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_empty_n_i_2__4_n_5),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_5),
        .Q(Block_entry1_proc_U0_ap_continue),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(CO),
        .I2(Q[2]),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(shiftReg_ce),
        .I2(Q[2]),
        .I3(CO),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hAA08)) 
    \mOutPtr[1]_i_2__0 
       (.I0(Block_entry1_proc_U0_ap_continue),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .O(shiftReg_ce));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S_shiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    E,
    \tmp_reg_786_pp0_iter3_reg_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    bPassThruHcr1_channel_dout,
    S,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \pixbuf_y_val_V_21_out_load_reg_838_reg[0] ,
    \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ,
    tmp_reg_786_pp0_iter2_reg,
    ap_block_pp0_stage0_01001,
    tmp_reg_786_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    Q,
    select_ln1632_reg_401,
    \SRL_SIG_reg[1][0]_1 ,
    ap_start,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready,
    ap_done_reg,
    \trunc_ln1597_reg_391_reg[3] );
  output \SRL_SIG_reg[0][0]_0 ;
  output [0:0]E;
  output \tmp_reg_786_pp0_iter3_reg_reg[0] ;
  output \SRL_SIG_reg[1][0]_0 ;
  output bPassThruHcr1_channel_dout;
  output [1:0]S;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \pixbuf_y_val_V_21_out_load_reg_838_reg[0] ;
  input \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ;
  input tmp_reg_786_pp0_iter2_reg;
  input ap_block_pp0_stage0_01001;
  input tmp_reg_786_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter4;
  input [0:0]Q;
  input [0:0]select_ln1632_reg_401;
  input \SRL_SIG_reg[1][0]_1 ;
  input ap_start;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  input ap_done_reg;
  input [1:0]\trunc_ln1597_reg_391_reg[3] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire \SRL_SIG[1][0]_i_1_n_5 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg_n_5_[1][0] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_start;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire bPassThruHcr1_channel_dout;
  wire \pixbuf_y_val_V_21_out_load_reg_838_reg[0] ;
  wire \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ;
  wire [0:0]select_ln1632_reg_401;
  wire tmp_reg_786_pp0_iter2_reg;
  wire tmp_reg_786_pp0_iter3_reg;
  wire \tmp_reg_786_pp0_iter3_reg_reg[0] ;
  wire [1:0]\trunc_ln1597_reg_391_reg[3] ;

  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(\SRL_SIG_reg_n_5_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1_n_5 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[15][0]_srl16_i_10 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ),
        .I2(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_5_[1][0] ),
        .O(bPassThruHcr1_channel_dout));
  LUT6 #(
    .INIT(64'h0000040044440444)) 
    \SRL_SIG_reg[15][0]_srl16_i_8 
       (.I0(tmp_reg_786_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\SRL_SIG_reg_n_5_[1][0] ),
        .I3(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .I4(\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ),
        .I5(\SRL_SIG_reg[0][0]_0 ),
        .O(\tmp_reg_786_pp0_iter3_reg_reg[0] ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_5 ),
        .Q(\SRL_SIG_reg_n_5_[1][0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004575)) 
    \pixbuf_y_val_V_21_out_load_reg_838[7]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ),
        .I2(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_5_[1][0] ),
        .I4(tmp_reg_786_pp0_iter2_reg),
        .I5(ap_block_pp0_stage0_01001),
        .O(E));
  LUT6 #(
    .INIT(64'h04F7FFFF04F70000)) 
    \select_ln1632_reg_401[2]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][0] ),
        .I1(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .I2(\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(Q),
        .I5(select_ln1632_reg_401),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \trunc_ln1597_reg_391[0]_i_2 
       (.I0(\trunc_ln1597_reg_391_reg[3] [1]),
        .I1(\SRL_SIG_reg_n_5_[1][0] ),
        .I2(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .I3(\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \trunc_ln1597_reg_391[0]_i_3 
       (.I0(\trunc_ln1597_reg_391_reg[3] [0]),
        .I1(\SRL_SIG_reg_n_5_[1][0] ),
        .I2(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .I3(\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S
   (bPassThruHcr2_dout,
    v_hcresampler_core_1_U0_ap_start,
    Block_entry12_proc_U0_ap_continue,
    internal_empty_n_reg_0,
    if_din,
    ap_clk,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_once_reg,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    v_hcresampler_core_1_U0_ap_ready,
    ap_start,
    ap_sync_reg_Block_entry12_proc_U0_ap_ready,
    ap_done_reg,
    MultiPixStream2AXIvideo_U0_ap_idle,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready,
    Q,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    int_ap_idle_i_2_0,
    \mOutPtr_reg[1]_0 ,
    SS);
  output bPassThruHcr2_dout;
  output v_hcresampler_core_1_U0_ap_start;
  output Block_entry12_proc_U0_ap_continue;
  output internal_empty_n_reg_0;
  input [0:0]if_din;
  input ap_clk;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input v_hcresampler_core_1_U0_ap_ready;
  input ap_start;
  input ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  input ap_done_reg;
  input MultiPixStream2AXIvideo_U0_ap_idle;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  input [1:0]Q;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input [0:0]int_ap_idle_i_2_0;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]SS;

  wire Block_entry12_proc_U0_ap_continue;
  wire MultiPixStream2AXIvideo_U0_ap_idle;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire bPassThruHcr2_dout;
  wire [0:0]if_din;
  wire [0:0]int_ap_idle_i_2_0;
  wire int_ap_idle_i_4_n_5;
  wire int_ap_idle_i_5_n_5;
  wire internal_empty_n_i_1_n_5;
  wire internal_empty_n_i_2_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_5;
  wire internal_full_n_i_2__4_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire v_hcresampler_core_1_U0_ap_ready;
  wire v_hcresampler_core_1_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S_shiftReg U_bd_3a92_hsc_0_fifo_w1_d4_S_ram
       (.\SRL_SIG_reg[3][0]_srl4_0 (Block_entry12_proc_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry12_proc_U0_ap_ready(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .bPassThruHcr2_dout(bPassThruHcr2_dout),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hFBFBFFFBFFFBFFFB)) 
    int_ap_idle_i_2
       (.I0(v_hcresampler_core_1_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_idle),
        .I2(int_ap_idle_i_4_n_5),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .I5(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hBBFBFFFF)) 
    int_ap_idle_i_4
       (.I0(int_ap_idle_i_5_n_5),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(int_ap_idle_i_2_0),
        .O(int_ap_idle_i_4_n_5));
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_idle_i_5
       (.I0(v_hcresampler_core_1_U0_ap_start),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .O(int_ap_idle_i_5_n_5));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(v_hcresampler_core_1_U0_ap_ready),
        .I4(internal_empty_n_i_2_n_5),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_5),
        .Q(v_hcresampler_core_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__4_n_5),
        .I1(internal_empty_n_i_2_n_5),
        .I2(mOutPtr[1]),
        .I3(Block_entry12_proc_U0_ap_continue),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_5));
  LUT6 #(
    .INIT(64'h7000707070007000)) 
    internal_full_n_i_2__4
       (.I0(v_hcresampler_core_1_U0_ap_start),
        .I1(v_hcresampler_core_1_U0_ap_ready),
        .I2(Block_entry12_proc_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .I5(ap_start),
        .O(internal_full_n_i_2__4_n_5));
  LUT6 #(
    .INIT(64'h0000880888888888)) 
    internal_full_n_i_3
       (.I0(v_hcresampler_core_1_U0_ap_ready),
        .I1(v_hcresampler_core_1_U0_ap_start),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(Block_entry12_proc_U0_ap_continue),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_5),
        .Q(Block_entry12_proc_U0_ap_continue),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[0]_i_1 
       (.I0(v_hcresampler_core_1_U0_ap_start),
        .I1(Q[1]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(Q[1]),
        .I4(v_hcresampler_core_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(v_hcresampler_core_1_U0_ap_ready),
        .I4(v_hcresampler_core_1_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S_shiftReg
   (bPassThruHcr2_dout,
    if_din,
    ap_clk,
    \SRL_SIG_reg[3][0]_srl4_0 ,
    ap_done_reg,
    ap_sync_reg_Block_entry12_proc_U0_ap_ready,
    ap_start,
    mOutPtr);
  output bPassThruHcr2_dout;
  input [0:0]if_din;
  input ap_clk;
  input \SRL_SIG_reg[3][0]_srl4_0 ;
  input ap_done_reg;
  input ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  input ap_start;
  input [2:0]mOutPtr;

  wire \SRL_SIG_reg[3][0]_srl4_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  wire bPassThruHcr2_dout;
  wire [0:0]if_din;
  wire [2:0]mOutPtr;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\bPassThruHcr2_U/U_bd_3a92_hsc_0_fifo_w1_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\bPassThruHcr2_U/U_bd_3a92_hsc_0_fifo_w1_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din),
        .Q(bPassThruHcr2_dout));
  LUT4 #(
    .INIT(16'h8A88)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\SRL_SIG_reg[3][0]_srl4_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .I3(ap_start),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S
   (stream_in_empty_n,
    stream_in_full_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_hcresampler_core_U0_stream_in_read,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_in_empty_n;
  output stream_in_full_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_hcresampler_core_U0_stream_in_read;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__0_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_U0_stream_in_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_6 U_bd_3a92_hsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(stream_in_empty_n),
        .I3(v_hcresampler_core_U0_stream_in_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_5),
        .Q(stream_in_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(stream_in_full_n),
        .I2(ap_rst_n),
        .I3(v_hcresampler_core_U0_stream_in_read),
        .I4(stream_in_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_5),
        .Q(stream_in_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_0
   (stream_out_422_empty_n,
    stream_out_422_full_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    MultiPixStream2AXIvideo_U0_stream_out_422_read,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E,
    map_V_2_fu_52_reg,
    map_V_1_fu_48_reg,
    map_V_fu_44_reg);
  output stream_out_422_empty_n;
  output stream_out_422_full_n;
  output [23:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input MultiPixStream2AXIvideo_U0_stream_out_422_read;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;
  input [1:0]map_V_2_fu_52_reg;
  input [1:0]map_V_1_fu_48_reg;
  input [1:0]map_V_fu_44_reg;

  wire [23:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_stream_out_422_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [1:0]map_V_1_fu_48_reg;
  wire [1:0]map_V_2_fu_52_reg;
  wire [1:0]map_V_fu_44_reg;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire stream_out_422_empty_n;
  wire stream_out_422_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_5 U_bd_3a92_hsc_0_fifo_w24_d16_S_ram
       (.D(D),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .map_V_1_fu_48_reg(map_V_1_fu_48_reg),
        .map_V_2_fu_52_reg(map_V_2_fu_52_reg),
        .map_V_fu_44_reg(map_V_fu_44_reg),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(stream_out_422_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_stream_out_422_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_5),
        .Q(stream_out_422_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(stream_out_422_full_n),
        .I2(ap_rst_n),
        .I3(MultiPixStream2AXIvideo_U0_stream_out_422_read),
        .I4(stream_out_422_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_5),
        .Q(stream_out_422_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_1
   (stream_scaled_empty_n,
    stream_scaled_full_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_hcresampler_core_1_U0_stream_scaled_read,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_scaled_empty_n;
  output stream_scaled_full_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_hcresampler_core_1_U0_stream_scaled_read;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire v_hcresampler_core_1_U0_stream_scaled_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_4 U_bd_3a92_hsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(stream_scaled_empty_n),
        .I3(v_hcresampler_core_1_U0_stream_scaled_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_5),
        .Q(stream_scaled_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(stream_scaled_full_n),
        .I2(ap_rst_n),
        .I3(v_hcresampler_core_1_U0_stream_scaled_read),
        .I4(stream_scaled_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_5),
        .Q(stream_scaled_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_2
   (stream_upsampled_empty_n,
    stream_upsampled_full_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    hscale_core_polyphase_U0_stream_upsampled_read,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_upsampled_empty_n;
  output stream_upsampled_full_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input hscale_core_polyphase_U0_stream_upsampled_read;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg U_bd_3a92_hsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(stream_upsampled_empty_n),
        .I3(hscale_core_polyphase_U0_stream_upsampled_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_5),
        .Q(stream_upsampled_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(stream_upsampled_full_n),
        .I2(ap_rst_n),
        .I3(hscale_core_polyphase_U0_stream_upsampled_read),
        .I4(stream_upsampled_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_5),
        .Q(stream_upsampled_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_4
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_5
   (D,
    Q,
    shiftReg_ce,
    in,
    ap_clk,
    map_V_2_fu_52_reg,
    map_V_1_fu_48_reg,
    map_V_fu_44_reg);
  output [23:0]D;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;
  input [1:0]map_V_2_fu_52_reg;
  input [1:0]map_V_1_fu_48_reg;
  input [1:0]map_V_fu_44_reg;

  wire [23:0]D;
  wire [4:0]Q;
  wire ap_clk;
  wire [23:0]in;
  wire [1:0]map_V_1_fu_48_reg;
  wire [1:0]map_V_2_fu_52_reg;
  wire [1:0]map_V_fu_44_reg;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [23:0]stream_out_422_dout;

  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(stream_out_422_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(stream_out_422_dout[10]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(stream_out_422_dout[11]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(stream_out_422_dout[12]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(stream_out_422_dout[13]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(stream_out_422_dout[14]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(stream_out_422_dout[15]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(stream_out_422_dout[16]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(stream_out_422_dout[17]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(stream_out_422_dout[18]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(stream_out_422_dout[19]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(stream_out_422_dout[1]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(stream_out_422_dout[20]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(stream_out_422_dout[21]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(stream_out_422_dout[22]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(stream_out_422_dout[23]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(stream_out_422_dout[2]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(stream_out_422_dout[3]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(stream_out_422_dout[4]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(stream_out_422_dout[5]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(stream_out_422_dout[6]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(stream_out_422_dout[7]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(stream_out_422_dout[8]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(stream_out_422_dout[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[0]_i_1 
       (.I0(stream_out_422_dout[16]),
        .I1(map_V_2_fu_52_reg[1]),
        .I2(stream_out_422_dout[8]),
        .I3(map_V_2_fu_52_reg[0]),
        .I4(stream_out_422_dout[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[1]_i_1 
       (.I0(stream_out_422_dout[17]),
        .I1(map_V_2_fu_52_reg[1]),
        .I2(stream_out_422_dout[9]),
        .I3(map_V_2_fu_52_reg[0]),
        .I4(stream_out_422_dout[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[2]_i_1 
       (.I0(stream_out_422_dout[18]),
        .I1(map_V_2_fu_52_reg[1]),
        .I2(stream_out_422_dout[10]),
        .I3(map_V_2_fu_52_reg[0]),
        .I4(stream_out_422_dout[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[3]_i_1 
       (.I0(stream_out_422_dout[19]),
        .I1(map_V_2_fu_52_reg[1]),
        .I2(stream_out_422_dout[11]),
        .I3(map_V_2_fu_52_reg[0]),
        .I4(stream_out_422_dout[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[4]_i_1 
       (.I0(stream_out_422_dout[20]),
        .I1(map_V_2_fu_52_reg[1]),
        .I2(stream_out_422_dout[12]),
        .I3(map_V_2_fu_52_reg[0]),
        .I4(stream_out_422_dout[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[5]_i_1 
       (.I0(stream_out_422_dout[21]),
        .I1(map_V_2_fu_52_reg[1]),
        .I2(stream_out_422_dout[13]),
        .I3(map_V_2_fu_52_reg[0]),
        .I4(stream_out_422_dout[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[6]_i_1 
       (.I0(stream_out_422_dout[22]),
        .I1(map_V_2_fu_52_reg[1]),
        .I2(stream_out_422_dout[14]),
        .I3(map_V_2_fu_52_reg[0]),
        .I4(stream_out_422_dout[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[7]_i_1 
       (.I0(stream_out_422_dout[23]),
        .I1(map_V_2_fu_52_reg[1]),
        .I2(stream_out_422_dout[15]),
        .I3(map_V_2_fu_52_reg[0]),
        .I4(stream_out_422_dout[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[10]_i_1 
       (.I0(stream_out_422_dout[18]),
        .I1(map_V_1_fu_48_reg[1]),
        .I2(stream_out_422_dout[10]),
        .I3(map_V_1_fu_48_reg[0]),
        .I4(stream_out_422_dout[2]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[11]_i_1 
       (.I0(stream_out_422_dout[19]),
        .I1(map_V_1_fu_48_reg[1]),
        .I2(stream_out_422_dout[11]),
        .I3(map_V_1_fu_48_reg[0]),
        .I4(stream_out_422_dout[3]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[12]_i_1 
       (.I0(stream_out_422_dout[20]),
        .I1(map_V_1_fu_48_reg[1]),
        .I2(stream_out_422_dout[12]),
        .I3(map_V_1_fu_48_reg[0]),
        .I4(stream_out_422_dout[4]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[13]_i_1 
       (.I0(stream_out_422_dout[21]),
        .I1(map_V_1_fu_48_reg[1]),
        .I2(stream_out_422_dout[13]),
        .I3(map_V_1_fu_48_reg[0]),
        .I4(stream_out_422_dout[5]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[14]_i_1 
       (.I0(stream_out_422_dout[22]),
        .I1(map_V_1_fu_48_reg[1]),
        .I2(stream_out_422_dout[14]),
        .I3(map_V_1_fu_48_reg[0]),
        .I4(stream_out_422_dout[6]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[15]_i_1 
       (.I0(stream_out_422_dout[23]),
        .I1(map_V_1_fu_48_reg[1]),
        .I2(stream_out_422_dout[15]),
        .I3(map_V_1_fu_48_reg[0]),
        .I4(stream_out_422_dout[7]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[8]_i_1 
       (.I0(stream_out_422_dout[16]),
        .I1(map_V_1_fu_48_reg[1]),
        .I2(stream_out_422_dout[8]),
        .I3(map_V_1_fu_48_reg[0]),
        .I4(stream_out_422_dout[0]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[9]_i_1 
       (.I0(stream_out_422_dout[17]),
        .I1(map_V_1_fu_48_reg[1]),
        .I2(stream_out_422_dout[9]),
        .I3(map_V_1_fu_48_reg[0]),
        .I4(stream_out_422_dout[1]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[16]_i_1 
       (.I0(stream_out_422_dout[16]),
        .I1(map_V_fu_44_reg[1]),
        .I2(stream_out_422_dout[8]),
        .I3(map_V_fu_44_reg[0]),
        .I4(stream_out_422_dout[0]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[17]_i_1 
       (.I0(stream_out_422_dout[17]),
        .I1(map_V_fu_44_reg[1]),
        .I2(stream_out_422_dout[9]),
        .I3(map_V_fu_44_reg[0]),
        .I4(stream_out_422_dout[1]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[18]_i_1 
       (.I0(stream_out_422_dout[18]),
        .I1(map_V_fu_44_reg[1]),
        .I2(stream_out_422_dout[10]),
        .I3(map_V_fu_44_reg[0]),
        .I4(stream_out_422_dout[2]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[19]_i_1 
       (.I0(stream_out_422_dout[19]),
        .I1(map_V_fu_44_reg[1]),
        .I2(stream_out_422_dout[11]),
        .I3(map_V_fu_44_reg[0]),
        .I4(stream_out_422_dout[3]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[20]_i_1 
       (.I0(stream_out_422_dout[20]),
        .I1(map_V_fu_44_reg[1]),
        .I2(stream_out_422_dout[12]),
        .I3(map_V_fu_44_reg[0]),
        .I4(stream_out_422_dout[4]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[21]_i_1 
       (.I0(stream_out_422_dout[21]),
        .I1(map_V_fu_44_reg[1]),
        .I2(stream_out_422_dout[13]),
        .I3(map_V_fu_44_reg[0]),
        .I4(stream_out_422_dout[5]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[22]_i_1 
       (.I0(stream_out_422_dout[22]),
        .I1(map_V_fu_44_reg[1]),
        .I2(stream_out_422_dout[14]),
        .I3(map_V_fu_44_reg[0]),
        .I4(stream_out_422_dout[6]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[23]_i_2 
       (.I0(stream_out_422_dout[23]),
        .I1(map_V_fu_44_reg[1]),
        .I2(stream_out_422_dout[15]),
        .I3(map_V_fu_44_reg[0]),
        .I4(stream_out_422_dout[7]),
        .O(D[23]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_6
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init
   (SR,
    \icmp_ln1636_reg_762_reg[0] ,
    \cmp150_reg_776_reg[0] ,
    E,
    ap_loop_init_int_reg_0,
    cmp150_reg_7760,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg,
    D,
    ap_enable_reg_pp0_iter2_reg,
    \pixbuf_y_val_V_16_load_reg_418_reg[7] ,
    \pixbuf_y_val_V_17_load_reg_423_reg[7] ,
    \pixbuf_y_val_V_18_load_reg_428_reg[7] ,
    \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] ,
    \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 ,
    S,
    ap_loop_init_int_reg_1,
    DI,
    \x_fu_118_reg[14] ,
    \trunc_ln1597_reg_391_reg[9] ,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \int_WidthIn_reg[7] ,
    \int_WidthIn_reg[6] ,
    ap_loop_init_int_reg_4,
    \x_fu_118_reg[14]_0 ,
    ap_sig_allocacmp_x_1,
    \x_fu_118_reg[3] ,
    \x_fu_118_reg[7] ,
    \x_fu_118_reg[11] ,
    \x_fu_118_reg[14]_1 ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg_0,
    \icmp_ln1643_reg_772_reg[0] ,
    SS,
    ap_clk,
    CO,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
    \cmp150_reg_776_reg[0]_0 ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter3_reg,
    icmp_ln1643_reg_772,
    \pixbuf_y_val_V_2_fu_126_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    icmp_ln1636_reg_762_pp0_iter1_reg,
    \ap_CS_fsm_reg[6] ,
    cmp361000_reg_406,
    \ap_CS_fsm_reg[6]_0 ,
    stream_in_empty_n,
    stream_upsampled_full_n,
    tmp_reg_786_pp0_iter1_reg,
    bPassThruHcr1_channel_dout,
    ap_enable_reg_pp0_iter4,
    tmp_reg_786_pp0_iter3_reg,
    \pixbuf_y_val_V_3_fu_130_reg[7] ,
    Q,
    \pixbuf_y_val_V_4_fu_134_reg[7] ,
    \pixbuf_y_val_V_4_fu_134_reg[7]_0 ,
    \pixbuf_y_val_V_5_fu_138_reg[7] ,
    \pixbuf_y_val_V_5_fu_138_reg[7]_0 ,
    \pixbuf_y_val_V_2_fu_126_reg[7] ,
    \pixbuf_y_val_V_1_fu_122_reg[7] ,
    out,
    trunc_ln1597_reg_391,
    \tmp_reg_786_reg[0] ,
    icmp_ln1643_fu_283_p2_carry__0,
    \icmp_ln1643_reg_772_reg[0]_0 ,
    select_ln1632_reg_401);
  output [0:0]SR;
  output \icmp_ln1636_reg_762_reg[0] ;
  output \cmp150_reg_776_reg[0] ;
  output [0:0]E;
  output [0:0]ap_loop_init_int_reg_0;
  output cmp150_reg_7760;
  output [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg;
  output [1:0]D;
  output ap_enable_reg_pp0_iter2_reg;
  output [7:0]\pixbuf_y_val_V_16_load_reg_418_reg[7] ;
  output [7:0]\pixbuf_y_val_V_17_load_reg_423_reg[7] ;
  output [7:0]\pixbuf_y_val_V_18_load_reg_428_reg[7] ;
  output [7:0]\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] ;
  output [7:0]\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 ;
  output [0:0]S;
  output [2:0]ap_loop_init_int_reg_1;
  output [3:0]DI;
  output [3:0]\x_fu_118_reg[14] ;
  output [3:0]\trunc_ln1597_reg_391_reg[9] ;
  output [3:0]ap_loop_init_int_reg_2;
  output [3:0]ap_loop_init_int_reg_3;
  output [3:0]\int_WidthIn_reg[7] ;
  output [3:0]\int_WidthIn_reg[6] ;
  output [3:0]ap_loop_init_int_reg_4;
  output [14:0]\x_fu_118_reg[14]_0 ;
  output [0:0]ap_sig_allocacmp_x_1;
  output [3:0]\x_fu_118_reg[3] ;
  output [3:0]\x_fu_118_reg[7] ;
  output [3:0]\x_fu_118_reg[11] ;
  output [2:0]\x_fu_118_reg[14]_1 ;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg_0;
  output \icmp_ln1643_reg_772_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg;
  input \cmp150_reg_776_reg[0]_0 ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input icmp_ln1643_reg_772;
  input \pixbuf_y_val_V_2_fu_126_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln1636_reg_762_pp0_iter1_reg;
  input [2:0]\ap_CS_fsm_reg[6] ;
  input cmp361000_reg_406;
  input [0:0]\ap_CS_fsm_reg[6]_0 ;
  input stream_in_empty_n;
  input stream_upsampled_full_n;
  input tmp_reg_786_pp0_iter1_reg;
  input bPassThruHcr1_channel_dout;
  input ap_enable_reg_pp0_iter4;
  input tmp_reg_786_pp0_iter3_reg;
  input [7:0]\pixbuf_y_val_V_3_fu_130_reg[7] ;
  input [7:0]Q;
  input [7:0]\pixbuf_y_val_V_4_fu_134_reg[7] ;
  input [7:0]\pixbuf_y_val_V_4_fu_134_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_5_fu_138_reg[7] ;
  input [7:0]\pixbuf_y_val_V_5_fu_138_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_2_fu_126_reg[7] ;
  input [7:0]\pixbuf_y_val_V_1_fu_122_reg[7] ;
  input [7:0]out;
  input [14:0]trunc_ln1597_reg_391;
  input [14:0]\tmp_reg_786_reg[0] ;
  input [15:0]icmp_ln1643_fu_283_p2_carry__0;
  input [0:0]\icmp_ln1643_reg_772_reg[0]_0 ;
  input [0:0]select_ln1632_reg_401;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[6]_i_3_n_5 ;
  wire [2:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [2:0]ap_loop_init_int_reg_1;
  wire [3:0]ap_loop_init_int_reg_2;
  wire [3:0]ap_loop_init_int_reg_3;
  wire [3:0]ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire [0:0]ap_sig_allocacmp_x_1;
  wire [14:1]ap_sig_allocacmp_x_1__0;
  wire bPassThruHcr1_channel_dout;
  wire cmp150_reg_7760;
  wire \cmp150_reg_776[0]_i_2_n_5 ;
  wire \cmp150_reg_776[0]_i_3_n_5 ;
  wire \cmp150_reg_776[0]_i_4_n_5 ;
  wire \cmp150_reg_776[0]_i_6_n_5 ;
  wire \cmp150_reg_776_reg[0] ;
  wire \cmp150_reg_776_reg[0]_0 ;
  wire cmp361000_reg_406;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg;
  wire [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg_0;
  wire icmp_ln1636_reg_762_pp0_iter1_reg;
  wire \icmp_ln1636_reg_762_reg[0] ;
  wire [15:0]icmp_ln1643_fu_283_p2_carry__0;
  wire icmp_ln1643_reg_772;
  wire \icmp_ln1643_reg_772_reg[0] ;
  wire [0:0]\icmp_ln1643_reg_772_reg[0]_0 ;
  wire [3:0]\int_WidthIn_reg[6] ;
  wire [3:0]\int_WidthIn_reg[7] ;
  wire [7:0]out;
  wire [7:0]\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] ;
  wire [7:0]\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_16_load_reg_418_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_17_load_reg_423_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_18_load_reg_428_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_1_fu_122_reg[7] ;
  wire \pixbuf_y_val_V_2_fu_126_reg[0] ;
  wire [7:0]\pixbuf_y_val_V_2_fu_126_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_3_fu_130_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_4_fu_134_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_4_fu_134_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_5_fu_138_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_5_fu_138_reg[7]_0 ;
  wire [0:0]select_ln1632_reg_401;
  wire stream_in_empty_n;
  wire stream_upsampled_full_n;
  wire tmp_reg_786_pp0_iter1_reg;
  wire tmp_reg_786_pp0_iter3_reg;
  wire [14:0]\tmp_reg_786_reg[0] ;
  wire [14:0]trunc_ln1597_reg_391;
  wire [3:0]\trunc_ln1597_reg_391_reg[9] ;
  wire \x_fu_118[12]_i_2_n_5 ;
  wire \x_fu_118[12]_i_3_n_5 ;
  wire \x_fu_118[12]_i_4_n_5 ;
  wire \x_fu_118[12]_i_5_n_5 ;
  wire \x_fu_118[14]_i_4_n_5 ;
  wire \x_fu_118[14]_i_5_n_5 ;
  wire \x_fu_118[4]_i_2_n_5 ;
  wire \x_fu_118[4]_i_3_n_5 ;
  wire \x_fu_118[4]_i_4_n_5 ;
  wire \x_fu_118[4]_i_5_n_5 ;
  wire \x_fu_118[8]_i_2_n_5 ;
  wire \x_fu_118[8]_i_3_n_5 ;
  wire \x_fu_118[8]_i_4_n_5 ;
  wire \x_fu_118[8]_i_5_n_5 ;
  wire [3:0]\x_fu_118_reg[11] ;
  wire \x_fu_118_reg[12]_i_1_n_5 ;
  wire \x_fu_118_reg[12]_i_1_n_6 ;
  wire \x_fu_118_reg[12]_i_1_n_7 ;
  wire \x_fu_118_reg[12]_i_1_n_8 ;
  wire [3:0]\x_fu_118_reg[14] ;
  wire [14:0]\x_fu_118_reg[14]_0 ;
  wire [2:0]\x_fu_118_reg[14]_1 ;
  wire \x_fu_118_reg[14]_i_3_n_8 ;
  wire [3:0]\x_fu_118_reg[3] ;
  wire \x_fu_118_reg[4]_i_1_n_5 ;
  wire \x_fu_118_reg[4]_i_1_n_6 ;
  wire \x_fu_118_reg[4]_i_1_n_7 ;
  wire \x_fu_118_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_118_reg[7] ;
  wire \x_fu_118_reg[8]_i_1_n_5 ;
  wire \x_fu_118_reg[8]_i_1_n_6 ;
  wire \x_fu_118_reg[8]_i_1_n_7 ;
  wire \x_fu_118_reg[8]_i_1_n_8 ;
  wire [3:1]\NLW_x_fu_118_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_fu_118_reg[14]_i_3_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \CRpix_reg_750[0]_i_1 
       (.I0(\tmp_reg_786_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .O(ap_sig_allocacmp_x_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_done_cache),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(\icmp_ln1636_reg_762_reg[0] ),
        .I4(\ap_CS_fsm_reg[6] [2]),
        .I5(\ap_CS_fsm_reg[6] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[0] ),
        .I1(icmp_ln1643_reg_772),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_empty_n),
        .I4(stream_upsampled_full_n),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(\icmp_ln1636_reg_762_reg[0] ));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    \ap_CS_fsm[5]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1636_reg_762_pp0_iter1_reg),
        .I2(tmp_reg_786_pp0_iter1_reg),
        .I3(bPassThruHcr1_channel_dout),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(tmp_reg_786_pp0_iter3_reg),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'hFF404040)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(cmp361000_reg_406),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(\ap_CS_fsm_reg[6] [0]),
        .I3(\ap_CS_fsm_reg[6] [2]),
        .I4(\ap_CS_fsm[6]_i_3_n_5 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(\icmp_ln1636_reg_762_reg[0] ),
        .O(\ap_CS_fsm[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__2
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(\icmp_ln1636_reg_762_reg[0] ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(\icmp_ln1636_reg_762_reg[0] ),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF8000800080)) 
    \cmp150_reg_776[0]_i_1 
       (.I0(\cmp150_reg_776[0]_i_2_n_5 ),
        .I1(\cmp150_reg_776[0]_i_3_n_5 ),
        .I2(\cmp150_reg_776[0]_i_4_n_5 ),
        .I3(\icmp_ln1636_reg_762_reg[0] ),
        .I4(CO),
        .I5(\cmp150_reg_776_reg[0]_0 ),
        .O(\cmp150_reg_776_reg[0] ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp150_reg_776[0]_i_2 
       (.I0(\tmp_reg_786_reg[0] [7]),
        .I1(\tmp_reg_786_reg[0] [8]),
        .I2(\tmp_reg_786_reg[0] [9]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\tmp_reg_786_reg[0] [10]),
        .O(\cmp150_reg_776[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp150_reg_776[0]_i_3 
       (.I0(\tmp_reg_786_reg[0] [13]),
        .I1(\tmp_reg_786_reg[0] [14]),
        .I2(\tmp_reg_786_reg[0] [11]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\tmp_reg_786_reg[0] [12]),
        .O(\cmp150_reg_776[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \cmp150_reg_776[0]_i_4 
       (.I0(\tmp_reg_786_reg[0] [2]),
        .I1(ap_loop_init),
        .I2(\tmp_reg_786_reg[0] [1]),
        .I3(\tmp_reg_786_reg[0] [0]),
        .I4(CO),
        .I5(\cmp150_reg_776[0]_i_6_n_5 ),
        .O(\cmp150_reg_776[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cmp150_reg_776[0]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp150_reg_776[0]_i_6 
       (.I0(\tmp_reg_786_reg[0] [3]),
        .I1(\tmp_reg_786_reg[0] [4]),
        .I2(\tmp_reg_786_reg[0] [5]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\tmp_reg_786_reg[0] [6]),
        .O(\cmp150_reg_776[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_i_1
       (.I0(\icmp_ln1636_reg_762_reg[0] ),
        .I1(CO),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\ap_CS_fsm_reg[6] [1]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_261_p2_carry__0_i_1
       (.I0(ap_sig_allocacmp_x_1__0[12]),
        .I1(trunc_ln1597_reg_391[12]),
        .I2(trunc_ln1597_reg_391[13]),
        .I3(ap_sig_allocacmp_x_1__0[13]),
        .I4(ap_sig_allocacmp_x_1__0[14]),
        .I5(trunc_ln1597_reg_391[14]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry__0_i_2
       (.I0(\tmp_reg_786_reg[0] [12]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry__0_i_3
       (.I0(\tmp_reg_786_reg[0] [13]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry__0_i_4
       (.I0(\tmp_reg_786_reg[0] [14]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[14]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_261_p2_carry_i_1
       (.I0(ap_sig_allocacmp_x_1__0[9]),
        .I1(trunc_ln1597_reg_391[9]),
        .I2(trunc_ln1597_reg_391[10]),
        .I3(ap_sig_allocacmp_x_1__0[10]),
        .I4(ap_sig_allocacmp_x_1__0[11]),
        .I5(trunc_ln1597_reg_391[11]),
        .O(\trunc_ln1597_reg_391_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_10
       (.I0(\tmp_reg_786_reg[0] [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_11
       (.I0(\tmp_reg_786_reg[0] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_12
       (.I0(\tmp_reg_786_reg[0] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_13
       (.I0(\tmp_reg_786_reg[0] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_14
       (.I0(\tmp_reg_786_reg[0] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_15
       (.I0(\tmp_reg_786_reg[0] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_261_p2_carry_i_2
       (.I0(ap_sig_allocacmp_x_1__0[6]),
        .I1(trunc_ln1597_reg_391[6]),
        .I2(trunc_ln1597_reg_391[7]),
        .I3(ap_sig_allocacmp_x_1__0[7]),
        .I4(ap_sig_allocacmp_x_1__0[8]),
        .I5(trunc_ln1597_reg_391[8]),
        .O(\trunc_ln1597_reg_391_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_261_p2_carry_i_3
       (.I0(ap_sig_allocacmp_x_1__0[3]),
        .I1(trunc_ln1597_reg_391[3]),
        .I2(trunc_ln1597_reg_391[4]),
        .I3(ap_sig_allocacmp_x_1__0[4]),
        .I4(ap_sig_allocacmp_x_1__0[5]),
        .I5(trunc_ln1597_reg_391[5]),
        .O(\trunc_ln1597_reg_391_reg[9] [1]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln1636_fu_261_p2_carry_i_4
       (.I0(\x_fu_118_reg[14]_0 [0]),
        .I1(trunc_ln1597_reg_391[0]),
        .I2(trunc_ln1597_reg_391[1]),
        .I3(ap_sig_allocacmp_x_1__0[1]),
        .I4(ap_sig_allocacmp_x_1__0[2]),
        .I5(trunc_ln1597_reg_391[2]),
        .O(\trunc_ln1597_reg_391_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_5
       (.I0(\tmp_reg_786_reg[0] [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_6
       (.I0(\tmp_reg_786_reg[0] [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_7
       (.I0(\tmp_reg_786_reg[0] [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_8
       (.I0(\tmp_reg_786_reg[0] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_261_p2_carry_i_9
       (.I0(\tmp_reg_786_reg[0] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1__0[7]));
  LUT5 #(
    .INIT(32'hFFFFD500)) 
    icmp_ln1643_fu_283_p2_carry__0_i_1
       (.I0(\tmp_reg_786_reg[0] [14]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1643_fu_283_p2_carry__0[14]),
        .I4(icmp_ln1643_fu_283_p2_carry__0[15]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_283_p2_carry__0_i_2
       (.I0(icmp_ln1643_fu_283_p2_carry__0[13]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [13]),
        .I4(icmp_ln1643_fu_283_p2_carry__0[12]),
        .I5(\tmp_reg_786_reg[0] [12]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_283_p2_carry__0_i_3
       (.I0(icmp_ln1643_fu_283_p2_carry__0[11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [11]),
        .I4(icmp_ln1643_fu_283_p2_carry__0[10]),
        .I5(\tmp_reg_786_reg[0] [10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_283_p2_carry__0_i_4
       (.I0(icmp_ln1643_fu_283_p2_carry__0[9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [9]),
        .I4(icmp_ln1643_fu_283_p2_carry__0[8]),
        .I5(\tmp_reg_786_reg[0] [8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln1643_fu_283_p2_carry__0_i_5
       (.I0(\tmp_reg_786_reg[0] [14]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1643_fu_283_p2_carry__0[14]),
        .I4(icmp_ln1643_fu_283_p2_carry__0[15]),
        .O(\x_fu_118_reg[14] [3]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln1643_fu_283_p2_carry__0_i_6
       (.I0(icmp_ln1643_fu_283_p2_carry__0[12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [12]),
        .I4(\tmp_reg_786_reg[0] [13]),
        .I5(icmp_ln1643_fu_283_p2_carry__0[13]),
        .O(\x_fu_118_reg[14] [2]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln1643_fu_283_p2_carry__0_i_7
       (.I0(icmp_ln1643_fu_283_p2_carry__0[10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [10]),
        .I4(\tmp_reg_786_reg[0] [11]),
        .I5(icmp_ln1643_fu_283_p2_carry__0[11]),
        .O(\x_fu_118_reg[14] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln1643_fu_283_p2_carry__0_i_8
       (.I0(icmp_ln1643_fu_283_p2_carry__0[8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [8]),
        .I4(\tmp_reg_786_reg[0] [9]),
        .I5(icmp_ln1643_fu_283_p2_carry__0[9]),
        .O(\x_fu_118_reg[14] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_283_p2_carry_i_1
       (.I0(icmp_ln1643_fu_283_p2_carry__0[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [7]),
        .I4(icmp_ln1643_fu_283_p2_carry__0[6]),
        .I5(\tmp_reg_786_reg[0] [6]),
        .O(\int_WidthIn_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_283_p2_carry_i_2
       (.I0(icmp_ln1643_fu_283_p2_carry__0[5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [5]),
        .I4(icmp_ln1643_fu_283_p2_carry__0[4]),
        .I5(\tmp_reg_786_reg[0] [4]),
        .O(\int_WidthIn_reg[7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_283_p2_carry_i_3
       (.I0(icmp_ln1643_fu_283_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [3]),
        .I4(icmp_ln1643_fu_283_p2_carry__0[2]),
        .I5(\tmp_reg_786_reg[0] [2]),
        .O(\int_WidthIn_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln1643_fu_283_p2_carry_i_4
       (.I0(\tmp_reg_786_reg[0] [0]),
        .I1(icmp_ln1643_fu_283_p2_carry__0[0]),
        .I2(\tmp_reg_786_reg[0] [1]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln1643_fu_283_p2_carry__0[1]),
        .O(\int_WidthIn_reg[7] [0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln1643_fu_283_p2_carry_i_5
       (.I0(icmp_ln1643_fu_283_p2_carry__0[6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [6]),
        .I4(\tmp_reg_786_reg[0] [7]),
        .I5(icmp_ln1643_fu_283_p2_carry__0[7]),
        .O(\int_WidthIn_reg[6] [3]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln1643_fu_283_p2_carry_i_6
       (.I0(icmp_ln1643_fu_283_p2_carry__0[4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [4]),
        .I4(\tmp_reg_786_reg[0] [5]),
        .I5(icmp_ln1643_fu_283_p2_carry__0[5]),
        .O(\int_WidthIn_reg[6] [2]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln1643_fu_283_p2_carry_i_7
       (.I0(icmp_ln1643_fu_283_p2_carry__0[2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\tmp_reg_786_reg[0] [2]),
        .I4(\tmp_reg_786_reg[0] [3]),
        .I5(icmp_ln1643_fu_283_p2_carry__0[3]),
        .O(\int_WidthIn_reg[6] [1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1643_fu_283_p2_carry_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [1]),
        .I3(icmp_ln1643_fu_283_p2_carry__0[1]),
        .I4(\tmp_reg_786_reg[0] [0]),
        .I5(icmp_ln1643_fu_283_p2_carry__0[0]),
        .O(\int_WidthIn_reg[6] [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln1643_reg_772[0]_i_1 
       (.I0(\icmp_ln1643_reg_772_reg[0]_0 ),
        .I1(\icmp_ln1636_reg_762_reg[0] ),
        .I2(CO),
        .I3(icmp_ln1643_reg_772),
        .O(\icmp_ln1643_reg_772_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__0_i_1
       (.I0(\tmp_reg_786_reg[0] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[7] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__0_i_2
       (.I0(\tmp_reg_786_reg[0] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[7] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__0_i_3
       (.I0(\tmp_reg_786_reg[0] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[7] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__0_i_4
       (.I0(\tmp_reg_786_reg[0] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[7] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [7]),
        .O(ap_loop_init_int_reg_3[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__0_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [6]),
        .O(ap_loop_init_int_reg_3[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__0_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [5]),
        .O(ap_loop_init_int_reg_3[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__0_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [4]),
        .O(ap_loop_init_int_reg_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__1_i_1
       (.I0(\tmp_reg_786_reg[0] [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[11] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__1_i_2
       (.I0(\tmp_reg_786_reg[0] [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__1_i_3
       (.I0(\tmp_reg_786_reg[0] [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[11] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__1_i_4
       (.I0(\tmp_reg_786_reg[0] [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[11] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__1_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [11]),
        .O(ap_loop_init_int_reg_2[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__1_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [10]),
        .O(ap_loop_init_int_reg_2[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__1_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [9]),
        .O(ap_loop_init_int_reg_2[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__1_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [8]),
        .O(ap_loop_init_int_reg_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__2_i_1
       (.I0(\tmp_reg_786_reg[0] [14]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[14]_1 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__2_i_2
       (.I0(\tmp_reg_786_reg[0] [13]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[14]_1 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry__2_i_3
       (.I0(\tmp_reg_786_reg[0] [12]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[14]_1 [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__2_i_4
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [14]),
        .O(ap_loop_init_int_reg_1[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__2_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [13]),
        .O(ap_loop_init_int_reg_1[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry__2_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [12]),
        .O(ap_loop_init_int_reg_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry_i_1
       (.I0(\tmp_reg_786_reg[0] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[3] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry_i_2
       (.I0(\tmp_reg_786_reg[0] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[3] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry_i_3
       (.I0(\tmp_reg_786_reg[0] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118_reg[3] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_273_p2_carry_i_4
       (.I0(\tmp_reg_786_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .O(\x_fu_118_reg[3] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [3]),
        .O(ap_loop_init_int_reg_4[3]));
  LUT4 #(
    .INIT(16'h708F)) 
    out_x_fu_273_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [2]),
        .I3(select_ln1632_reg_401),
        .O(ap_loop_init_int_reg_4[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_273_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\tmp_reg_786_reg[0] [1]),
        .O(ap_loop_init_int_reg_4[1]));
  LUT4 #(
    .INIT(16'h2AD5)) 
    out_x_fu_273_p2_carry_i_8
       (.I0(\tmp_reg_786_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(select_ln1632_reg_401),
        .O(ap_loop_init_int_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_122[0]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_122_reg[7] [0]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_122[1]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_122_reg[7] [1]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_122[2]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_122_reg[7] [2]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_122[3]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_122_reg[7] [3]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_122[4]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_122_reg[7] [4]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_122[5]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_122_reg[7] [5]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_122[6]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_122_reg[7] [6]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h08080F08)) 
    \pixbuf_y_val_V_1_fu_122[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(\icmp_ln1636_reg_762_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln1636_reg_762_pp0_iter1_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_1_fu_122[7]_i_2 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_1_fu_122_reg[7] [7]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_126[0]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(out[0]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_126[1]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(out[1]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_126[2]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(out[2]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_126[3]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(out[3]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_126[4]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(out[4]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_126[5]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(out[5]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_126[6]_i_1 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(out[6]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h0000000088F88888)) 
    \pixbuf_y_val_V_2_fu_126[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(icmp_ln1643_reg_772),
        .I3(\pixbuf_y_val_V_2_fu_126_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln1636_reg_762_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_2_fu_126[7]_i_2 
       (.I0(\pixbuf_y_val_V_2_fu_126_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(out[7]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_130[0]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_130_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(Q[0]),
        .O(\pixbuf_y_val_V_16_load_reg_418_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_130[1]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_130_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(Q[1]),
        .O(\pixbuf_y_val_V_16_load_reg_418_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_130[2]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_130_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(Q[2]),
        .O(\pixbuf_y_val_V_16_load_reg_418_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_130[3]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_130_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(Q[3]),
        .O(\pixbuf_y_val_V_16_load_reg_418_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_130[4]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_130_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(Q[4]),
        .O(\pixbuf_y_val_V_16_load_reg_418_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_130[5]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_130_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(Q[5]),
        .O(\pixbuf_y_val_V_16_load_reg_418_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_130[6]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_130_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(Q[6]),
        .O(\pixbuf_y_val_V_16_load_reg_418_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_3_fu_130[7]_i_1 
       (.I0(\pixbuf_y_val_V_3_fu_130_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(Q[7]),
        .O(\pixbuf_y_val_V_16_load_reg_418_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_134[0]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_134_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_134_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_17_load_reg_423_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_134[1]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_134_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_134_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_17_load_reg_423_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_134[2]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_134_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_134_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_17_load_reg_423_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_134[3]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_134_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_134_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_17_load_reg_423_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_134[4]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_134_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_134_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_17_load_reg_423_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_134[5]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_134_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_134_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_17_load_reg_423_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_134[6]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_134_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_134_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_17_load_reg_423_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_4_fu_134[7]_i_1 
       (.I0(\pixbuf_y_val_V_4_fu_134_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_4_fu_134_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_17_load_reg_423_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_138[0]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_138_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_138_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_18_load_reg_428_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_138[1]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_138_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_138_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_18_load_reg_428_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_138[2]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_138_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_138_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_18_load_reg_428_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_138[3]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_138_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_138_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_18_load_reg_428_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_138[4]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_138_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_138_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_18_load_reg_428_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_138[5]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_138_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_138_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_18_load_reg_428_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_138[6]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_138_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_138_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_18_load_reg_428_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_138[7]_i_1 
       (.I0(\pixbuf_y_val_V_5_fu_138_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I3(\pixbuf_y_val_V_5_fu_138_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_18_load_reg_428_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_reg_786[0]_i_1 
       (.I0(\icmp_ln1636_reg_762_reg[0] ),
        .I1(CO),
        .O(cmp150_reg_7760));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_118[0]_i_1 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_786_reg[0] [0]),
        .O(\x_fu_118_reg[14]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[12]_i_2 
       (.I0(\tmp_reg_786_reg[0] [12]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[12]_i_3 
       (.I0(\tmp_reg_786_reg[0] [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[12]_i_4 
       (.I0(\tmp_reg_786_reg[0] [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[12]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[12]_i_5 
       (.I0(\tmp_reg_786_reg[0] [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[12]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_118[14]_i_1 
       (.I0(CO),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln1636_reg_762_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_118[14]_i_2 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I1(CO),
        .I2(\icmp_ln1636_reg_762_reg[0] ),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[14]_i_4 
       (.I0(\tmp_reg_786_reg[0] [14]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[14]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[14]_i_5 
       (.I0(\tmp_reg_786_reg[0] [13]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[14]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[4]_i_2 
       (.I0(\tmp_reg_786_reg[0] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[4]_i_3 
       (.I0(\tmp_reg_786_reg[0] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[4]_i_4 
       (.I0(\tmp_reg_786_reg[0] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[4]_i_5 
       (.I0(\tmp_reg_786_reg[0] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_2 
       (.I0(\tmp_reg_786_reg[0] [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_3 
       (.I0(\tmp_reg_786_reg[0] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_4 
       (.I0(\tmp_reg_786_reg[0] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_5 
       (.I0(\tmp_reg_786_reg[0] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_118[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_118_reg[12]_i_1 
       (.CI(\x_fu_118_reg[8]_i_1_n_5 ),
        .CO({\x_fu_118_reg[12]_i_1_n_5 ,\x_fu_118_reg[12]_i_1_n_6 ,\x_fu_118_reg[12]_i_1_n_7 ,\x_fu_118_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_118_reg[14]_0 [12:9]),
        .S({\x_fu_118[12]_i_2_n_5 ,\x_fu_118[12]_i_3_n_5 ,\x_fu_118[12]_i_4_n_5 ,\x_fu_118[12]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_118_reg[14]_i_3 
       (.CI(\x_fu_118_reg[12]_i_1_n_5 ),
        .CO({\NLW_x_fu_118_reg[14]_i_3_CO_UNCONNECTED [3:1],\x_fu_118_reg[14]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_118_reg[14]_i_3_O_UNCONNECTED [3:2],\x_fu_118_reg[14]_0 [14:13]}),
        .S({1'b0,1'b0,\x_fu_118[14]_i_4_n_5 ,\x_fu_118[14]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_118_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_118_reg[4]_i_1_n_5 ,\x_fu_118_reg[4]_i_1_n_6 ,\x_fu_118_reg[4]_i_1_n_7 ,\x_fu_118_reg[4]_i_1_n_8 }),
        .CYINIT(ap_sig_allocacmp_x_1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_118_reg[14]_0 [4:1]),
        .S({\x_fu_118[4]_i_2_n_5 ,\x_fu_118[4]_i_3_n_5 ,\x_fu_118[4]_i_4_n_5 ,\x_fu_118[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_118_reg[8]_i_1 
       (.CI(\x_fu_118_reg[4]_i_1_n_5 ),
        .CO({\x_fu_118_reg[8]_i_1_n_5 ,\x_fu_118_reg[8]_i_1_n_6 ,\x_fu_118_reg[8]_i_1_n_7 ,\x_fu_118_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_118_reg[14]_0 [8:5]),
        .S({\x_fu_118[8]_i_2_n_5 ,\x_fu_118[8]_i_3_n_5 ,\x_fu_118[8]_i_4_n_5 ,\x_fu_118[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_12
   (ap_loop_init_int_reg_0,
    \ReadEn_fu_172_reg[0] ,
    ReadEn_fu_1724_out,
    E,
    SR,
    D,
    \x_fu_164_reg[10] ,
    ap_loop_init_int_reg_1,
    \x_fu_164_reg[10]_0 ,
    \x_fu_164_reg[9] ,
    tmp_17_fu_293_p4,
    S,
    \icmp_ln715_reg_937_reg[0] ,
    SS,
    ap_clk,
    ReadEn_fu_172_reg,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter3,
    icmp_ln715_reg_937_pp0_iter2_reg,
    p_1_in,
    CO,
    ap_done_cache_reg_0,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter20_reg,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    \xbySamples_reg_941_reg[10] ,
    icmp_ln653_fu_281_p2_carry,
    icmp_ln653_fu_281_p2_carry_0,
    icmp_ln715_reg_937);
  output ap_loop_init_int_reg_0;
  output \ReadEn_fu_172_reg[0] ;
  output ReadEn_fu_1724_out;
  output [0:0]E;
  output [0:0]SR;
  output [1:0]D;
  output [10:0]\x_fu_164_reg[10] ;
  output ap_loop_init_int_reg_1;
  output [5:0]\x_fu_164_reg[10]_0 ;
  output [10:0]\x_fu_164_reg[9] ;
  output [2:0]tmp_17_fu_293_p4;
  output [0:0]S;
  output \icmp_ln715_reg_937_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input ReadEn_fu_172_reg;
  input \ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln715_reg_937_pp0_iter2_reg;
  input p_1_in;
  input [0:0]CO;
  input ap_done_cache_reg_0;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter20_reg;
  input [1:0]Q;
  input \ap_CS_fsm_reg[2]_0 ;
  input [10:0]\xbySamples_reg_941_reg[10] ;
  input [1:0]icmp_ln653_fu_281_p2_carry;
  input icmp_ln653_fu_281_p2_carry_0;
  input icmp_ln715_reg_937;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ReadEn_fu_1724_out;
  wire ReadEn_fu_172_reg;
  wire \ReadEn_fu_172_reg[0] ;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter20_reg;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire [1:0]icmp_ln653_fu_281_p2_carry;
  wire icmp_ln653_fu_281_p2_carry_0;
  wire icmp_ln653_fu_281_p2_carry_i_16_n_5;
  wire icmp_ln715_reg_937;
  wire icmp_ln715_reg_937_pp0_iter2_reg;
  wire \icmp_ln715_reg_937_reg[0] ;
  wire p_1_in;
  wire [2:0]tmp_17_fu_293_p4;
  wire \x_fu_164[10]_i_4_n_5 ;
  wire \x_fu_164[6]_i_2_n_5 ;
  wire \x_fu_164[8]_i_2_n_5 ;
  wire \x_fu_164[9]_i_2_n_5 ;
  wire [10:0]\x_fu_164_reg[10] ;
  wire [5:0]\x_fu_164_reg[10]_0 ;
  wire [10:0]\x_fu_164_reg[9] ;
  wire \xbySamples_reg_941[10]_i_3_n_5 ;
  wire \xbySamples_reg_941[10]_i_4_n_5 ;
  wire [10:0]\xbySamples_reg_941_reg[10] ;

  LUT6 #(
    .INIT(64'hEEEEEFEEEEEEEAEE)) 
    \ReadEn_fu_172[0]_i_1 
       (.I0(ReadEn_fu_1724_out),
        .I1(ReadEn_fu_172_reg),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln715_reg_937_pp0_iter2_reg),
        .I5(p_1_in),
        .O(\ReadEn_fu_172_reg[0] ));
  LUT6 #(
    .INIT(64'hAEAEAAAAFFAEAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ap_done_cache),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter20_reg),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter20_reg),
        .I2(ap_done_cache),
        .I3(ap_done_cache_reg_0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__4
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_exit_ready_pp0_iter20_reg),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hF5F5FF75)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter20_reg),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln653_fu_281_p2_carry_i_16
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\xbySamples_reg_941_reg[10] [1]),
        .O(icmp_ln653_fu_281_p2_carry_i_16_n_5));
  LUT6 #(
    .INIT(64'h0810402080010402)) 
    icmp_ln653_fu_281_p2_carry_i_4
       (.I0(icmp_ln653_fu_281_p2_carry_i_16_n_5),
        .I1(\x_fu_164_reg[9] [0]),
        .I2(tmp_17_fu_293_p4[0]),
        .I3(icmp_ln653_fu_281_p2_carry[0]),
        .I4(icmp_ln653_fu_281_p2_carry[1]),
        .I5(icmp_ln653_fu_281_p2_carry_0),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFD01)) 
    \icmp_ln715_reg_937[0]_i_1 
       (.I0(\xbySamples_reg_941[10]_i_3_n_5 ),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(CO),
        .I3(icmp_ln715_reg_937),
        .O(\icmp_ln715_reg_937_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \xReadPos_fu_168[0]_i_1 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[2] ),
        .O(ReadEn_fu_1724_out));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [10]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_164_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [2]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(tmp_17_fu_293_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [3]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_164_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [4]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_164_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [5]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(tmp_17_fu_293_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [6]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(tmp_17_fu_293_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [7]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_164_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [8]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_164_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [9]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_164_reg[10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_164[0]_i_1 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\xbySamples_reg_941_reg[10] [0]),
        .O(\x_fu_164_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \x_fu_164[10]_i_1 
       (.I0(ap_done_cache_reg_0),
        .I1(CO),
        .I2(ReadEn_fu_1724_out),
        .O(SR));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_164[10]_i_3 
       (.I0(\xbySamples_reg_941_reg[10] [9]),
        .I1(\x_fu_164[10]_i_4_n_5 ),
        .I2(\xbySamples_reg_941_reg[10] [8]),
        .I3(ap_loop_init_int_reg_0),
        .I4(\xbySamples_reg_941_reg[10] [10]),
        .O(\x_fu_164_reg[9] [10]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \x_fu_164[10]_i_4 
       (.I0(\xbySamples_reg_941_reg[10] [6]),
        .I1(\x_fu_164[8]_i_2_n_5 ),
        .I2(\xbySamples_reg_941_reg[10] [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_done_cache_reg_0),
        .I5(\xbySamples_reg_941_reg[10] [7]),
        .O(\x_fu_164[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \x_fu_164[1]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\xbySamples_reg_941_reg[10] [1]),
        .O(\x_fu_164_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_164[2]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [1]),
        .I1(\xbySamples_reg_941_reg[10] [0]),
        .I2(ap_loop_init_int_reg_0),
        .I3(\xbySamples_reg_941_reg[10] [2]),
        .O(\x_fu_164_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_164[3]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [2]),
        .I1(\xbySamples_reg_941_reg[10] [0]),
        .I2(\xbySamples_reg_941_reg[10] [1]),
        .I3(ap_loop_init_int_reg_0),
        .I4(\xbySamples_reg_941_reg[10] [3]),
        .O(\x_fu_164_reg[9] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \x_fu_164[4]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [3]),
        .I1(\xbySamples_reg_941_reg[10] [1]),
        .I2(\xbySamples_reg_941_reg[10] [0]),
        .I3(\xbySamples_reg_941_reg[10] [2]),
        .I4(ap_loop_init_int_reg_1),
        .I5(\xbySamples_reg_941_reg[10] [4]),
        .O(\x_fu_164_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_164[5]_i_1 
       (.I0(\x_fu_164[6]_i_2_n_5 ),
        .I1(\xbySamples_reg_941_reg[10] [4]),
        .I2(ap_loop_init_int_reg_0),
        .I3(\xbySamples_reg_941_reg[10] [5]),
        .O(\x_fu_164_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00F70008)) 
    \x_fu_164[6]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [5]),
        .I1(\xbySamples_reg_941_reg[10] [4]),
        .I2(\x_fu_164[6]_i_2_n_5 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\xbySamples_reg_941_reg[10] [6]),
        .O(\x_fu_164_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \x_fu_164[6]_i_2 
       (.I0(\xbySamples_reg_941_reg[10] [2]),
        .I1(\xbySamples_reg_941_reg[10] [0]),
        .I2(\xbySamples_reg_941_reg[10] [1]),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_done_cache_reg_0),
        .I5(\xbySamples_reg_941_reg[10] [3]),
        .O(\x_fu_164[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_164[7]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [6]),
        .I1(\x_fu_164[8]_i_2_n_5 ),
        .I2(\xbySamples_reg_941_reg[10] [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(\xbySamples_reg_941_reg[10] [7]),
        .O(\x_fu_164_reg[9] [7]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \x_fu_164[8]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [7]),
        .I1(\xbySamples_reg_941_reg[10] [5]),
        .I2(\x_fu_164[8]_i_2_n_5 ),
        .I3(\xbySamples_reg_941_reg[10] [6]),
        .I4(ap_loop_init_int_reg_1),
        .I5(\xbySamples_reg_941_reg[10] [8]),
        .O(\x_fu_164_reg[9] [8]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \x_fu_164[8]_i_2 
       (.I0(\xbySamples_reg_941_reg[10] [4]),
        .I1(\xbySamples_reg_941_reg[10] [3]),
        .I2(ap_loop_init_int_reg_1),
        .I3(\xbySamples_reg_941_reg[10] [1]),
        .I4(\xbySamples_reg_941_reg[10] [0]),
        .I5(\xbySamples_reg_941_reg[10] [2]),
        .O(\x_fu_164[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_164[8]_i_3 
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .O(ap_loop_init_int_reg_1));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_164[9]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [8]),
        .I1(\x_fu_164[9]_i_2_n_5 ),
        .I2(\xbySamples_reg_941_reg[10] [7]),
        .I3(ap_loop_init_int_reg_0),
        .I4(\xbySamples_reg_941_reg[10] [9]),
        .O(\x_fu_164_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFF7F7F7FFFFFFFF)) 
    \x_fu_164[9]_i_2 
       (.I0(\xbySamples_reg_941_reg[10] [5]),
        .I1(\xbySamples_reg_941_reg[10] [4]),
        .I2(\x_fu_164[6]_i_2_n_5 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_done_cache_reg_0),
        .I5(\xbySamples_reg_941_reg[10] [6]),
        .O(\x_fu_164[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \xbySamples_reg_941[0]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(\x_fu_164_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \xbySamples_reg_941[10]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\xbySamples_reg_941[10]_i_3_n_5 ),
        .O(E));
  LUT6 #(
    .INIT(64'h22222222EEEEEEED)) 
    \xbySamples_reg_941[10]_i_2 
       (.I0(\xbySamples_reg_941_reg[10] [10]),
        .I1(ap_loop_init_int_reg_1),
        .I2(\xbySamples_reg_941_reg[10] [7]),
        .I3(\xbySamples_reg_941_reg[10] [8]),
        .I4(\xbySamples_reg_941_reg[10] [9]),
        .I5(\xbySamples_reg_941[10]_i_4_n_5 ),
        .O(\x_fu_164_reg[10] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \xbySamples_reg_941[10]_i_3 
       (.I0(\xbySamples_reg_941_reg[10] [10]),
        .I1(ap_loop_init_int_reg_1),
        .I2(\xbySamples_reg_941_reg[10] [7]),
        .I3(\xbySamples_reg_941_reg[10] [8]),
        .I4(\xbySamples_reg_941_reg[10] [9]),
        .I5(\xbySamples_reg_941[10]_i_4_n_5 ),
        .O(\xbySamples_reg_941[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \xbySamples_reg_941[10]_i_4 
       (.I0(\xbySamples_reg_941_reg[10] [5]),
        .I1(\xbySamples_reg_941_reg[10] [2]),
        .I2(\xbySamples_reg_941_reg[10] [3]),
        .I3(\xbySamples_reg_941_reg[10] [4]),
        .I4(ap_loop_init_int_reg_1),
        .I5(\xbySamples_reg_941_reg[10] [6]),
        .O(\xbySamples_reg_941[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \xbySamples_reg_941[1]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(\x_fu_164_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \xbySamples_reg_941[2]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(\xbySamples_reg_941_reg[10] [2]),
        .O(\x_fu_164_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEAD5)) 
    \xbySamples_reg_941[3]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [2]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\xbySamples_reg_941_reg[10] [3]),
        .O(\x_fu_164_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hEAEAEAD5)) 
    \xbySamples_reg_941[4]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [4]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\xbySamples_reg_941_reg[10] [3]),
        .I4(\xbySamples_reg_941_reg[10] [2]),
        .O(\x_fu_164_reg[10] [4]));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAD5)) 
    \xbySamples_reg_941[5]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [5]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\xbySamples_reg_941_reg[10] [2]),
        .I4(\xbySamples_reg_941_reg[10] [3]),
        .I5(\xbySamples_reg_941_reg[10] [4]),
        .O(\x_fu_164_reg[10] [5]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEED)) 
    \xbySamples_reg_941[6]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [6]),
        .I1(ap_loop_init_int_reg_1),
        .I2(\xbySamples_reg_941_reg[10] [4]),
        .I3(\xbySamples_reg_941_reg[10] [3]),
        .I4(\xbySamples_reg_941_reg[10] [2]),
        .I5(\xbySamples_reg_941_reg[10] [5]),
        .O(\x_fu_164_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h2AD5)) 
    \xbySamples_reg_941[7]_i_1 
       (.I0(\xbySamples_reg_941_reg[10] [7]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\xbySamples_reg_941[10]_i_4_n_5 ),
        .O(\x_fu_164_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h5CCC5999)) 
    \xbySamples_reg_941[8]_i_1 
       (.I0(\xbySamples_reg_941[10]_i_4_n_5 ),
        .I1(\xbySamples_reg_941_reg[10] [8]),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_done_cache_reg_0),
        .I4(\xbySamples_reg_941_reg[10] [7]),
        .O(\x_fu_164_reg[10] [8]));
  LUT6 #(
    .INIT(64'h55FEFEFE55010101)) 
    \xbySamples_reg_941[9]_i_1 
       (.I0(\xbySamples_reg_941[10]_i_4_n_5 ),
        .I1(\xbySamples_reg_941_reg[10] [7]),
        .I2(\xbySamples_reg_941_reg[10] [8]),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_done_cache_reg_0),
        .I5(\xbySamples_reg_941_reg[10] [9]),
        .O(\x_fu_164_reg[10] [9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_3
   (ap_block_pp0_stage0_subdone,
    SR,
    D,
    \cmp148_reg_915_reg[0] ,
    E,
    cmp148_reg_9150,
    \pixbuf_y_val_V_2_load_reg_510_reg[7] ,
    \pixbuf_y_val_V_3_load_reg_515_reg[7] ,
    \pixbuf_y_val_V_4_load_reg_520_reg[7] ,
    \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] ,
    \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 ,
    \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] ,
    \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 ,
    \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] ,
    \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 ,
    S,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg,
    DI,
    \int_WidthOut_reg[15] ,
    \trunc_ln1597_reg_478_reg[10] ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0,
    \int_WidthOut_reg[7] ,
    \x_fu_140_reg[7] ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2,
    \x_fu_140_reg[14] ,
    \x_fu_140_reg[3] ,
    \x_fu_140_reg[7]_0 ,
    \x_fu_140_reg[11] ,
    \x_fu_140_reg[14]_0 ,
    \ap_CS_fsm_reg[4] ,
    \icmp_ln1643_reg_911_reg[0] ,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4,
    SS,
    ap_clk,
    ap_loop_exit_ready_pp0_iter3_reg,
    ap_rst_n,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
    CO,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    cmp361000_reg_498,
    \cmp148_reg_915_reg[0]_0 ,
    icmp_ln1643_reg_911,
    \p_0_1_0_0_01020_fu_160_reg[7] ,
    ap_enable_reg_pp0_iter1,
    stream_scaled_empty_n,
    stream_out_422_full_n,
    icmp_ln1636_reg_901_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    tmp_reg_925_pp0_iter1_reg,
    bPassThruHcr2_dout,
    tmp_reg_925_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    \pixbuf_y_val_V_7_fu_168_reg[7] ,
    Q,
    \pixbuf_y_val_V_8_fu_172_reg[7] ,
    \pixbuf_y_val_V_8_fu_172_reg[7]_0 ,
    \pixbuf_y_val_V_9_fu_176_reg[7] ,
    \pixbuf_y_val_V_9_fu_176_reg[7]_0 ,
    \pixbuf_y_val_V_10_fu_156_reg[7] ,
    \pixbuf_y_val_V_5_fu_152_reg[7] ,
    out,
    \p_0_1_0_0_01024_fu_164_reg[7] ,
    \p_0_0_0_0_0_21063_fu_148_reg[7] ,
    \p_0_1_0_0_01020_fu_160_reg[7]_0 ,
    \p_0_0_0_0_0511_21060_fu_144_reg[7] ,
    trunc_ln1597_reg_478,
    \tmp_reg_925_reg[0] ,
    icmp_ln1643_fu_389_p2_carry__0,
    \icmp_ln1643_reg_911_reg[0]_0 ,
    \odd_col_reg_905_reg[0] );
  output ap_block_pp0_stage0_subdone;
  output [0:0]SR;
  output [1:0]D;
  output \cmp148_reg_915_reg[0] ;
  output [0:0]E;
  output cmp148_reg_9150;
  output [7:0]\pixbuf_y_val_V_2_load_reg_510_reg[7] ;
  output [7:0]\pixbuf_y_val_V_3_load_reg_515_reg[7] ;
  output [7:0]\pixbuf_y_val_V_4_load_reg_520_reg[7] ;
  output [7:0]\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] ;
  output [7:0]\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] ;
  output [7:0]\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] ;
  output [7:0]\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 ;
  output [0:0]S;
  output [2:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg;
  output [3:0]DI;
  output [3:0]\int_WidthOut_reg[15] ;
  output [3:0]\trunc_ln1597_reg_478_reg[10] ;
  output [3:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0;
  output [3:0]\int_WidthOut_reg[7] ;
  output [3:0]\x_fu_140_reg[7] ;
  output [3:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1;
  output [3:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2;
  output [14:0]\x_fu_140_reg[14] ;
  output [3:0]\x_fu_140_reg[3] ;
  output [3:0]\x_fu_140_reg[7]_0 ;
  output [3:0]\x_fu_140_reg[11] ;
  output [2:0]\x_fu_140_reg[14]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output \icmp_ln1643_reg_911_reg[0] ;
  output [0:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3;
  output [0:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4;
  input [0:0]SS;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input ap_rst_n;
  input grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg;
  input [0:0]CO;
  input [2:0]\ap_CS_fsm_reg[6] ;
  input [0:0]\ap_CS_fsm_reg[6]_0 ;
  input cmp361000_reg_498;
  input \cmp148_reg_915_reg[0]_0 ;
  input icmp_ln1643_reg_911;
  input \p_0_1_0_0_01020_fu_160_reg[7] ;
  input ap_enable_reg_pp0_iter1;
  input stream_scaled_empty_n;
  input stream_out_422_full_n;
  input icmp_ln1636_reg_901_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input tmp_reg_925_pp0_iter1_reg;
  input bPassThruHcr2_dout;
  input tmp_reg_925_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter4;
  input [7:0]\pixbuf_y_val_V_7_fu_168_reg[7] ;
  input [7:0]Q;
  input [7:0]\pixbuf_y_val_V_8_fu_172_reg[7] ;
  input [7:0]\pixbuf_y_val_V_8_fu_172_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_9_fu_176_reg[7] ;
  input [7:0]\pixbuf_y_val_V_9_fu_176_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_10_fu_156_reg[7] ;
  input [7:0]\pixbuf_y_val_V_5_fu_152_reg[7] ;
  input [23:0]out;
  input [7:0]\p_0_1_0_0_01024_fu_164_reg[7] ;
  input [7:0]\p_0_0_0_0_0_21063_fu_148_reg[7] ;
  input [7:0]\p_0_1_0_0_01020_fu_160_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0511_21060_fu_144_reg[7] ;
  input [14:0]trunc_ln1597_reg_478;
  input [14:0]\tmp_reg_925_reg[0] ;
  input [15:0]icmp_ln1643_fu_389_p2_carry__0;
  input [0:0]\icmp_ln1643_reg_911_reg[0]_0 ;
  input \odd_col_reg_905_reg[0] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[6]_i_3__0_n_5 ;
  wire \ap_CS_fsm_reg[4] ;
  wire [2:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_rst_n;
  wire [14:0]ap_sig_allocacmp_x_3;
  wire bPassThruHcr2_dout;
  wire cmp148_reg_9150;
  wire \cmp148_reg_915[0]_i_2_n_5 ;
  wire \cmp148_reg_915[0]_i_3_n_5 ;
  wire \cmp148_reg_915[0]_i_4_n_5 ;
  wire \cmp148_reg_915[0]_i_5_n_5 ;
  wire \cmp148_reg_915_reg[0] ;
  wire \cmp148_reg_915_reg[0]_0 ;
  wire cmp361000_reg_498;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg;
  wire [2:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg;
  wire [3:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0;
  wire [3:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1;
  wire [3:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2;
  wire [0:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3;
  wire [0:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4;
  wire icmp_ln1636_reg_901_pp0_iter1_reg;
  wire [15:0]icmp_ln1643_fu_389_p2_carry__0;
  wire icmp_ln1643_reg_911;
  wire \icmp_ln1643_reg_911_reg[0] ;
  wire [0:0]\icmp_ln1643_reg_911_reg[0]_0 ;
  wire [3:0]\int_WidthOut_reg[15] ;
  wire [3:0]\int_WidthOut_reg[7] ;
  wire \odd_col_reg_905_reg[0] ;
  wire [23:0]out;
  wire [7:0]\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] ;
  wire [7:0]\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0511_21060_fu_144_reg[7] ;
  wire [7:0]\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] ;
  wire [7:0]\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] ;
  wire [7:0]\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_21063_fu_148_reg[7] ;
  wire \p_0_1_0_0_01020_fu_160_reg[7] ;
  wire [7:0]\p_0_1_0_0_01020_fu_160_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_01024_fu_164_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_10_fu_156_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_2_load_reg_510_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_3_load_reg_515_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_4_load_reg_520_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_5_fu_152_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_7_fu_168_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_8_fu_172_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_8_fu_172_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_9_fu_176_reg[7] ;
  wire [7:0]\pixbuf_y_val_V_9_fu_176_reg[7]_0 ;
  wire stream_out_422_full_n;
  wire stream_scaled_empty_n;
  wire tmp_reg_925_pp0_iter1_reg;
  wire \tmp_reg_925_pp0_iter1_reg[0]_i_2_n_5 ;
  wire tmp_reg_925_pp0_iter3_reg;
  wire [14:0]\tmp_reg_925_reg[0] ;
  wire [14:0]trunc_ln1597_reg_478;
  wire [3:0]\trunc_ln1597_reg_478_reg[10] ;
  wire \x_fu_140[12]_i_2_n_5 ;
  wire \x_fu_140[12]_i_3_n_5 ;
  wire \x_fu_140[12]_i_4_n_5 ;
  wire \x_fu_140[12]_i_5_n_5 ;
  wire \x_fu_140[14]_i_4_n_5 ;
  wire \x_fu_140[14]_i_5_n_5 ;
  wire \x_fu_140[4]_i_3_n_5 ;
  wire \x_fu_140[4]_i_4_n_5 ;
  wire \x_fu_140[4]_i_5_n_5 ;
  wire \x_fu_140[4]_i_6_n_5 ;
  wire \x_fu_140[8]_i_2_n_5 ;
  wire \x_fu_140[8]_i_3_n_5 ;
  wire \x_fu_140[8]_i_4_n_5 ;
  wire \x_fu_140[8]_i_5_n_5 ;
  wire [3:0]\x_fu_140_reg[11] ;
  wire \x_fu_140_reg[12]_i_1_n_5 ;
  wire \x_fu_140_reg[12]_i_1_n_6 ;
  wire \x_fu_140_reg[12]_i_1_n_7 ;
  wire \x_fu_140_reg[12]_i_1_n_8 ;
  wire [14:0]\x_fu_140_reg[14] ;
  wire [2:0]\x_fu_140_reg[14]_0 ;
  wire \x_fu_140_reg[14]_i_3_n_8 ;
  wire [3:0]\x_fu_140_reg[3] ;
  wire \x_fu_140_reg[4]_i_1_n_5 ;
  wire \x_fu_140_reg[4]_i_1_n_6 ;
  wire \x_fu_140_reg[4]_i_1_n_7 ;
  wire \x_fu_140_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_140_reg[7] ;
  wire [3:0]\x_fu_140_reg[7]_0 ;
  wire \x_fu_140_reg[8]_i_1_n_5 ;
  wire \x_fu_140_reg[8]_i_1_n_6 ;
  wire \x_fu_140_reg[8]_i_1_n_7 ;
  wire \x_fu_140_reg[8]_i_1_n_8 ;
  wire [3:1]\NLW_x_fu_140_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_fu_140_reg[14]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(\ap_CS_fsm_reg[6] [1]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[6] [2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(\ap_CS_fsm_reg[6] [0]),
        .I2(cmp361000_reg_498),
        .I3(\ap_CS_fsm[6]_i_3__0_n_5 ),
        .I4(\ap_CS_fsm_reg[6] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[6]_i_3__0 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm[6]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__5
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0003AAAA)) 
    \cmp148_reg_915[0]_i_1 
       (.I0(\cmp148_reg_915_reg[0]_0 ),
        .I1(\cmp148_reg_915[0]_i_2_n_5 ),
        .I2(\cmp148_reg_915[0]_i_3_n_5 ),
        .I3(\cmp148_reg_915[0]_i_4_n_5 ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(CO),
        .O(\cmp148_reg_915_reg[0] ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \cmp148_reg_915[0]_i_2 
       (.I0(\tmp_reg_925_reg[0] [11]),
        .I1(\tmp_reg_925_reg[0] [7]),
        .I2(\tmp_reg_925_reg[0] [13]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(\tmp_reg_925_reg[0] [5]),
        .O(\cmp148_reg_915[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \cmp148_reg_915[0]_i_3 
       (.I0(\tmp_reg_925_reg[0] [14]),
        .I1(\tmp_reg_925_reg[0] [12]),
        .I2(\tmp_reg_925_reg[0] [3]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(\tmp_reg_925_reg[0] [0]),
        .O(\cmp148_reg_915[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F3F3F2A)) 
    \cmp148_reg_915[0]_i_4 
       (.I0(\tmp_reg_925_reg[0] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_reg_925_reg[0] [8]),
        .I4(\tmp_reg_925_reg[0] [2]),
        .I5(\cmp148_reg_915[0]_i_5_n_5 ),
        .O(\cmp148_reg_915[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \cmp148_reg_915[0]_i_5 
       (.I0(\tmp_reg_925_reg[0] [6]),
        .I1(\tmp_reg_925_reg[0] [1]),
        .I2(\tmp_reg_925_reg[0] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(\tmp_reg_925_reg[0] [9]),
        .O(\cmp148_reg_915[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hAEEE)) 
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[6] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_367_p2_carry__0_i_1
       (.I0(ap_sig_allocacmp_x_3[14]),
        .I1(trunc_ln1597_reg_478[14]),
        .I2(trunc_ln1597_reg_478[13]),
        .I3(ap_sig_allocacmp_x_3[13]),
        .I4(trunc_ln1597_reg_478[12]),
        .I5(ap_sig_allocacmp_x_3[12]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry__0_i_2
       (.I0(\tmp_reg_925_reg[0] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[14]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry__0_i_3
       (.I0(\tmp_reg_925_reg[0] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[13]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry__0_i_4
       (.I0(\tmp_reg_925_reg[0] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[12]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_367_p2_carry_i_1
       (.I0(ap_sig_allocacmp_x_3[10]),
        .I1(trunc_ln1597_reg_478[10]),
        .I2(trunc_ln1597_reg_478[9]),
        .I3(ap_sig_allocacmp_x_3[9]),
        .I4(trunc_ln1597_reg_478[11]),
        .I5(ap_sig_allocacmp_x_3[11]),
        .O(\trunc_ln1597_reg_478_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_10
       (.I0(\tmp_reg_925_reg[0] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[8]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_11
       (.I0(\tmp_reg_925_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_12
       (.I0(\tmp_reg_925_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_13
       (.I0(\tmp_reg_925_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_14
       (.I0(\tmp_reg_925_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_15
       (.I0(\tmp_reg_925_reg[0] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_367_p2_carry_i_2
       (.I0(ap_sig_allocacmp_x_3[7]),
        .I1(trunc_ln1597_reg_478[7]),
        .I2(trunc_ln1597_reg_478[6]),
        .I3(ap_sig_allocacmp_x_3[6]),
        .I4(trunc_ln1597_reg_478[8]),
        .I5(ap_sig_allocacmp_x_3[8]),
        .O(\trunc_ln1597_reg_478_reg[10] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_367_p2_carry_i_3
       (.I0(ap_sig_allocacmp_x_3[4]),
        .I1(trunc_ln1597_reg_478[4]),
        .I2(trunc_ln1597_reg_478[3]),
        .I3(ap_sig_allocacmp_x_3[3]),
        .I4(trunc_ln1597_reg_478[5]),
        .I5(ap_sig_allocacmp_x_3[5]),
        .O(\trunc_ln1597_reg_478_reg[10] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1636_fu_367_p2_carry_i_4
       (.I0(ap_sig_allocacmp_x_3[0]),
        .I1(trunc_ln1597_reg_478[0]),
        .I2(trunc_ln1597_reg_478[1]),
        .I3(ap_sig_allocacmp_x_3[1]),
        .I4(trunc_ln1597_reg_478[2]),
        .I5(ap_sig_allocacmp_x_3[2]),
        .O(\trunc_ln1597_reg_478_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_5
       (.I0(\tmp_reg_925_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[10]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_6
       (.I0(\tmp_reg_925_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[9]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_7
       (.I0(\tmp_reg_925_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[11]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_8
       (.I0(\tmp_reg_925_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1636_fu_367_p2_carry_i_9
       (.I0(\tmp_reg_925_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[6]));
  LUT5 #(
    .INIT(32'hFBBBAAAA)) 
    icmp_ln1643_fu_389_p2_carry__0_i_1
       (.I0(icmp_ln1643_fu_389_p2_carry__0[15]),
        .I1(\tmp_reg_925_reg[0] [14]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I4(icmp_ln1643_fu_389_p2_carry__0[14]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_389_p2_carry__0_i_2
       (.I0(icmp_ln1643_fu_389_p2_carry__0[13]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_reg_925_reg[0] [13]),
        .I4(icmp_ln1643_fu_389_p2_carry__0[12]),
        .I5(\tmp_reg_925_reg[0] [12]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_389_p2_carry__0_i_3
       (.I0(icmp_ln1643_fu_389_p2_carry__0[11]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_reg_925_reg[0] [11]),
        .I4(icmp_ln1643_fu_389_p2_carry__0[10]),
        .I5(\tmp_reg_925_reg[0] [10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_389_p2_carry__0_i_4
       (.I0(icmp_ln1643_fu_389_p2_carry__0[9]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_reg_925_reg[0] [9]),
        .I4(icmp_ln1643_fu_389_p2_carry__0[8]),
        .I5(\tmp_reg_925_reg[0] [8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h04445111)) 
    icmp_ln1643_fu_389_p2_carry__0_i_5
       (.I0(icmp_ln1643_fu_389_p2_carry__0[15]),
        .I1(\tmp_reg_925_reg[0] [14]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I4(icmp_ln1643_fu_389_p2_carry__0[14]),
        .O(\int_WidthOut_reg[15] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1643_fu_389_p2_carry__0_i_6
       (.I0(\tmp_reg_925_reg[0] [13]),
        .I1(icmp_ln1643_fu_389_p2_carry__0[13]),
        .I2(\tmp_reg_925_reg[0] [12]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(icmp_ln1643_fu_389_p2_carry__0[12]),
        .O(\int_WidthOut_reg[15] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1643_fu_389_p2_carry__0_i_7
       (.I0(\tmp_reg_925_reg[0] [11]),
        .I1(icmp_ln1643_fu_389_p2_carry__0[11]),
        .I2(\tmp_reg_925_reg[0] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(icmp_ln1643_fu_389_p2_carry__0[10]),
        .O(\int_WidthOut_reg[15] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1643_fu_389_p2_carry__0_i_8
       (.I0(\tmp_reg_925_reg[0] [9]),
        .I1(icmp_ln1643_fu_389_p2_carry__0[9]),
        .I2(\tmp_reg_925_reg[0] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(icmp_ln1643_fu_389_p2_carry__0[8]),
        .O(\int_WidthOut_reg[15] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_389_p2_carry_i_1
       (.I0(icmp_ln1643_fu_389_p2_carry__0[7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_reg_925_reg[0] [7]),
        .I4(icmp_ln1643_fu_389_p2_carry__0[6]),
        .I5(\tmp_reg_925_reg[0] [6]),
        .O(\int_WidthOut_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_389_p2_carry_i_2
       (.I0(icmp_ln1643_fu_389_p2_carry__0[5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_reg_925_reg[0] [5]),
        .I4(icmp_ln1643_fu_389_p2_carry__0[4]),
        .I5(\tmp_reg_925_reg[0] [4]),
        .O(\int_WidthOut_reg[7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_389_p2_carry_i_3
       (.I0(icmp_ln1643_fu_389_p2_carry__0[3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_reg_925_reg[0] [3]),
        .I4(icmp_ln1643_fu_389_p2_carry__0[2]),
        .I5(\tmp_reg_925_reg[0] [2]),
        .O(\int_WidthOut_reg[7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1643_fu_389_p2_carry_i_4
       (.I0(icmp_ln1643_fu_389_p2_carry__0[1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_reg_925_reg[0] [1]),
        .I4(icmp_ln1643_fu_389_p2_carry__0[0]),
        .I5(\tmp_reg_925_reg[0] [0]),
        .O(\int_WidthOut_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1643_fu_389_p2_carry_i_5
       (.I0(\tmp_reg_925_reg[0] [7]),
        .I1(icmp_ln1643_fu_389_p2_carry__0[7]),
        .I2(\tmp_reg_925_reg[0] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(icmp_ln1643_fu_389_p2_carry__0[6]),
        .O(\x_fu_140_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1643_fu_389_p2_carry_i_6
       (.I0(\tmp_reg_925_reg[0] [5]),
        .I1(icmp_ln1643_fu_389_p2_carry__0[5]),
        .I2(\tmp_reg_925_reg[0] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(icmp_ln1643_fu_389_p2_carry__0[4]),
        .O(\x_fu_140_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1643_fu_389_p2_carry_i_7
       (.I0(\tmp_reg_925_reg[0] [3]),
        .I1(icmp_ln1643_fu_389_p2_carry__0[3]),
        .I2(\tmp_reg_925_reg[0] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(icmp_ln1643_fu_389_p2_carry__0[2]),
        .O(\x_fu_140_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1643_fu_389_p2_carry_i_8
       (.I0(\tmp_reg_925_reg[0] [1]),
        .I1(icmp_ln1643_fu_389_p2_carry__0[1]),
        .I2(\tmp_reg_925_reg[0] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I5(icmp_ln1643_fu_389_p2_carry__0[0]),
        .O(\x_fu_140_reg[7] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1643_reg_911[0]_i_1 
       (.I0(\icmp_ln1643_reg_911_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(CO),
        .I3(icmp_ln1643_reg_911),
        .O(\icmp_ln1643_reg_911_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__0_i_1
       (.I0(\tmp_reg_925_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__0_i_2
       (.I0(\tmp_reg_925_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__0_i_3
       (.I0(\tmp_reg_925_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__0_i_4
       (.I0(\tmp_reg_925_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__0_i_5
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [7]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__0_i_6
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [6]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__0_i_7
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [5]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__0_i_8
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [4]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__1_i_1
       (.I0(\tmp_reg_925_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[11] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__1_i_2
       (.I0(\tmp_reg_925_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__1_i_3
       (.I0(\tmp_reg_925_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[11] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__1_i_4
       (.I0(\tmp_reg_925_reg[0] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[11] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__1_i_5
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [11]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__1_i_6
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [10]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__1_i_7
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [9]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__1_i_8
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [8]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__2_i_1
       (.I0(\tmp_reg_925_reg[0] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[14]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__2_i_2
       (.I0(\tmp_reg_925_reg[0] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[14]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry__2_i_3
       (.I0(\tmp_reg_925_reg[0] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[14]_0 [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__2_i_4
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [14]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__2_i_5
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [13]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry__2_i_6
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [12]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry_i_1
       (.I0(\tmp_reg_925_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[3] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry_i_2
       (.I0(\tmp_reg_925_reg[0] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[3] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry_i_3
       (.I0(\tmp_reg_925_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[3] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_379_p2_carry_i_4
       (.I0(\tmp_reg_925_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140_reg[3] [0]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry_i_5
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [3]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry_i_6
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [2]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2[2]));
  LUT4 #(
    .INIT(16'h708F)) 
    out_x_fu_379_p2_carry_i_7
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [1]),
        .I3(\odd_col_reg_905_reg[0] ),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_379_p2_carry_i_8
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [0]),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0511_21060_fu_144[0]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7] [0]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0511_21060_fu_144[1]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7] [1]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0511_21060_fu_144[2]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7] [2]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0511_21060_fu_144[3]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7] [3]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0511_21060_fu_144[4]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7] [4]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0511_21060_fu_144[5]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7] [5]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0511_21060_fu_144[6]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7] [6]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] [6]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \p_0_0_0_0_0511_21060_fu_144[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1636_reg_901_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0511_21060_fu_144[7]_i_2 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7] [7]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_21063_fu_148[0]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7] [0]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_21063_fu_148[1]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7] [1]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_21063_fu_148[2]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7] [2]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_21063_fu_148[3]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7] [3]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_21063_fu_148[4]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7] [4]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_21063_fu_148[5]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7] [5]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_21063_fu_148[6]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7] [6]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_21063_fu_148[7]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7] [7]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01020_fu_160[0]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[8]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01020_fu_160[1]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[9]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01020_fu_160[2]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[10]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01020_fu_160[3]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[11]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01020_fu_160[4]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[12]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01020_fu_160[5]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[13]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01020_fu_160[6]_i_1 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[14]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h8080AA8080808080)) 
    \p_0_1_0_0_01020_fu_160[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1643_reg_911),
        .I4(\p_0_1_0_0_01020_fu_160_reg[7] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01020_fu_160[7]_i_2 
       (.I0(\p_0_1_0_0_01020_fu_160_reg[7]_0 [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[15]),
        .O(\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01024_fu_164[0]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[16]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01024_fu_164[1]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[17]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01024_fu_164[2]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[18]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01024_fu_164[3]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[19]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01024_fu_164[4]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[20]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01024_fu_164[5]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[21]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01024_fu_164[6]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[22]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_01024_fu_164[7]_i_1 
       (.I0(\p_0_1_0_0_01024_fu_164_reg[7] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[23]),
        .O(\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_156[0]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[0]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_156[1]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[1]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_156[2]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[2]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_156[3]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[3]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_156[4]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[4]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_156[5]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[5]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_156[6]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[6]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_10_fu_156[7]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[7]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_152[0]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_5_fu_152_reg[7] [0]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_152[1]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_5_fu_152_reg[7] [1]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_152[2]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_5_fu_152_reg[7] [2]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_152[3]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_5_fu_152_reg[7] [3]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_152[4]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_5_fu_152_reg[7] [4]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_152[5]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_5_fu_152_reg[7] [5]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_152[6]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_5_fu_152_reg[7] [6]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_5_fu_152[7]_i_1 
       (.I0(\pixbuf_y_val_V_10_fu_156_reg[7] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_5_fu_152_reg[7] [7]),
        .O(\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_168[0]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_168_reg[7] [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(\pixbuf_y_val_V_2_load_reg_510_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_168[1]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_168_reg[7] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(\pixbuf_y_val_V_2_load_reg_510_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_168[2]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_168_reg[7] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\pixbuf_y_val_V_2_load_reg_510_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_168[3]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_168_reg[7] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .O(\pixbuf_y_val_V_2_load_reg_510_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_168[4]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_168_reg[7] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .O(\pixbuf_y_val_V_2_load_reg_510_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_168[5]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_168_reg[7] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .O(\pixbuf_y_val_V_2_load_reg_510_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_168[6]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_168_reg[7] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[6]),
        .O(\pixbuf_y_val_V_2_load_reg_510_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_7_fu_168[7]_i_1 
       (.I0(\pixbuf_y_val_V_7_fu_168_reg[7] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\pixbuf_y_val_V_2_load_reg_510_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_172[0]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_172_reg[7] [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_8_fu_172_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_3_load_reg_515_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_172[1]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_172_reg[7] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_8_fu_172_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_3_load_reg_515_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_172[2]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_172_reg[7] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_8_fu_172_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_3_load_reg_515_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_172[3]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_172_reg[7] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_8_fu_172_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_3_load_reg_515_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_172[4]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_172_reg[7] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_8_fu_172_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_3_load_reg_515_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_172[5]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_172_reg[7] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_8_fu_172_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_3_load_reg_515_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_172[6]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_172_reg[7] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_8_fu_172_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_3_load_reg_515_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_8_fu_172[7]_i_1 
       (.I0(\pixbuf_y_val_V_8_fu_172_reg[7] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_8_fu_172_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_3_load_reg_515_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_176[0]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_176_reg[7] [0]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_9_fu_176_reg[7]_0 [0]),
        .O(\pixbuf_y_val_V_4_load_reg_520_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_176[1]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_176_reg[7] [1]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_9_fu_176_reg[7]_0 [1]),
        .O(\pixbuf_y_val_V_4_load_reg_520_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_176[2]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_176_reg[7] [2]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_9_fu_176_reg[7]_0 [2]),
        .O(\pixbuf_y_val_V_4_load_reg_520_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_176[3]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_176_reg[7] [3]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_9_fu_176_reg[7]_0 [3]),
        .O(\pixbuf_y_val_V_4_load_reg_520_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_176[4]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_176_reg[7] [4]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_9_fu_176_reg[7]_0 [4]),
        .O(\pixbuf_y_val_V_4_load_reg_520_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_176[5]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_176_reg[7] [5]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_9_fu_176_reg[7]_0 [5]),
        .O(\pixbuf_y_val_V_4_load_reg_520_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_176[6]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_176_reg[7] [6]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_9_fu_176_reg[7]_0 [6]),
        .O(\pixbuf_y_val_V_4_load_reg_520_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_val_V_9_fu_176[7]_i_1 
       (.I0(\pixbuf_y_val_V_9_fu_176_reg[7] [7]),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_val_V_9_fu_176_reg[7]_0 [7]),
        .O(\pixbuf_y_val_V_4_load_reg_520_reg[7] [7]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_925[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(CO),
        .O(cmp148_reg_9150));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \tmp_reg_925_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln1643_reg_911),
        .I1(\p_0_1_0_0_01020_fu_160_reg[7] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_scaled_empty_n),
        .I4(\tmp_reg_925_pp0_iter1_reg[0]_i_2_n_5 ),
        .I5(stream_out_422_full_n),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'hFBFFFB00FBFFFBFF)) 
    \tmp_reg_925_pp0_iter1_reg[0]_i_2 
       (.I0(icmp_ln1636_reg_901_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_reg_925_pp0_iter1_reg),
        .I3(bPassThruHcr2_dout),
        .I4(tmp_reg_925_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\tmp_reg_925_pp0_iter1_reg[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_140[0]_i_1 
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_reg_925_reg[0] [0]),
        .O(\x_fu_140_reg[14] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[12]_i_2 
       (.I0(\tmp_reg_925_reg[0] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[12]_i_3 
       (.I0(\tmp_reg_925_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[12]_i_4 
       (.I0(\tmp_reg_925_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[12]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[12]_i_5 
       (.I0(\tmp_reg_925_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[12]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \x_fu_140[14]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \x_fu_140[14]_i_2 
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[14]_i_4 
       (.I0(\tmp_reg_925_reg[0] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[14]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[14]_i_5 
       (.I0(\tmp_reg_925_reg[0] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[14]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_2 
       (.I0(\tmp_reg_925_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(ap_sig_allocacmp_x_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_3 
       (.I0(\tmp_reg_925_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_4 
       (.I0(\tmp_reg_925_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_5 
       (.I0(\tmp_reg_925_reg[0] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[4]_i_6 
       (.I0(\tmp_reg_925_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[8]_i_2 
       (.I0(\tmp_reg_925_reg[0] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[8]_i_3 
       (.I0(\tmp_reg_925_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[8]_i_4 
       (.I0(\tmp_reg_925_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_140[8]_i_5 
       (.I0(\tmp_reg_925_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(\x_fu_140[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_140_reg[12]_i_1 
       (.CI(\x_fu_140_reg[8]_i_1_n_5 ),
        .CO({\x_fu_140_reg[12]_i_1_n_5 ,\x_fu_140_reg[12]_i_1_n_6 ,\x_fu_140_reg[12]_i_1_n_7 ,\x_fu_140_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_140_reg[14] [12:9]),
        .S({\x_fu_140[12]_i_2_n_5 ,\x_fu_140[12]_i_3_n_5 ,\x_fu_140[12]_i_4_n_5 ,\x_fu_140[12]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_140_reg[14]_i_3 
       (.CI(\x_fu_140_reg[12]_i_1_n_5 ),
        .CO({\NLW_x_fu_140_reg[14]_i_3_CO_UNCONNECTED [3:1],\x_fu_140_reg[14]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_140_reg[14]_i_3_O_UNCONNECTED [3:2],\x_fu_140_reg[14] [14:13]}),
        .S({1'b0,1'b0,\x_fu_140[14]_i_4_n_5 ,\x_fu_140[14]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_140_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_140_reg[4]_i_1_n_5 ,\x_fu_140_reg[4]_i_1_n_6 ,\x_fu_140_reg[4]_i_1_n_7 ,\x_fu_140_reg[4]_i_1_n_8 }),
        .CYINIT(ap_sig_allocacmp_x_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_140_reg[14] [4:1]),
        .S({\x_fu_140[4]_i_3_n_5 ,\x_fu_140[4]_i_4_n_5 ,\x_fu_140[4]_i_5_n_5 ,\x_fu_140[4]_i_6_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_140_reg[8]_i_1 
       (.CI(\x_fu_140_reg[4]_i_1_n_5 ),
        .CO({\x_fu_140_reg[8]_i_1_n_5 ,\x_fu_140_reg[8]_i_1_n_6 ,\x_fu_140_reg[8]_i_1_n_7 ,\x_fu_140_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_140_reg[14] [8:5]),
        .S({\x_fu_140[8]_i_2_n_5 ,\x_fu_140[8]_i_3_n_5 ,\x_fu_140[8]_i_4_n_5 ,\x_fu_140[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_37
   (grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready,
    E,
    SR,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg,
    D,
    ap_loop_init_int_reg_0,
    \trunc_ln624_reg_355_reg[0] ,
    \select_ln624_1_reg_348_reg[6] ,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \trunc_ln624_reg_355_reg[4] ,
    \select_ln624_1_reg_348_reg[5] ,
    \add_ln627_reg_360_reg[2] ,
    ap_sig_allocacmp_j_load,
    ap_loop_init_int_reg_4,
    ap_loop_exit_ready_pp0_iter3_reg_reg__0,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1,
    SS,
    ap_clk,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    \indvar_flatten_fu_90_reg[7] ,
    ap_enable_reg_pp0_iter1,
    \i_fu_86_reg[6] ,
    tmp_fu_264_p3,
    \add_ln627_reg_360_reg[2]_0 ,
    \add_ln627_reg_360_reg[2]_1 ,
    select_ln624_1_reg_348,
    ap_loop_exit_ready_pp0_iter3_reg,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_rst_n,
    ap_start,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_2);
  output grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg;
  output [8:0]D;
  output ap_loop_init_int_reg_0;
  output \trunc_ln624_reg_355_reg[0] ;
  output [6:0]\select_ln624_1_reg_348_reg[6] ;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output \trunc_ln624_reg_355_reg[4] ;
  output \select_ln624_1_reg_348_reg[5] ;
  output [2:0]\add_ln627_reg_360_reg[2] ;
  output [2:0]ap_sig_allocacmp_j_load;
  output [2:0]ap_loop_init_int_reg_4;
  output [0:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0;
  output grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0;
  output grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1;
  input [0:0]SS;
  input ap_clk;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input [8:0]Q;
  input \indvar_flatten_fu_90_reg[7] ;
  input ap_enable_reg_pp0_iter1;
  input [6:0]\i_fu_86_reg[6] ;
  input [4:0]tmp_fu_264_p3;
  input [2:0]\add_ln627_reg_360_reg[2]_0 ;
  input [2:0]\add_ln627_reg_360_reg[2]_1 ;
  input [1:0]select_ln624_1_reg_348;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input ap_rst_n;
  input ap_start;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_2;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [2:0]\add_ln627_reg_360_reg[2] ;
  wire [2:0]\add_ln627_reg_360_reg[2]_0 ;
  wire [2:0]\add_ln627_reg_360_reg[2]_1 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [0:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire [2:0]ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire [2:0]ap_sig_allocacmp_j_load;
  wire ap_start;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg;
  wire [0:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_2;
  wire [6:0]\i_fu_86_reg[6] ;
  wire icmp_ln624_fu_203_p2__8;
  wire \indvar_flatten_fu_90[8]_i_5_n_5 ;
  wire \indvar_flatten_fu_90[8]_i_7_n_5 ;
  wire \indvar_flatten_fu_90_reg[7] ;
  wire p_0_in_5;
  wire [1:0]select_ln624_1_reg_348;
  wire \select_ln624_1_reg_348[6]_i_2_n_5 ;
  wire \select_ln624_1_reg_348[6]_i_3_n_5 ;
  wire \select_ln624_1_reg_348_reg[5] ;
  wire [6:0]\select_ln624_1_reg_348_reg[6] ;
  wire [4:0]tmp_fu_264_p3;
  wire \trunc_ln624_reg_355[2]_i_2_n_5 ;
  wire \trunc_ln624_reg_355[3]_i_2_n_5 ;
  wire \trunc_ln624_reg_355_reg[0] ;
  wire \trunc_ln624_reg_355_reg[4] ;

  LUT6 #(
    .INIT(64'hEAEAEAFFFFEAFFFF)) 
    \add_ln627_reg_360[0]_i_1 
       (.I0(p_0_in_5),
        .I1(ap_loop_init_int),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\add_ln627_reg_360_reg[2]_0 [0]),
        .I5(\add_ln627_reg_360_reg[2]_1 [0]),
        .O(\add_ln627_reg_360_reg[2] [0]));
  LUT6 #(
    .INIT(64'h4141414444414444)) 
    \add_ln627_reg_360[1]_i_1 
       (.I0(p_0_in_5),
        .I1(ap_sig_allocacmp_j_load[1]),
        .I2(ap_loop_init),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\add_ln627_reg_360_reg[2]_0 [0]),
        .I5(\add_ln627_reg_360_reg[2]_1 [0]),
        .O(\add_ln627_reg_360_reg[2] [1]));
  LUT6 #(
    .INIT(64'h0000000000AC0000)) 
    \add_ln627_reg_360[1]_i_2 
       (.I0(\add_ln627_reg_360_reg[2]_1 [2]),
        .I1(\add_ln627_reg_360_reg[2]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init),
        .I4(ap_sig_allocacmp_j_load[1]),
        .I5(ap_sig_allocacmp_j_load[0]),
        .O(p_0_in_5));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln627_reg_360[2]_i_1 
       (.I0(icmp_ln624_fu_203_p2__8),
        .O(E));
  LUT6 #(
    .INIT(64'hFF5300AC000000AC)) 
    \add_ln627_reg_360[2]_i_2 
       (.I0(\add_ln627_reg_360_reg[2]_1 [2]),
        .I1(\add_ln627_reg_360_reg[2]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init),
        .I4(ap_sig_allocacmp_j_load[1]),
        .I5(ap_sig_allocacmp_j_load[0]),
        .O(\add_ln627_reg_360_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_done_cache),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .O(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I1(icmp_ln624_fu_203_p2__8),
        .O(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h44F44444)) 
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_i_1
       (.I0(icmp_ln624_fu_203_p2__8),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I2(ap_start),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_2),
        .I4(\ap_CS_fsm_reg[1] [0]),
        .O(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1));
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \i_fu_86[0]_i_1 
       (.I0(tmp_fu_264_p3[0]),
        .I1(\i_fu_86_reg[6] [0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\select_ln624_1_reg_348_reg[6] [0]));
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \i_fu_86[1]_i_1 
       (.I0(tmp_fu_264_p3[1]),
        .I1(\i_fu_86_reg[6] [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\select_ln624_1_reg_348_reg[6] [1]));
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \i_fu_86[2]_i_1 
       (.I0(tmp_fu_264_p3[2]),
        .I1(\i_fu_86_reg[6] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\select_ln624_1_reg_348_reg[6] [2]));
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \i_fu_86[3]_i_1 
       (.I0(tmp_fu_264_p3[3]),
        .I1(\i_fu_86_reg[6] [3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\select_ln624_1_reg_348_reg[6] [3]));
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \i_fu_86[4]_i_1 
       (.I0(tmp_fu_264_p3[4]),
        .I1(\i_fu_86_reg[6] [4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\select_ln624_1_reg_348_reg[6] [4]));
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \i_fu_86[5]_i_1 
       (.I0(select_ln624_1_reg_348[0]),
        .I1(\i_fu_86_reg[6] [5]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\select_ln624_1_reg_348_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00B8B8B8)) 
    \i_fu_86[6]_i_1 
       (.I0(select_ln624_1_reg_348[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_fu_86_reg[6] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .O(\select_ln624_1_reg_348_reg[6] [6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_fu_90[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten_fu_90[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten_fu_90[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten_fu_90[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \indvar_flatten_fu_90[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(ap_loop_init),
        .I5(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h009A)) 
    \indvar_flatten_fu_90[5]_i_1 
       (.I0(Q[5]),
        .I1(\indvar_flatten_fu_90_reg[7] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h0B0F0400)) 
    \indvar_flatten_fu_90[6]_i_1 
       (.I0(\indvar_flatten_fu_90_reg[7] ),
        .I1(Q[4]),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3313333300200000)) 
    \indvar_flatten_fu_90[7]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init),
        .I2(Q[4]),
        .I3(\indvar_flatten_fu_90_reg[7] ),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_fu_90[7]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten_fu_90[8]_i_1 
       (.I0(icmp_ln624_fu_203_p2__8),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_fu_90[8]_i_2 
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I1(icmp_ln624_fu_203_p2__8),
        .O(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten_fu_90[8]_i_3 
       (.I0(\indvar_flatten_fu_90[8]_i_5_n_5 ),
        .I1(Q[7]),
        .I2(ap_loop_init_int),
        .I3(Q[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \indvar_flatten_fu_90[8]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\indvar_flatten_fu_90[8]_i_7_n_5 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(icmp_ln624_fu_203_p2__8));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFFFFFF)) 
    \indvar_flatten_fu_90[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(Q[4]),
        .I4(\indvar_flatten_fu_90_reg[7] ),
        .I5(Q[6]),
        .O(\indvar_flatten_fu_90[8]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \indvar_flatten_fu_90[8]_i_7 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\indvar_flatten_fu_90[8]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \j_fu_82[0]_i_1 
       (.I0(\add_ln627_reg_360_reg[2]_1 [0]),
        .I1(\add_ln627_reg_360_reg[2]_0 [0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[0]));
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \j_fu_82[1]_i_1 
       (.I0(\add_ln627_reg_360_reg[2]_1 [1]),
        .I1(\add_ln627_reg_360_reg[2]_0 [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[1]));
  LUT5 #(
    .INIT(32'h00ACACAC)) 
    \j_fu_82[2]_i_1 
       (.I0(\add_ln627_reg_360_reg[2]_1 [2]),
        .I1(\add_ln627_reg_360_reg[2]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[2]));
  LUT6 #(
    .INIT(64'hFF53FFFF00AC0000)) 
    \select_ln624_1_reg_348[5]_i_1 
       (.I0(tmp_fu_264_p3[4]),
        .I1(\i_fu_86_reg[6] [4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init),
        .I4(\select_ln624_1_reg_348[6]_i_2_n_5 ),
        .I5(\select_ln624_1_reg_348_reg[6] [5]),
        .O(\trunc_ln624_reg_355_reg[4] ));
  LUT4 #(
    .INIT(16'h807F)) 
    \select_ln624_1_reg_348[6]_i_1 
       (.I0(\select_ln624_1_reg_348_reg[6] [5]),
        .I1(\select_ln624_1_reg_348[6]_i_2_n_5 ),
        .I2(\select_ln624_1_reg_348_reg[6] [4]),
        .I3(\select_ln624_1_reg_348[6]_i_3_n_5 ),
        .O(\select_ln624_1_reg_348_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000077700700)) 
    \select_ln624_1_reg_348[6]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_fu_86_reg[6] [3]),
        .I4(tmp_fu_264_p3[3]),
        .I5(\trunc_ln624_reg_355[3]_i_2_n_5 ),
        .O(\select_ln624_1_reg_348[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h888FFF8F)) 
    \select_ln624_1_reg_348[6]_i_3 
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_86_reg[6] [6]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln624_1_reg_348[1]),
        .O(\select_ln624_1_reg_348[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000ACACAC)) 
    \select_ln624_reg_343[0]_i_1 
       (.I0(\add_ln627_reg_360_reg[2]_1 [0]),
        .I1(\add_ln627_reg_360_reg[2]_0 [0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(p_0_in_5),
        .O(ap_loop_init_int_reg_4[0]));
  LUT6 #(
    .INIT(64'h0000000077700700)) 
    \select_ln624_reg_343[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\add_ln627_reg_360_reg[2]_0 [1]),
        .I4(\add_ln627_reg_360_reg[2]_1 [1]),
        .I5(p_0_in_5),
        .O(ap_loop_init_int_reg_4[1]));
  LUT6 #(
    .INIT(64'h0000000077700700)) 
    \select_ln624_reg_343[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\add_ln627_reg_360_reg[2]_0 [2]),
        .I4(\add_ln627_reg_360_reg[2]_1 [2]),
        .I5(p_0_in_5),
        .O(ap_loop_init_int_reg_4[2]));
  LUT6 #(
    .INIT(64'h888FF8FF77700700)) 
    \trunc_ln624_reg_355[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_fu_86_reg[6] [0]),
        .I4(tmp_fu_264_p3[0]),
        .I5(p_0_in_5),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hFF53FFFF00AC0000)) 
    \trunc_ln624_reg_355[1]_i_1 
       (.I0(tmp_fu_264_p3[0]),
        .I1(\i_fu_86_reg[6] [0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init),
        .I4(p_0_in_5),
        .I5(\select_ln624_1_reg_348_reg[6] [1]),
        .O(\trunc_ln624_reg_355_reg[0] ));
  LUT6 #(
    .INIT(64'h6A6A6A55556A5555)) 
    \trunc_ln624_reg_355[2]_i_1 
       (.I0(\trunc_ln624_reg_355[2]_i_2_n_5 ),
        .I1(ap_loop_init_int),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\i_fu_86_reg[6] [2]),
        .I5(tmp_fu_264_p3[2]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'hFF53FFFFFFFFFFFF)) 
    \trunc_ln624_reg_355[2]_i_2 
       (.I0(tmp_fu_264_p3[0]),
        .I1(\i_fu_86_reg[6] [0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init),
        .I4(p_0_in_5),
        .I5(\select_ln624_1_reg_348_reg[6] [1]),
        .O(\trunc_ln624_reg_355[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6A6A6A55556A5555)) 
    \trunc_ln624_reg_355[3]_i_1 
       (.I0(\trunc_ln624_reg_355[3]_i_2_n_5 ),
        .I1(ap_loop_init_int),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\i_fu_86_reg[6] [3]),
        .I5(tmp_fu_264_p3[3]),
        .O(ap_loop_init_int_reg_2));
  LUT6 #(
    .INIT(64'hEAEAEAFFFFEAFFFF)) 
    \trunc_ln624_reg_355[3]_i_2 
       (.I0(\trunc_ln624_reg_355[2]_i_2_n_5 ),
        .I1(ap_loop_init_int),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\i_fu_86_reg[6] [2]),
        .I5(tmp_fu_264_p3[2]),
        .O(\trunc_ln624_reg_355[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h959595AAAA95AAAA)) 
    \trunc_ln624_reg_355[4]_i_1 
       (.I0(\select_ln624_1_reg_348[6]_i_2_n_5 ),
        .I1(ap_loop_init_int),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\i_fu_86_reg[6] [4]),
        .I5(tmp_fu_264_p3[4]),
        .O(ap_loop_init_int_reg_3));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_39
   (ap_loop_exit_ready_pp0_iter1_reg_reg,
    SR,
    E,
    D,
    \sof_reg_116_reg[0] ,
    S,
    \j_fu_94_reg[10] ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg,
    \int_WidthOut_reg[6] ,
    \ap_CS_fsm_reg[5] ,
    \sof_reg_116_reg[0]_0 ,
    \axi_last_V_reg_311_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    SS,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
    CO,
    ap_rst_n,
    Q,
    sof_reg_116,
    ap_done_reg1,
    \icmp_ln1544_reg_307_reg[0] ,
    \icmp_ln1544_reg_307_reg[0]_0 ,
    m_axis_video_TREADY_int_regslice,
    stream_out_422_empty_n,
    \j_fu_94_reg[10]_0 ,
    icmp_ln1544_fu_189_p2_carry,
    axi_last_V_fu_201_p2_carry,
    axi_last_V_fu_201_p2_carry_0,
    \sof_2_reg_169_reg[0] ,
    \sof_2_reg_169_reg[0]_0 ,
    \axi_last_V_reg_311_reg[0]_0 ,
    axi_last_V_reg_311);
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  output \sof_reg_116_reg[0] ;
  output [3:0]S;
  output [10:0]\j_fu_94_reg[10] ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg;
  output [2:0]\int_WidthOut_reg[6] ;
  output \ap_CS_fsm_reg[5] ;
  output \sof_reg_116_reg[0]_0 ;
  output \axi_last_V_reg_311_reg[0] ;
  output \ap_CS_fsm_reg[6] ;
  input [0:0]SS;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg;
  input [0:0]CO;
  input ap_rst_n;
  input [2:0]Q;
  input sof_reg_116;
  input ap_done_reg1;
  input \icmp_ln1544_reg_307_reg[0] ;
  input \icmp_ln1544_reg_307_reg[0]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input stream_out_422_empty_n;
  input [10:0]\j_fu_94_reg[10]_0 ;
  input [10:0]icmp_ln1544_fu_189_p2_carry;
  input axi_last_V_fu_201_p2_carry;
  input axi_last_V_fu_201_p2_carry_0;
  input \sof_2_reg_169_reg[0] ;
  input \sof_2_reg_169_reg[0]_0 ;
  input [0:0]\axi_last_V_reg_311_reg[0]_0 ;
  input axi_last_V_reg_311;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[6]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_5;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_rst_n;
  wire axi_last_V_fu_201_p2_carry;
  wire axi_last_V_fu_201_p2_carry_0;
  wire axi_last_V_fu_201_p2_carry_i_10_n_5;
  wire axi_last_V_fu_201_p2_carry_i_12_n_5;
  wire axi_last_V_fu_201_p2_carry_i_13_n_5;
  wire axi_last_V_fu_201_p2_carry_i_6_n_5;
  wire axi_last_V_fu_201_p2_carry_i_7_n_5;
  wire axi_last_V_fu_201_p2_carry_i_9_n_5;
  wire axi_last_V_reg_311;
  wire \axi_last_V_reg_311_reg[0] ;
  wire [0:0]\axi_last_V_reg_311_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg;
  wire [10:0]icmp_ln1544_fu_189_p2_carry;
  wire icmp_ln1544_fu_189_p2_carry_i_5_n_5;
  wire icmp_ln1544_fu_189_p2_carry_i_6_n_5;
  wire icmp_ln1544_fu_189_p2_carry_i_7_n_5;
  wire \icmp_ln1544_reg_307_reg[0] ;
  wire \icmp_ln1544_reg_307_reg[0]_0 ;
  wire [2:0]\int_WidthOut_reg[6] ;
  wire \j_fu_94[10]_i_4__0_n_5 ;
  wire \j_fu_94[6]_i_2__0_n_5 ;
  wire \j_fu_94[8]_i_2__0_n_5 ;
  wire \j_fu_94[9]_i_2__0_n_5 ;
  wire [10:0]\j_fu_94_reg[10] ;
  wire [10:0]\j_fu_94_reg[10]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire \sof_2_reg_169_reg[0] ;
  wire \sof_2_reg_169_reg[0]_0 ;
  wire sof_reg_116;
  wire \sof_reg_116_reg[0] ;
  wire \sof_reg_116_reg[0]_0 ;
  wire stream_out_422_empty_n;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h04444444)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\icmp_ln1544_reg_307_reg[0] ),
        .I1(\icmp_ln1544_reg_307_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(stream_out_422_empty_n),
        .I4(Q[2]),
        .O(\ap_CS_fsm[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__7
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_5),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I3(CO),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm[6]_i_2_n_5 ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .O(ap_loop_init_int_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    axi_last_V_fu_201_p2_carry_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I2(\j_fu_94_reg[10]_0 [3]),
        .O(axi_last_V_fu_201_p2_carry_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h5999)) 
    axi_last_V_fu_201_p2_carry_i_12
       (.I0(icmp_ln1544_fu_189_p2_carry[5]),
        .I1(\j_fu_94_reg[10]_0 [5]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(axi_last_V_fu_201_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h5999)) 
    axi_last_V_fu_201_p2_carry_i_13
       (.I0(icmp_ln1544_fu_189_p2_carry[2]),
        .I1(\j_fu_94_reg[10]_0 [2]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(axi_last_V_fu_201_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h0000000884422110)) 
    axi_last_V_fu_201_p2_carry_i_2
       (.I0(axi_last_V_fu_201_p2_carry_i_6_n_5),
        .I1(axi_last_V_fu_201_p2_carry_i_7_n_5),
        .I2(icmp_ln1544_fu_189_p2_carry[6]),
        .I3(axi_last_V_fu_201_p2_carry),
        .I4(icmp_ln1544_fu_189_p2_carry[7]),
        .I5(icmp_ln1544_fu_189_p2_carry_i_5_n_5),
        .O(\int_WidthOut_reg[6] [2]));
  LUT6 #(
    .INIT(64'h1144442000000002)) 
    axi_last_V_fu_201_p2_carry_i_3
       (.I0(axi_last_V_fu_201_p2_carry_i_9_n_5),
        .I1(axi_last_V_fu_201_p2_carry_i_10_n_5),
        .I2(icmp_ln1544_fu_189_p2_carry[4]),
        .I3(axi_last_V_fu_201_p2_carry_0),
        .I4(icmp_ln1544_fu_189_p2_carry[3]),
        .I5(axi_last_V_fu_201_p2_carry_i_12_n_5),
        .O(\int_WidthOut_reg[6] [1]));
  LUT6 #(
    .INIT(64'h04AB100000000040)) 
    axi_last_V_fu_201_p2_carry_i_4
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg),
        .I1(\j_fu_94_reg[10]_0 [1]),
        .I2(\j_fu_94_reg[10]_0 [0]),
        .I3(icmp_ln1544_fu_189_p2_carry[1]),
        .I4(icmp_ln1544_fu_189_p2_carry[0]),
        .I5(axi_last_V_fu_201_p2_carry_i_13_n_5),
        .O(\int_WidthOut_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    axi_last_V_fu_201_p2_carry_i_6
       (.I0(\j_fu_94_reg[10]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .O(axi_last_V_fu_201_p2_carry_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    axi_last_V_fu_201_p2_carry_i_7
       (.I0(\j_fu_94_reg[10]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .O(axi_last_V_fu_201_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h95AA)) 
    axi_last_V_fu_201_p2_carry_i_9
       (.I0(icmp_ln1544_fu_189_p2_carry[4]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[10]_0 [4]),
        .O(axi_last_V_fu_201_p2_carry_i_9_n_5));
  LUT4 #(
    .INIT(16'hFE02)) 
    \axi_last_V_reg_311[0]_i_1 
       (.I0(\axi_last_V_reg_311_reg[0]_0 ),
        .I1(CO),
        .I2(\ap_CS_fsm[6]_i_2_n_5 ),
        .I3(axi_last_V_reg_311),
        .O(\axi_last_V_reg_311_reg[0] ));
  LUT4 #(
    .INIT(16'hFABA)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I3(\ap_CS_fsm[6]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1544_fu_189_p2_carry_i_1
       (.I0(\j_fu_94_reg[10]_0 [10]),
        .I1(icmp_ln1544_fu_189_p2_carry[10]),
        .I2(\j_fu_94_reg[10]_0 [9]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I5(icmp_ln1544_fu_189_p2_carry[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    icmp_ln1544_fu_189_p2_carry_i_2
       (.I0(icmp_ln1544_fu_189_p2_carry[6]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg),
        .I2(\j_fu_94_reg[10]_0 [6]),
        .I3(icmp_ln1544_fu_189_p2_carry[7]),
        .I4(\j_fu_94_reg[10]_0 [7]),
        .I5(icmp_ln1544_fu_189_p2_carry_i_5_n_5),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0003090000030009)) 
    icmp_ln1544_fu_189_p2_carry_i_3
       (.I0(\j_fu_94_reg[10]_0 [5]),
        .I1(icmp_ln1544_fu_189_p2_carry[5]),
        .I2(icmp_ln1544_fu_189_p2_carry_i_6_n_5),
        .I3(icmp_ln1544_fu_189_p2_carry[4]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg),
        .I5(\j_fu_94_reg[10]_0 [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0030003090000090)) 
    icmp_ln1544_fu_189_p2_carry_i_4
       (.I0(\j_fu_94_reg[10]_0 [2]),
        .I1(icmp_ln1544_fu_189_p2_carry[2]),
        .I2(icmp_ln1544_fu_189_p2_carry_i_7_n_5),
        .I3(icmp_ln1544_fu_189_p2_carry[1]),
        .I4(\j_fu_94_reg[10]_0 [1]),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h95AA)) 
    icmp_ln1544_fu_189_p2_carry_i_5
       (.I0(icmp_ln1544_fu_189_p2_carry[8]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[10]_0 [8]),
        .O(icmp_ln1544_fu_189_p2_carry_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hA666)) 
    icmp_ln1544_fu_189_p2_carry_i_6
       (.I0(icmp_ln1544_fu_189_p2_carry[3]),
        .I1(\j_fu_94_reg[10]_0 [3]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln1544_fu_189_p2_carry_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln1544_fu_189_p2_carry_i_7
       (.I0(icmp_ln1544_fu_189_p2_carry[0]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[10]_0 [0]),
        .O(icmp_ln1544_fu_189_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAAA8000AAAA)) 
    \icmp_ln1544_reg_307[0]_i_1 
       (.I0(CO),
        .I1(Q[2]),
        .I2(stream_out_422_empty_n),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(\icmp_ln1544_reg_307_reg[0]_0 ),
        .I5(\icmp_ln1544_reg_307_reg[0] ),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_94[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_94_reg[10]_0 [0]),
        .O(\j_fu_94_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_94[10]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I3(\ap_CS_fsm[6]_i_2_n_5 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_94[10]_i_2__0 
       (.I0(\ap_CS_fsm[6]_i_2_n_5 ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I2(CO),
        .O(E));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_94[10]_i_3__0 
       (.I0(\j_fu_94_reg[10]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_94_reg[10]_0 [8]),
        .I3(\j_fu_94[10]_i_4__0_n_5 ),
        .I4(\j_fu_94_reg[10]_0 [9]),
        .O(\j_fu_94_reg[10] [10]));
  LUT6 #(
    .INIT(64'h0000088800000000)) 
    \j_fu_94[10]_i_4__0 
       (.I0(\j_fu_94_reg[10]_0 [7]),
        .I1(\j_fu_94_reg[10]_0 [5]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94[8]_i_2__0_n_5 ),
        .I5(\j_fu_94_reg[10]_0 [6]),
        .O(\j_fu_94[10]_i_4__0_n_5 ));
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_94[1]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [0]),
        .I1(\j_fu_94_reg[10]_0 [1]),
        .I2(ap_loop_init_int),
        .O(\j_fu_94_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_94[2]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [2]),
        .I1(\j_fu_94_reg[10]_0 [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[10]_0 [1]),
        .O(\j_fu_94_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_94[3]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [3]),
        .I1(\j_fu_94_reg[10]_0 [2]),
        .I2(\j_fu_94_reg[10]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10]_0 [0]),
        .O(\j_fu_94_reg[10] [3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_94[4]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [4]),
        .I1(\j_fu_94_reg[10]_0 [0]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg),
        .I3(\j_fu_94_reg[10]_0 [1]),
        .I4(\j_fu_94_reg[10]_0 [2]),
        .I5(\j_fu_94_reg[10]_0 [3]),
        .O(\j_fu_94_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \j_fu_94[5]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_94_reg[10]_0 [4]),
        .I3(\j_fu_94[6]_i_2__0_n_5 ),
        .O(\j_fu_94_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h009A00AA)) 
    \j_fu_94[6]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [6]),
        .I1(\j_fu_94[6]_i_2__0_n_5 ),
        .I2(\j_fu_94_reg[10]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10]_0 [5]),
        .O(\j_fu_94_reg[10] [6]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_94[6]_i_2__0 
       (.I0(\j_fu_94_reg[10]_0 [3]),
        .I1(\j_fu_94_reg[10]_0 [2]),
        .I2(\j_fu_94_reg[10]_0 [1]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_94_reg[10]_0 [0]),
        .O(\j_fu_94[6]_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_94[7]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [7]),
        .I1(\j_fu_94_reg[10]_0 [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94[8]_i_2__0_n_5 ),
        .I4(\j_fu_94_reg[10]_0 [6]),
        .O(\j_fu_94_reg[10] [7]));
  LUT6 #(
    .INIT(64'h00A600AA00AA00AA)) 
    \j_fu_94[8]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [8]),
        .I1(\j_fu_94_reg[10]_0 [6]),
        .I2(\j_fu_94[8]_i_2__0_n_5 ),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg),
        .I4(\j_fu_94_reg[10]_0 [5]),
        .I5(\j_fu_94_reg[10]_0 [7]),
        .O(\j_fu_94_reg[10] [8]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \j_fu_94[8]_i_2__0 
       (.I0(\j_fu_94_reg[10]_0 [0]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg),
        .I2(\j_fu_94_reg[10]_0 [1]),
        .I3(\j_fu_94_reg[10]_0 [2]),
        .I4(\j_fu_94_reg[10]_0 [3]),
        .I5(\j_fu_94_reg[10]_0 [4]),
        .O(\j_fu_94[8]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_94[8]_i_3__0 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h22122222)) 
    \j_fu_94[9]_i_1__0 
       (.I0(\j_fu_94_reg[10]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_94_reg[10]_0 [7]),
        .I3(\j_fu_94[9]_i_2__0_n_5 ),
        .I4(\j_fu_94_reg[10]_0 [8]),
        .O(\j_fu_94_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFDFDFDFFFFFFFFF)) 
    \j_fu_94[9]_i_2__0 
       (.I0(\j_fu_94_reg[10]_0 [6]),
        .I1(\j_fu_94[6]_i_2__0_n_5 ),
        .I2(\j_fu_94_reg[10]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I5(\j_fu_94_reg[10]_0 [5]),
        .O(\j_fu_94[9]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h3A3333330A000000)) 
    \sof_2_reg_169[0]_i_1 
       (.I0(sof_reg_116),
        .I1(\sof_2_reg_169_reg[0] ),
        .I2(\ap_CS_fsm[6]_i_2_n_5 ),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\sof_2_reg_169_reg[0]_0 ),
        .O(\sof_reg_116_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0E000E0EEEEEEEEE)) 
    \sof_reg_116[0]_i_1 
       (.I0(sof_reg_116),
        .I1(Q[0]),
        .I2(ap_done_reg1),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(\sof_reg_116_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_40
   (ap_loop_init_int,
    D,
    ap_sig_allocacmp_i_1,
    i_fu_400,
    mapComp_address0,
    \ap_CS_fsm_reg[1] ,
    SS,
    ap_clk,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
    Q,
    \q0_reg[1] );
  output ap_loop_init_int;
  output [1:0]D;
  output [1:0]ap_sig_allocacmp_i_1;
  output i_fu_400;
  output [0:0]mapComp_address0;
  output \ap_CS_fsm_reg[1] ;
  input [0:0]SS;
  input ap_clk;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input ap_rst_n;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg;
  input [1:0]Q;
  input [1:0]\q0_reg[1] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_5;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire ap_rst_n;
  wire [1:0]ap_sig_allocacmp_i_1;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg;
  wire i_fu_400;
  wire [0:0]mapComp_address0;
  wire [1:0]\q0_reg[1] ;

  LUT6 #(
    .INIT(64'hBFAABFFFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[0]),
        .I1(ap_sig_allocacmp_i_1[1]),
        .I2(ap_sig_allocacmp_i_1[0]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I3(ap_done_cache_reg_1),
        .I4(ap_loop_init_int),
        .I5(ap_done_cache_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h20FF2000)) 
    ap_done_cache_i_1__6
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_5),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .O(i_fu_400));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h0F8FFF0F)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_done_cache_reg_0),
        .I1(ap_done_cache_reg_1),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hEEAEEEEE)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache_reg_1),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_192[0]_i_1 
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_192[1]_i_1 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT6 #(
    .INIT(64'h3C3C4BB44BB44BB4)) 
    \q0[1]_i_3 
       (.I0(ap_done_cache_reg_1),
        .I1(\q0_reg[1] [0]),
        .I2(\q0_reg[1] [1]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg),
        .O(mapComp_address0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_44
   (\eol_reg_181_reg[0] ,
    ap_rst_n_0,
    s_axis_video_TREADY_int_regslice,
    \axi_last_V_fu_102_reg[0] ,
    SR,
    E,
    D,
    \j_fu_94_reg[8] ,
    S,
    \ap_CS_fsm_reg[5] ,
    \icmp_ln1409_reg_385_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    shiftReg_ce,
    mOutPtr110_out,
    \icmp_ln1409_reg_385_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg,
    SS,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
    ap_enable_reg_pp0_iter1,
    \eol_reg_181_reg[0]_0 ,
    \eol_reg_181_reg[0]_1 ,
    ap_rst_n,
    CO,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
    \B_V_data_1_state_reg[0] ,
    Q,
    s_axis_video_TVALID_int_regslice,
    stream_in_full_n,
    ap_condition_277__0,
    sof_reg_118,
    \j_fu_94_reg[10] ,
    icmp_ln1409_fu_221_p2_carry,
    v_hcresampler_core_U0_stream_in_read,
    stream_in_empty_n);
  output \eol_reg_181_reg[0] ;
  output ap_rst_n_0;
  output s_axis_video_TREADY_int_regslice;
  output \axi_last_V_fu_102_reg[0] ;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  output [10:0]\j_fu_94_reg[8] ;
  output [3:0]S;
  output \ap_CS_fsm_reg[5] ;
  output \icmp_ln1409_reg_385_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output shiftReg_ce;
  output mOutPtr110_out;
  output \icmp_ln1409_reg_385_reg[0]_0 ;
  output [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg;
  input [0:0]SS;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  input ap_enable_reg_pp0_iter1;
  input \eol_reg_181_reg[0]_0 ;
  input \eol_reg_181_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]CO;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  input \B_V_data_1_state_reg[0] ;
  input [2:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input stream_in_full_n;
  input ap_condition_277__0;
  input sof_reg_118;
  input [10:0]\j_fu_94_reg[10] ;
  input [10:0]icmp_ln1409_fu_221_p2_carry;
  input v_hcresampler_core_U0_stream_in_read;
  input stream_in_empty_n;

  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_condition_277__0;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \axi_last_V_fu_102_reg[0] ;
  wire \eol_reg_181_reg[0] ;
  wire \eol_reg_181_reg[0]_0 ;
  wire \eol_reg_181_reg[0]_1 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  wire [10:0]icmp_ln1409_fu_221_p2_carry;
  wire icmp_ln1409_fu_221_p2_carry_i_5_n_5;
  wire icmp_ln1409_fu_221_p2_carry_i_6_n_5;
  wire icmp_ln1409_fu_221_p2_carry_i_7_n_5;
  wire \icmp_ln1409_reg_385_reg[0] ;
  wire \icmp_ln1409_reg_385_reg[0]_0 ;
  wire \j_fu_94[10]_i_5_n_5 ;
  wire \j_fu_94[6]_i_2_n_5 ;
  wire \j_fu_94[8]_i_2_n_5 ;
  wire \j_fu_94[9]_i_2_n_5 ;
  wire [10:0]\j_fu_94_reg[10] ;
  wire [10:0]\j_fu_94_reg[8] ;
  wire mOutPtr110_out;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_reg_118;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core_U0_stream_in_read;

  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I5(\axi_last_V_fu_102_reg[0] ),
        .O(s_axis_video_TREADY_int_regslice));
  LUT5 #(
    .INIT(32'h00000080)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(stream_in_full_n),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\eol_reg_181_reg[0]_0 ),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC440C44)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache),
        .I1(Q[1]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h73004000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__0
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'h808A8080)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(CO),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFDF55D5)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00A8)) 
    \axi_data_V_fu_98[23]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(\axi_last_V_fu_102_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h000000440000FF47)) 
    \axi_data_V_fu_98[23]_i_3 
       (.I0(\eol_reg_181_reg[0]_1 ),
        .I1(ap_condition_277__0),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .I3(ap_loop_init),
        .I4(CO),
        .I5(sof_reg_118),
        .O(\axi_last_V_fu_102_reg[0] ));
  LUT6 #(
    .INIT(64'hC4C4C5C4C4C4C0C4)) 
    \eol_reg_181[0]_i_1 
       (.I0(ap_loop_init),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_181_reg[0]_0 ),
        .I5(\eol_reg_181_reg[0]_1 ),
        .O(\eol_reg_181_reg[0] ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1409_fu_221_p2_carry_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I2(\j_fu_94_reg[10] [9]),
        .I3(icmp_ln1409_fu_221_p2_carry[9]),
        .I4(\j_fu_94_reg[10] [10]),
        .I5(icmp_ln1409_fu_221_p2_carry[10]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln1409_fu_221_p2_carry_i_2
       (.I0(icmp_ln1409_fu_221_p2_carry_i_5_n_5),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I3(\j_fu_94_reg[10] [8]),
        .I4(icmp_ln1409_fu_221_p2_carry[8]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln1409_fu_221_p2_carry_i_3
       (.I0(icmp_ln1409_fu_221_p2_carry_i_6_n_5),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I3(\j_fu_94_reg[10] [5]),
        .I4(icmp_ln1409_fu_221_p2_carry[5]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln1409_fu_221_p2_carry_i_4
       (.I0(icmp_ln1409_fu_221_p2_carry_i_7_n_5),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I3(\j_fu_94_reg[10] [2]),
        .I4(icmp_ln1409_fu_221_p2_carry[2]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1409_fu_221_p2_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I2(\j_fu_94_reg[10] [6]),
        .I3(icmp_ln1409_fu_221_p2_carry[6]),
        .I4(\j_fu_94_reg[10] [7]),
        .I5(icmp_ln1409_fu_221_p2_carry[7]),
        .O(icmp_ln1409_fu_221_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1409_fu_221_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I2(\j_fu_94_reg[10] [3]),
        .I3(icmp_ln1409_fu_221_p2_carry[3]),
        .I4(\j_fu_94_reg[10] [4]),
        .I5(icmp_ln1409_fu_221_p2_carry[4]),
        .O(icmp_ln1409_fu_221_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1409_fu_221_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I2(\j_fu_94_reg[10] [0]),
        .I3(icmp_ln1409_fu_221_p2_carry[0]),
        .I4(\j_fu_94_reg[10] [1]),
        .I5(icmp_ln1409_fu_221_p2_carry[1]),
        .O(icmp_ln1409_fu_221_p2_carry_i_7_n_5));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln1409_reg_385[0]_i_1 
       (.I0(CO),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\eol_reg_181_reg[0]_0 ),
        .O(\icmp_ln1409_reg_385_reg[0] ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    internal_empty_n_i_2__0
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(\eol_reg_181_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(stream_in_full_n),
        .O(\icmp_ln1409_reg_385_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_94[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_94_reg[10] [0]),
        .O(\j_fu_94_reg[8] [0]));
  LUT4 #(
    .INIT(16'h2000)) 
    \j_fu_94[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .O(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_94[10]_i_2 
       (.I0(CO),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(E));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_94[10]_i_3 
       (.I0(\j_fu_94_reg[10] [8]),
        .I1(\j_fu_94[10]_i_5_n_5 ),
        .I2(\j_fu_94_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10] [10]),
        .O(\j_fu_94_reg[8] [10]));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    \j_fu_94[10]_i_4 
       (.I0(\axi_last_V_fu_102_reg[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(stream_in_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\eol_reg_181_reg[0]_0 ),
        .O(ap_block_pp0_stage0_11001__0));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_94[10]_i_5 
       (.I0(\j_fu_94_reg[10] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I3(\j_fu_94_reg[10] [5]),
        .I4(\j_fu_94[8]_i_2_n_5 ),
        .I5(\j_fu_94_reg[10] [6]),
        .O(\j_fu_94[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_94[1]_i_1 
       (.I0(\j_fu_94_reg[10] [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_94_reg[10] [1]),
        .O(\j_fu_94_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_94[2]_i_1 
       (.I0(\j_fu_94_reg[10] [0]),
        .I1(\j_fu_94_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[10] [2]),
        .O(\j_fu_94_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_94[3]_i_1 
       (.I0(\j_fu_94_reg[10] [1]),
        .I1(\j_fu_94_reg[10] [0]),
        .I2(\j_fu_94_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10] [3]),
        .O(\j_fu_94_reg[8] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_94[4]_i_1 
       (.I0(\j_fu_94_reg[10] [2]),
        .I1(\j_fu_94_reg[10] [0]),
        .I2(\j_fu_94_reg[10] [1]),
        .I3(\j_fu_94_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\j_fu_94_reg[10] [4]),
        .O(\j_fu_94_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_94[5]_i_1 
       (.I0(\j_fu_94[6]_i_2_n_5 ),
        .I1(\j_fu_94_reg[10] [4]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[10] [5]),
        .O(\j_fu_94_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_94[6]_i_1 
       (.I0(\j_fu_94_reg[10] [4]),
        .I1(\j_fu_94[6]_i_2_n_5 ),
        .I2(\j_fu_94_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10] [6]),
        .O(\j_fu_94_reg[8] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_94[6]_i_2 
       (.I0(\j_fu_94_reg[10] [3]),
        .I1(\j_fu_94_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I4(\j_fu_94_reg[10] [0]),
        .I5(\j_fu_94_reg[10] [2]),
        .O(\j_fu_94[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_94[7]_i_1 
       (.I0(\j_fu_94_reg[10] [5]),
        .I1(\j_fu_94[8]_i_2_n_5 ),
        .I2(\j_fu_94_reg[10] [6]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10] [7]),
        .O(\j_fu_94_reg[8] [7]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_94[8]_i_1 
       (.I0(\j_fu_94_reg[10] [6]),
        .I1(\j_fu_94[8]_i_2_n_5 ),
        .I2(\j_fu_94_reg[10] [5]),
        .I3(\j_fu_94_reg[10] [7]),
        .I4(ap_loop_init),
        .I5(\j_fu_94_reg[10] [8]),
        .O(\j_fu_94_reg[8] [8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_fu_94[8]_i_2 
       (.I0(\j_fu_94_reg[10] [4]),
        .I1(\j_fu_94_reg[10] [2]),
        .I2(\j_fu_94_reg[10] [0]),
        .I3(ap_loop_init),
        .I4(\j_fu_94_reg[10] [1]),
        .I5(\j_fu_94_reg[10] [3]),
        .O(\j_fu_94[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_94[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .O(ap_loop_init));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_94[9]_i_1 
       (.I0(\j_fu_94_reg[10] [7]),
        .I1(\j_fu_94[9]_i_2_n_5 ),
        .I2(\j_fu_94_reg[10] [8]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10] [9]),
        .O(\j_fu_94_reg[8] [9]));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_94[9]_i_2 
       (.I0(\j_fu_94_reg[10] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I3(\j_fu_94_reg[10] [4]),
        .I4(\j_fu_94[6]_i_2_n_5 ),
        .I5(\j_fu_94_reg[10] [5]),
        .O(\j_fu_94[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[4]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_condition_277__0),
        .I2(Q[1]),
        .I3(stream_in_full_n),
        .I4(v_hcresampler_core_U0_stream_in_read),
        .I5(stream_in_empty_n),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[4]_i_4 
       (.I0(v_hcresampler_core_U0_stream_in_read),
        .I1(stream_in_empty_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_condition_277__0),
        .I4(Q[1]),
        .I5(stream_in_full_n),
        .O(mOutPtr110_out));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_45
   (ap_done_cache,
    D,
    SS,
    ap_done_cache_reg_0,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
    Q,
    ap_done_reg1);
  output ap_done_cache;
  output [0:0]D;
  input [0:0]SS;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_done_reg1;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;

  LUT5 #(
    .INIT(32'hFFFF00D0)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .I2(Q[1]),
        .I3(ap_done_reg1),
        .I4(Q[0]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_46
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg,
    axi_data_V_2_fu_801,
    D,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[9] ,
    \B_V_data_1_state_reg[0] ,
    \sof_reg_118_reg[0] ,
    \eol_reg_181_reg[0] ,
    SS,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    Q,
    axi_last_V_reg_80,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    sof_reg_118);
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg;
  output axi_data_V_2_fu_801;
  output [1:0]D;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[9] ;
  output \B_V_data_1_state_reg[0] ;
  output \sof_reg_118_reg[0] ;
  output \eol_reg_181_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [4:0]Q;
  input axi_last_V_reg_80;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input sof_reg_118;

  wire \B_V_data_1_state[1]_i_4_n_5 ;
  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire axi_data_V_2_fu_801;
  wire axi_last_V_reg_80;
  wire \eol_reg_181_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_118;
  wire \sof_reg_118_reg[0] ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\B_V_data_1_state[1]_i_4_n_5 ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h4070000000000000)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I3(axi_last_V_reg_80),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(Q[4]),
        .O(\B_V_data_1_state[1]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF020)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I2(Q[4]),
        .I3(ap_done_reg1),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFF00D0)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I2(Q[4]),
        .I3(ap_done_reg1),
        .I4(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(axi_last_V_reg_80),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .O(ap_done_reg1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .I1(ap_loop_init_int),
        .I2(axi_last_V_reg_80),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(SS));
  LUT6 #(
    .INIT(64'hDFD5F5F5FFF5F5F5)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .I2(ap_loop_init_int),
        .I3(axi_last_V_reg_80),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00080088000800)) 
    \axi_data_V_2_fu_80[23]_i_3 
       (.I0(Q[4]),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(axi_last_V_reg_80),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .O(axi_data_V_2_fu_801));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axi_data_V_2_fu_80[23]_i_4 
       (.I0(Q[4]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF020)) 
    \axi_last_V_2_reg_132[0]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I2(Q[4]),
        .I3(ap_done_reg1),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hF0F0F8F0B8F0F8F0)) 
    \axi_last_V_reg_80[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(axi_last_V_reg_80),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFF4070)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I3(axi_last_V_reg_80),
        .I4(Q[3]),
        .O(\eol_reg_181_reg[0] ));
  LUT6 #(
    .INIT(64'h0EEE00EE0EEE0EEE)) 
    \sof_reg_118[0]_i_1 
       (.I0(sof_reg_118),
        .I1(Q[1]),
        .I2(ap_done_reg1),
        .I3(Q[4]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg),
        .I5(ap_done_cache),
        .O(\sof_reg_118_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase
   (hscale_core_polyphase_U0_hfltCoeff_ce0,
    ADDRBWRADDR,
    icmp_ln653_fu_281_p2_carry_i_4,
    ap_loop_init_int,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg,
    \x_fu_164_reg[10] ,
    sel0,
    \x_5_reg_927_pp0_iter2_reg_reg[0]__0 ,
    \empty_45_reg_365_reg[0] ,
    \xbySamples_reg_941_reg[0] ,
    Q,
    hscale_core_polyphase_U0_phasesH_ce0,
    ap_loop_init,
    \x_fu_164_reg[6] ,
    \ap_CS_fsm_reg[2]_0 ,
    \add_ln676_reg_969_reg[15] ,
    \y_fu_72_reg[10]_0 ,
    E,
    \ap_CS_fsm_reg[4]_0 ,
    shiftReg_ce,
    hscale_core_polyphase_U0_stream_upsampled_read,
    in,
    SS,
    ap_clk,
    \icmp_ln715_reg_937_reg[0] ,
    icmp_ln676_fu_423_p2_carry__0,
    icmp_ln676_fu_423_p2_carry__1,
    icmp_ln757_fu_403_p2_carry__0,
    icmp_ln757_fu_403_p2_carry__0_0,
    DI,
    \and_ln757_reg_984_reg[0] ,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready,
    \int_hfltCoeff_shift0_reg[0] ,
    \int_phasesH_shift0_reg[0] ,
    ap_rst_n,
    stream_scaled_full_n,
    icmp_ln653_fu_281_p2_carry,
    icmp_ln653_fu_281_p2_carry_0,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0,
    ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    icmp_ln676_fu_423_p2_carry__0_0,
    v_hcresampler_core_1_U0_stream_scaled_read,
    stream_scaled_empty_n,
    stream_upsampled_empty_n,
    D,
    if_dout,
    \hfltCoeff_load_reg_375_reg[15] );
  output hscale_core_polyphase_U0_hfltCoeff_ce0;
  output [7:0]ADDRBWRADDR;
  output [0:0]icmp_ln653_fu_281_p2_carry_i_4;
  output ap_loop_init_int;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg;
  output [5:0]\x_fu_164_reg[10] ;
  output [9:0]sel0;
  output \x_5_reg_927_pp0_iter2_reg_reg[0]__0 ;
  output \empty_45_reg_365_reg[0] ;
  output \xbySamples_reg_941_reg[0] ;
  output [9:0]Q;
  output hscale_core_polyphase_U0_phasesH_ce0;
  output ap_loop_init;
  output [1:0]\x_fu_164_reg[6] ;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [15:0]\add_ln676_reg_969_reg[15] ;
  output [10:0]\y_fu_72_reg[10]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[4]_0 ;
  output shiftReg_ce;
  output hscale_core_polyphase_U0_stream_upsampled_read;
  output [23:0]in;
  input [0:0]SS;
  input ap_clk;
  input [2:0]\icmp_ln715_reg_937_reg[0] ;
  input [3:0]icmp_ln676_fu_423_p2_carry__0;
  input [3:0]icmp_ln676_fu_423_p2_carry__1;
  input [3:0]icmp_ln757_fu_403_p2_carry__0;
  input [3:0]icmp_ln757_fu_403_p2_carry__0_0;
  input [1:0]DI;
  input [1:0]\and_ln757_reg_984_reg[0] ;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready;
  input \int_hfltCoeff_shift0_reg[0] ;
  input \int_phasesH_shift0_reg[0] ;
  input ap_rst_n;
  input stream_scaled_full_n;
  input [1:0]icmp_ln653_fu_281_p2_carry;
  input icmp_ln653_fu_281_p2_carry_0;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0;
  input ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [15:0]icmp_ln676_fu_423_p2_carry__0_0;
  input v_hcresampler_core_1_U0_stream_scaled_read;
  input stream_scaled_empty_n;
  input stream_upsampled_empty_n;
  input [8:0]D;
  input [23:0]if_dout;
  input [15:0]\hfltCoeff_load_reg_375_reg[15] ;

  wire [7:0]ADDRBWRADDR;
  wire [8:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire FiltCoeff_1_U_n_10;
  wire FiltCoeff_1_U_n_11;
  wire FiltCoeff_1_U_n_12;
  wire FiltCoeff_1_U_n_13;
  wire FiltCoeff_1_U_n_14;
  wire FiltCoeff_1_U_n_15;
  wire FiltCoeff_1_U_n_16;
  wire FiltCoeff_1_U_n_17;
  wire FiltCoeff_1_U_n_18;
  wire FiltCoeff_1_U_n_19;
  wire FiltCoeff_1_U_n_20;
  wire FiltCoeff_1_U_n_5;
  wire FiltCoeff_1_U_n_6;
  wire FiltCoeff_1_U_n_7;
  wire FiltCoeff_1_U_n_8;
  wire FiltCoeff_1_U_n_9;
  wire [5:0]FiltCoeff_1_address0;
  wire FiltCoeff_2_U_n_10;
  wire FiltCoeff_2_U_n_11;
  wire FiltCoeff_2_U_n_12;
  wire FiltCoeff_2_U_n_13;
  wire FiltCoeff_2_U_n_14;
  wire FiltCoeff_2_U_n_15;
  wire FiltCoeff_2_U_n_16;
  wire FiltCoeff_2_U_n_17;
  wire FiltCoeff_2_U_n_18;
  wire FiltCoeff_2_U_n_19;
  wire FiltCoeff_2_U_n_20;
  wire FiltCoeff_2_U_n_5;
  wire FiltCoeff_2_U_n_6;
  wire FiltCoeff_2_U_n_7;
  wire FiltCoeff_2_U_n_8;
  wire FiltCoeff_2_U_n_9;
  wire [5:0]FiltCoeff_2_address0;
  wire FiltCoeff_3_U_n_10;
  wire FiltCoeff_3_U_n_11;
  wire FiltCoeff_3_U_n_12;
  wire FiltCoeff_3_U_n_13;
  wire FiltCoeff_3_U_n_14;
  wire FiltCoeff_3_U_n_15;
  wire FiltCoeff_3_U_n_16;
  wire FiltCoeff_3_U_n_17;
  wire FiltCoeff_3_U_n_18;
  wire FiltCoeff_3_U_n_19;
  wire FiltCoeff_3_U_n_20;
  wire FiltCoeff_3_U_n_5;
  wire FiltCoeff_3_U_n_6;
  wire FiltCoeff_3_U_n_7;
  wire FiltCoeff_3_U_n_8;
  wire FiltCoeff_3_U_n_9;
  wire [5:0]FiltCoeff_3_address0;
  wire FiltCoeff_4_U_n_10;
  wire FiltCoeff_4_U_n_11;
  wire FiltCoeff_4_U_n_12;
  wire FiltCoeff_4_U_n_13;
  wire FiltCoeff_4_U_n_14;
  wire FiltCoeff_4_U_n_15;
  wire FiltCoeff_4_U_n_16;
  wire FiltCoeff_4_U_n_17;
  wire FiltCoeff_4_U_n_18;
  wire FiltCoeff_4_U_n_19;
  wire FiltCoeff_4_U_n_20;
  wire FiltCoeff_4_U_n_5;
  wire FiltCoeff_4_U_n_6;
  wire FiltCoeff_4_U_n_7;
  wire FiltCoeff_4_U_n_8;
  wire FiltCoeff_4_U_n_9;
  wire [5:0]FiltCoeff_4_address0;
  wire FiltCoeff_5_U_n_10;
  wire FiltCoeff_5_U_n_11;
  wire FiltCoeff_5_U_n_12;
  wire FiltCoeff_5_U_n_13;
  wire FiltCoeff_5_U_n_14;
  wire FiltCoeff_5_U_n_15;
  wire FiltCoeff_5_U_n_16;
  wire FiltCoeff_5_U_n_17;
  wire FiltCoeff_5_U_n_18;
  wire FiltCoeff_5_U_n_19;
  wire FiltCoeff_5_U_n_20;
  wire FiltCoeff_5_U_n_5;
  wire FiltCoeff_5_U_n_6;
  wire FiltCoeff_5_U_n_7;
  wire FiltCoeff_5_U_n_8;
  wire FiltCoeff_5_U_n_9;
  wire [5:0]FiltCoeff_5_address0;
  wire [5:0]FiltCoeff_address0;
  wire [7:0]PixArray_val_V_10_0_fu_104;
  wire [7:0]PixArray_val_V_11_0_fu_108;
  wire [7:0]PixArray_val_V_12_0_fu_112;
  wire [7:0]PixArray_val_V_13_0_fu_116;
  wire [7:0]PixArray_val_V_14_0_fu_120;
  wire [7:0]PixArray_val_V_15_047_fu_124;
  wire [7:0]PixArray_val_V_16_048_fu_128;
  wire [7:0]PixArray_val_V_17_049_fu_132;
  wire [7:0]PixArray_val_V_18_050_fu_136;
  wire [7:0]PixArray_val_V_19_051_fu_140;
  wire [7:0]PixArray_val_V_20_052_fu_144;
  wire [7:0]PixArray_val_V_21_053_fu_148;
  wire [7:0]PixArray_val_V_22_054_fu_152;
  wire [7:0]PixArray_val_V_23_055_fu_156;
  wire [7:0]PixArray_val_V_3_0_fu_76;
  wire PixArray_val_V_3_0_fu_760;
  wire [7:0]PixArray_val_V_4_0_fu_80;
  wire [7:0]PixArray_val_V_5_0_fu_84;
  wire [7:0]PixArray_val_V_6_0_fu_88;
  wire [7:0]PixArray_val_V_7_0_fu_92;
  wire [7:0]PixArray_val_V_8_0_fu_96;
  wire [7:0]PixArray_val_V_9_0_fu_100;
  wire [9:0]Q;
  wire [0:0]SS;
  wire [15:0]\add_ln676_reg_969_reg[15] ;
  wire [1:0]\and_ln757_reg_984_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_start;
  wire \empty_45_reg_365_reg[0] ;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_21;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_22;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o;
  wire [7:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_10;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_210;
  wire \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter2 ;
  wire \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter4 ;
  wire \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter6 ;
  wire \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter8 ;
  wire grp_hscale_polyphase_fu_220_ap_start_reg;
  wire [15:0]hfltCoeff_load_reg_375;
  wire [15:0]\hfltCoeff_load_reg_375_reg[15] ;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire hscale_core_polyphase_U0_phasesH_ce0;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire [1:0]icmp_ln653_fu_281_p2_carry;
  wire icmp_ln653_fu_281_p2_carry_0;
  wire [0:0]icmp_ln653_fu_281_p2_carry_i_4;
  wire [3:0]icmp_ln676_fu_423_p2_carry__0;
  wire [15:0]icmp_ln676_fu_423_p2_carry__0_0;
  wire [3:0]icmp_ln676_fu_423_p2_carry__1;
  wire [2:0]\icmp_ln715_reg_937_reg[0] ;
  wire [3:0]icmp_ln757_fu_403_p2_carry__0;
  wire [3:0]icmp_ln757_fu_403_p2_carry__0_0;
  wire [23:0]if_dout;
  wire [23:0]in;
  wire \int_hfltCoeff_shift0_reg[0] ;
  wire \int_phasesH_shift0_reg[0] ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire [15:0]q00;
  wire [9:0]sel0;
  wire shiftReg_ce;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire v_hcresampler_core_1_U0_stream_scaled_read;
  wire \x_5_reg_927_pp0_iter2_reg_reg[0]__0 ;
  wire [5:0]\x_fu_164_reg[10] ;
  wire [1:0]\x_fu_164_reg[6] ;
  wire \xbySamples_reg_941_reg[0] ;
  wire [10:0]y_6_fu_325_p2;
  wire \y_fu_72[10]_i_3_n_5 ;
  wire [10:0]\y_fu_72_reg[10]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W FiltCoeff_1_U
       (.FiltCoeff_1_address0(FiltCoeff_1_address0),
        .Q(hfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_0),
        .q00({FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18,FiltCoeff_1_U_n_19,FiltCoeff_1_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_7 FiltCoeff_2_U
       (.FiltCoeff_2_address0(FiltCoeff_2_address0),
        .Q(hfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_1),
        .q00({FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18,FiltCoeff_2_U_n_19,FiltCoeff_2_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8 FiltCoeff_3_U
       (.FiltCoeff_3_address0(FiltCoeff_3_address0),
        .Q(hfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_2),
        .q00({FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18,FiltCoeff_3_U_n_19,FiltCoeff_3_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9 FiltCoeff_4_U
       (.FiltCoeff_4_address0(FiltCoeff_4_address0),
        .Q(hfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_3),
        .q00({FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18,FiltCoeff_4_U_n_19,FiltCoeff_4_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10 FiltCoeff_5_U
       (.FiltCoeff_5_address0(FiltCoeff_5_address0),
        .Q(hfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_4),
        .q00({FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18,FiltCoeff_5_U_n_19,FiltCoeff_5_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11 FiltCoeff_U
       (.FiltCoeff_address0(FiltCoeff_address0),
        .Q(hfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in),
        .q00(q00));
  FDRE \PixArray_val_V_10_0_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o[0]),
        .Q(PixArray_val_V_10_0_fu_104[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_10_0_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o[1]),
        .Q(PixArray_val_V_10_0_fu_104[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_10_0_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o[2]),
        .Q(PixArray_val_V_10_0_fu_104[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_10_0_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o[3]),
        .Q(PixArray_val_V_10_0_fu_104[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_10_0_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o[4]),
        .Q(PixArray_val_V_10_0_fu_104[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_10_0_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o[5]),
        .Q(PixArray_val_V_10_0_fu_104[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_10_0_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o[6]),
        .Q(PixArray_val_V_10_0_fu_104[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_10_0_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o[7]),
        .Q(PixArray_val_V_10_0_fu_104[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_11_0_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o[0]),
        .Q(PixArray_val_V_11_0_fu_108[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_11_0_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o[1]),
        .Q(PixArray_val_V_11_0_fu_108[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_11_0_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o[2]),
        .Q(PixArray_val_V_11_0_fu_108[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_11_0_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o[3]),
        .Q(PixArray_val_V_11_0_fu_108[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_11_0_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o[4]),
        .Q(PixArray_val_V_11_0_fu_108[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_11_0_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o[5]),
        .Q(PixArray_val_V_11_0_fu_108[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_11_0_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o[6]),
        .Q(PixArray_val_V_11_0_fu_108[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_11_0_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o[7]),
        .Q(PixArray_val_V_11_0_fu_108[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_12_0_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o[0]),
        .Q(PixArray_val_V_12_0_fu_112[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_12_0_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o[1]),
        .Q(PixArray_val_V_12_0_fu_112[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_12_0_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o[2]),
        .Q(PixArray_val_V_12_0_fu_112[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_12_0_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o[3]),
        .Q(PixArray_val_V_12_0_fu_112[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_12_0_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o[4]),
        .Q(PixArray_val_V_12_0_fu_112[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_12_0_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o[5]),
        .Q(PixArray_val_V_12_0_fu_112[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_12_0_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o[6]),
        .Q(PixArray_val_V_12_0_fu_112[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_12_0_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o[7]),
        .Q(PixArray_val_V_12_0_fu_112[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_0_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o[0]),
        .Q(PixArray_val_V_13_0_fu_116[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_0_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o[1]),
        .Q(PixArray_val_V_13_0_fu_116[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_0_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o[2]),
        .Q(PixArray_val_V_13_0_fu_116[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_0_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o[3]),
        .Q(PixArray_val_V_13_0_fu_116[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_0_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o[4]),
        .Q(PixArray_val_V_13_0_fu_116[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_0_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o[5]),
        .Q(PixArray_val_V_13_0_fu_116[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_0_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o[6]),
        .Q(PixArray_val_V_13_0_fu_116[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_0_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o[7]),
        .Q(PixArray_val_V_13_0_fu_116[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o[0]),
        .Q(PixArray_val_V_14_0_fu_120[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o[1]),
        .Q(PixArray_val_V_14_0_fu_120[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o[2]),
        .Q(PixArray_val_V_14_0_fu_120[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o[3]),
        .Q(PixArray_val_V_14_0_fu_120[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o[4]),
        .Q(PixArray_val_V_14_0_fu_120[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o[5]),
        .Q(PixArray_val_V_14_0_fu_120[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o[6]),
        .Q(PixArray_val_V_14_0_fu_120[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o[7]),
        .Q(PixArray_val_V_14_0_fu_120[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_047_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o[0]),
        .Q(PixArray_val_V_15_047_fu_124[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_047_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o[1]),
        .Q(PixArray_val_V_15_047_fu_124[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_047_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o[2]),
        .Q(PixArray_val_V_15_047_fu_124[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_047_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o[3]),
        .Q(PixArray_val_V_15_047_fu_124[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_047_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o[4]),
        .Q(PixArray_val_V_15_047_fu_124[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_047_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o[5]),
        .Q(PixArray_val_V_15_047_fu_124[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_047_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o[6]),
        .Q(PixArray_val_V_15_047_fu_124[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_047_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o[7]),
        .Q(PixArray_val_V_15_047_fu_124[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_16_048_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o[0]),
        .Q(PixArray_val_V_16_048_fu_128[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_16_048_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o[1]),
        .Q(PixArray_val_V_16_048_fu_128[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_16_048_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o[2]),
        .Q(PixArray_val_V_16_048_fu_128[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_16_048_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o[3]),
        .Q(PixArray_val_V_16_048_fu_128[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_16_048_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o[4]),
        .Q(PixArray_val_V_16_048_fu_128[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_16_048_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o[5]),
        .Q(PixArray_val_V_16_048_fu_128[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_16_048_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o[6]),
        .Q(PixArray_val_V_16_048_fu_128[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_16_048_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o[7]),
        .Q(PixArray_val_V_16_048_fu_128[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_17_049_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o[0]),
        .Q(PixArray_val_V_17_049_fu_132[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_17_049_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o[1]),
        .Q(PixArray_val_V_17_049_fu_132[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_17_049_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o[2]),
        .Q(PixArray_val_V_17_049_fu_132[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_17_049_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o[3]),
        .Q(PixArray_val_V_17_049_fu_132[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_17_049_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o[4]),
        .Q(PixArray_val_V_17_049_fu_132[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_17_049_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o[5]),
        .Q(PixArray_val_V_17_049_fu_132[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_17_049_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o[6]),
        .Q(PixArray_val_V_17_049_fu_132[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_17_049_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o[7]),
        .Q(PixArray_val_V_17_049_fu_132[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_18_050_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_21_053_fu_148[0]),
        .Q(PixArray_val_V_18_050_fu_136[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_18_050_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_21_053_fu_148[1]),
        .Q(PixArray_val_V_18_050_fu_136[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_18_050_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_21_053_fu_148[2]),
        .Q(PixArray_val_V_18_050_fu_136[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_18_050_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_21_053_fu_148[3]),
        .Q(PixArray_val_V_18_050_fu_136[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_18_050_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_21_053_fu_148[4]),
        .Q(PixArray_val_V_18_050_fu_136[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_18_050_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_21_053_fu_148[5]),
        .Q(PixArray_val_V_18_050_fu_136[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_18_050_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_21_053_fu_148[6]),
        .Q(PixArray_val_V_18_050_fu_136[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_18_050_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_21_053_fu_148[7]),
        .Q(PixArray_val_V_18_050_fu_136[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_19_051_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_22_054_fu_152[0]),
        .Q(PixArray_val_V_19_051_fu_140[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_19_051_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_22_054_fu_152[1]),
        .Q(PixArray_val_V_19_051_fu_140[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_19_051_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_22_054_fu_152[2]),
        .Q(PixArray_val_V_19_051_fu_140[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_19_051_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_22_054_fu_152[3]),
        .Q(PixArray_val_V_19_051_fu_140[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_19_051_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_22_054_fu_152[4]),
        .Q(PixArray_val_V_19_051_fu_140[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_19_051_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_22_054_fu_152[5]),
        .Q(PixArray_val_V_19_051_fu_140[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_19_051_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_22_054_fu_152[6]),
        .Q(PixArray_val_V_19_051_fu_140[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_19_051_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_22_054_fu_152[7]),
        .Q(PixArray_val_V_19_051_fu_140[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_20_052_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_23_055_fu_156[0]),
        .Q(PixArray_val_V_20_052_fu_144[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_20_052_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_23_055_fu_156[1]),
        .Q(PixArray_val_V_20_052_fu_144[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_20_052_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_23_055_fu_156[2]),
        .Q(PixArray_val_V_20_052_fu_144[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_20_052_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_23_055_fu_156[3]),
        .Q(PixArray_val_V_20_052_fu_144[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_20_052_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_23_055_fu_156[4]),
        .Q(PixArray_val_V_20_052_fu_144[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_20_052_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_23_055_fu_156[5]),
        .Q(PixArray_val_V_20_052_fu_144[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_20_052_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_23_055_fu_156[6]),
        .Q(PixArray_val_V_20_052_fu_144[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_20_052_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(PixArray_val_V_23_055_fu_156[7]),
        .Q(PixArray_val_V_20_052_fu_144[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_21_053_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[0]),
        .Q(PixArray_val_V_21_053_fu_148[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_21_053_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[1]),
        .Q(PixArray_val_V_21_053_fu_148[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_21_053_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[2]),
        .Q(PixArray_val_V_21_053_fu_148[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_21_053_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[3]),
        .Q(PixArray_val_V_21_053_fu_148[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_21_053_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[4]),
        .Q(PixArray_val_V_21_053_fu_148[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_21_053_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[5]),
        .Q(PixArray_val_V_21_053_fu_148[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_21_053_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[6]),
        .Q(PixArray_val_V_21_053_fu_148[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_21_053_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[7]),
        .Q(PixArray_val_V_21_053_fu_148[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_22_054_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[8]),
        .Q(PixArray_val_V_22_054_fu_152[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_22_054_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[9]),
        .Q(PixArray_val_V_22_054_fu_152[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_22_054_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[10]),
        .Q(PixArray_val_V_22_054_fu_152[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_22_054_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[11]),
        .Q(PixArray_val_V_22_054_fu_152[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_22_054_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[12]),
        .Q(PixArray_val_V_22_054_fu_152[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_22_054_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[13]),
        .Q(PixArray_val_V_22_054_fu_152[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_22_054_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[14]),
        .Q(PixArray_val_V_22_054_fu_152[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_22_054_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[15]),
        .Q(PixArray_val_V_22_054_fu_152[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_23_055_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[16]),
        .Q(PixArray_val_V_23_055_fu_156[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_23_055_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[17]),
        .Q(PixArray_val_V_23_055_fu_156[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_23_055_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[18]),
        .Q(PixArray_val_V_23_055_fu_156[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_23_055_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[19]),
        .Q(PixArray_val_V_23_055_fu_156[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_23_055_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[20]),
        .Q(PixArray_val_V_23_055_fu_156[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_23_055_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[21]),
        .Q(PixArray_val_V_23_055_fu_156[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_23_055_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[22]),
        .Q(PixArray_val_V_23_055_fu_156[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_23_055_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(hscale_core_polyphase_U0_stream_upsampled_read),
        .D(if_dout[23]),
        .Q(PixArray_val_V_23_055_fu_156[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o[0]),
        .Q(PixArray_val_V_3_0_fu_76[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o[1]),
        .Q(PixArray_val_V_3_0_fu_76[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o[2]),
        .Q(PixArray_val_V_3_0_fu_76[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o[3]),
        .Q(PixArray_val_V_3_0_fu_76[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o[4]),
        .Q(PixArray_val_V_3_0_fu_76[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o[5]),
        .Q(PixArray_val_V_3_0_fu_76[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o[6]),
        .Q(PixArray_val_V_3_0_fu_76[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o[7]),
        .Q(PixArray_val_V_3_0_fu_76[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o[0]),
        .Q(PixArray_val_V_4_0_fu_80[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o[1]),
        .Q(PixArray_val_V_4_0_fu_80[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o[2]),
        .Q(PixArray_val_V_4_0_fu_80[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o[3]),
        .Q(PixArray_val_V_4_0_fu_80[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o[4]),
        .Q(PixArray_val_V_4_0_fu_80[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o[5]),
        .Q(PixArray_val_V_4_0_fu_80[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o[6]),
        .Q(PixArray_val_V_4_0_fu_80[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o[7]),
        .Q(PixArray_val_V_4_0_fu_80[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o[0]),
        .Q(PixArray_val_V_5_0_fu_84[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o[1]),
        .Q(PixArray_val_V_5_0_fu_84[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o[2]),
        .Q(PixArray_val_V_5_0_fu_84[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o[3]),
        .Q(PixArray_val_V_5_0_fu_84[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o[4]),
        .Q(PixArray_val_V_5_0_fu_84[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o[5]),
        .Q(PixArray_val_V_5_0_fu_84[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o[6]),
        .Q(PixArray_val_V_5_0_fu_84[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o[7]),
        .Q(PixArray_val_V_5_0_fu_84[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o[0]),
        .Q(PixArray_val_V_6_0_fu_88[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o[1]),
        .Q(PixArray_val_V_6_0_fu_88[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o[2]),
        .Q(PixArray_val_V_6_0_fu_88[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o[3]),
        .Q(PixArray_val_V_6_0_fu_88[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o[4]),
        .Q(PixArray_val_V_6_0_fu_88[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o[5]),
        .Q(PixArray_val_V_6_0_fu_88[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o[6]),
        .Q(PixArray_val_V_6_0_fu_88[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o[7]),
        .Q(PixArray_val_V_6_0_fu_88[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o[0]),
        .Q(PixArray_val_V_7_0_fu_92[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o[1]),
        .Q(PixArray_val_V_7_0_fu_92[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o[2]),
        .Q(PixArray_val_V_7_0_fu_92[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o[3]),
        .Q(PixArray_val_V_7_0_fu_92[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o[4]),
        .Q(PixArray_val_V_7_0_fu_92[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o[5]),
        .Q(PixArray_val_V_7_0_fu_92[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o[6]),
        .Q(PixArray_val_V_7_0_fu_92[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o[7]),
        .Q(PixArray_val_V_7_0_fu_92[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_8_0_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o[0]),
        .Q(PixArray_val_V_8_0_fu_96[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_8_0_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o[1]),
        .Q(PixArray_val_V_8_0_fu_96[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_8_0_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o[2]),
        .Q(PixArray_val_V_8_0_fu_96[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_8_0_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o[3]),
        .Q(PixArray_val_V_8_0_fu_96[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_8_0_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o[4]),
        .Q(PixArray_val_V_8_0_fu_96[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_8_0_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o[5]),
        .Q(PixArray_val_V_8_0_fu_96[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_8_0_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o[6]),
        .Q(PixArray_val_V_8_0_fu_96[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_8_0_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o[7]),
        .Q(PixArray_val_V_8_0_fu_96[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_9_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o[0]),
        .Q(PixArray_val_V_9_0_fu_100[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_9_0_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o[1]),
        .Q(PixArray_val_V_9_0_fu_100[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_9_0_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o[2]),
        .Q(PixArray_val_V_9_0_fu_100[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_9_0_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o[3]),
        .Q(PixArray_val_V_9_0_fu_100[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_9_0_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o[4]),
        .Q(PixArray_val_V_9_0_fu_100[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_9_0_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o[5]),
        .Q(PixArray_val_V_9_0_fu_100[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_9_0_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o[6]),
        .Q(PixArray_val_V_9_0_fu_100[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_9_0_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_3_0_fu_760),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o[7]),
        .Q(PixArray_val_V_9_0_fu_100[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_start),
        .I3(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(ap_NS_fsm[1]),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state2,\ap_CS_fsm_reg[2]_0 [0]}),
        .SR(ap_NS_fsm11_out),
        .SS(SS),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter2 ),
        .ap_enable_reg_pp0_iter4(\grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter4 ),
        .ap_enable_reg_pp0_iter6(\grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter6 ),
        .ap_enable_reg_pp0_iter8(\grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter8 ),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\empty_45_reg_365_reg[0]_0 (\empty_45_reg_365_reg[0] ),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_21),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_22),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0),
        .grp_hscale_polyphase_fu_220_ap_start_reg(grp_hscale_polyphase_fu_220_ap_start_reg),
        .\hfltCoeff_load_reg_375_reg[15]_0 (hfltCoeff_load_reg_375),
        .\hfltCoeff_load_reg_375_reg[15]_1 (\hfltCoeff_load_reg_375_reg[15] ),
        .hscale_core_polyphase_U0_hfltCoeff_ce0(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .\int_hfltCoeff_shift0_reg[0] (\int_hfltCoeff_shift0_reg[0] ),
        .p_0_in(p_0_in_4),
        .p_0_in_0(p_0_in_3),
        .p_0_in_1(p_0_in_2),
        .p_0_in_2(p_0_in_1),
        .p_0_in_3(p_0_in_0),
        .p_0_in_4(p_0_in),
        .p_reg_reg(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_22),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width grp_hscale_core_polyphase_Pipeline_loop_width_fu_220
       (.CO(icmp_ln653_fu_281_p2_carry_i_4),
        .D({ap_NS_fsm[4],ap_NS_fsm[2]}),
        .DI(DI),
        .E(E),
        .FiltCoeff_1_address0(FiltCoeff_1_address0),
        .FiltCoeff_2_address0(FiltCoeff_2_address0),
        .FiltCoeff_3_address0(FiltCoeff_3_address0),
        .FiltCoeff_4_address0(FiltCoeff_4_address0),
        .FiltCoeff_5_address0(FiltCoeff_5_address0),
        .FiltCoeff_address0(FiltCoeff_address0),
        .\PixArray_val_V_15_047_fu_124_reg[7] (PixArray_val_V_21_053_fu_148),
        .\PixArray_val_V_15_047_fu_124_reg[7]_0 (PixArray_val_V_18_050_fu_136),
        .\PixArray_val_V_16_048_fu_128_reg[7] (PixArray_val_V_22_054_fu_152),
        .\PixArray_val_V_16_048_fu_128_reg[7]_0 (PixArray_val_V_19_051_fu_140),
        .\PixArray_val_V_17_049_fu_132_reg[7] (PixArray_val_V_23_055_fu_156),
        .\PixArray_val_V_17_049_fu_132_reg[7]_0 (PixArray_val_V_20_052_fu_144),
        .\PixArray_val_V_21_053_fu_148_reg[7] (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o),
        .\PixArray_val_V_21_053_fu_148_reg[7]_0 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o),
        .\PixArray_val_V_21_053_fu_148_reg[7]_1 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o),
        .\PixArray_val_V_21_053_fu_148_reg[7]_2 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o),
        .\PixArray_val_V_21_053_fu_148_reg[7]_3 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o),
        .\PixArray_val_V_22_054_fu_152_reg[7] (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o),
        .\PixArray_val_V_22_054_fu_152_reg[7]_0 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o),
        .\PixArray_val_V_22_054_fu_152_reg[7]_1 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o),
        .\PixArray_val_V_22_054_fu_152_reg[7]_2 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o),
        .\PixArray_val_V_22_054_fu_152_reg[7]_3 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o),
        .\PixArray_val_V_23_055_fu_156_reg[7] (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o),
        .\PixArray_val_V_23_055_fu_156_reg[7]_0 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o),
        .\PixArray_val_V_23_055_fu_156_reg[7]_1 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o),
        .\PixArray_val_V_23_055_fu_156_reg[7]_2 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o),
        .\PixArray_val_V_23_055_fu_156_reg[7]_3 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .SS(SS),
        .\add_ln676_reg_969_reg[15]_0 (\add_ln676_reg_969_reg[15] ),
        .\and_ln757_reg_984_reg[0]_0 (\and_ln757_reg_984_reg[0] ),
        .\ap_CS_fsm_reg[2] (grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_21),
        .\ap_CS_fsm_reg[3] (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_210),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg),
        .ap_enable_reg_pp0_iter10_reg_0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_10),
        .ap_enable_reg_pp0_iter2(\grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter2 ),
        .ap_enable_reg_pp0_iter4(\grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter4 ),
        .ap_enable_reg_pp0_iter5_reg_0(hscale_core_polyphase_U0_stream_upsampled_read),
        .ap_enable_reg_pp0_iter5_reg_1(PixArray_val_V_3_0_fu_760),
        .ap_enable_reg_pp0_iter6(\grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter6 ),
        .ap_enable_reg_pp0_iter8(\grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter8 ),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_loop_init_int_reg_0(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .\d_read_reg_22_reg[8] (D),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready),
        .grp_hscale_polyphase_fu_220_ap_start_reg(grp_hscale_polyphase_fu_220_ap_start_reg),
        .hscale_core_polyphase_U0_phasesH_ce0(hscale_core_polyphase_U0_phasesH_ce0),
        .icmp_ln653_fu_281_p2_carry_0(icmp_ln653_fu_281_p2_carry),
        .icmp_ln653_fu_281_p2_carry_1(icmp_ln653_fu_281_p2_carry_0),
        .icmp_ln676_fu_423_p2_carry__0_0(icmp_ln676_fu_423_p2_carry__0),
        .icmp_ln676_fu_423_p2_carry__0_1(icmp_ln676_fu_423_p2_carry__0_0),
        .icmp_ln676_fu_423_p2_carry__1_0(icmp_ln676_fu_423_p2_carry__1),
        .\icmp_ln715_reg_937_reg[0]_0 (\icmp_ln715_reg_937_reg[0] ),
        .icmp_ln757_fu_403_p2_carry__0_0(icmp_ln757_fu_403_p2_carry__0),
        .icmp_ln757_fu_403_p2_carry__0_1(icmp_ln757_fu_403_p2_carry__0_0),
        .in(in),
        .\int_phasesH_shift0_reg[0] (\int_phasesH_shift0_reg[0] ),
        .\lhs_2_reg_1065_reg[7] (PixArray_val_V_15_047_fu_124),
        .p_reg_reg({FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18,FiltCoeff_1_U_n_19,FiltCoeff_1_U_n_20}),
        .p_reg_reg_0({FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18,FiltCoeff_2_U_n_19,FiltCoeff_2_U_n_20}),
        .p_reg_reg_1({FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18,FiltCoeff_3_U_n_19,FiltCoeff_3_U_n_20}),
        .p_reg_reg_10(PixArray_val_V_7_0_fu_92),
        .p_reg_reg_11(PixArray_val_V_4_0_fu_80),
        .p_reg_reg_12(PixArray_val_V_12_0_fu_112),
        .p_reg_reg_13(PixArray_val_V_9_0_fu_100),
        .p_reg_reg_14(PixArray_val_V_6_0_fu_88),
        .p_reg_reg_15(PixArray_val_V_3_0_fu_76),
        .p_reg_reg_2({FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18,FiltCoeff_4_U_n_19,FiltCoeff_4_U_n_20}),
        .p_reg_reg_3({FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18,FiltCoeff_5_U_n_19,FiltCoeff_5_U_n_20}),
        .p_reg_reg_4(PixArray_val_V_14_0_fu_120),
        .p_reg_reg_5(PixArray_val_V_11_0_fu_108),
        .p_reg_reg_6(PixArray_val_V_8_0_fu_96),
        .p_reg_reg_7(PixArray_val_V_5_0_fu_84),
        .p_reg_reg_8(PixArray_val_V_13_0_fu_116),
        .p_reg_reg_9(PixArray_val_V_10_0_fu_104),
        .q00(q00),
        .sel0(sel0),
        .shiftReg_ce(shiftReg_ce),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .\tmp_3_reg_1125_reg[7] (PixArray_val_V_17_049_fu_132),
        .\tmp_7_reg_1095_reg[7] (PixArray_val_V_16_048_fu_128),
        .v_hcresampler_core_1_U0_stream_scaled_read(v_hcresampler_core_1_U0_stream_scaled_read),
        .\x_5_reg_927_pp0_iter2_reg_reg[0]__0_0 (\x_5_reg_927_pp0_iter2_reg_reg[0]__0 ),
        .\x_fu_164_reg[10]_0 (\x_fu_164_reg[10] ),
        .\x_fu_164_reg[6]_0 (\x_fu_164_reg[6] ),
        .\xbySamples_reg_941_reg[0]_0 (\xbySamples_reg_941_reg[0] ),
        .\xbySamples_reg_941_reg[10]_0 (Q));
  FDRE #(
    .INIT(1'b0)) 
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_210),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_72[0]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [0]),
        .O(y_6_fu_325_p2[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_72[10]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0),
        .I2(ap_start),
        .O(ap_NS_fsm11_out));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_72[10]_i_2 
       (.I0(\y_fu_72_reg[10]_0 [9]),
        .I1(\y_fu_72_reg[10]_0 [7]),
        .I2(\y_fu_72[10]_i_3_n_5 ),
        .I3(\y_fu_72_reg[10]_0 [6]),
        .I4(\y_fu_72_reg[10]_0 [8]),
        .I5(\y_fu_72_reg[10]_0 [10]),
        .O(y_6_fu_325_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_72[10]_i_3 
       (.I0(\y_fu_72_reg[10]_0 [5]),
        .I1(\y_fu_72_reg[10]_0 [2]),
        .I2(\y_fu_72_reg[10]_0 [1]),
        .I3(\y_fu_72_reg[10]_0 [0]),
        .I4(\y_fu_72_reg[10]_0 [3]),
        .I5(\y_fu_72_reg[10]_0 [4]),
        .O(\y_fu_72[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_72[1]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [0]),
        .I1(\y_fu_72_reg[10]_0 [1]),
        .O(y_6_fu_325_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_72[2]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [0]),
        .I1(\y_fu_72_reg[10]_0 [1]),
        .I2(\y_fu_72_reg[10]_0 [2]),
        .O(y_6_fu_325_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_72[3]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [2]),
        .I1(\y_fu_72_reg[10]_0 [1]),
        .I2(\y_fu_72_reg[10]_0 [0]),
        .I3(\y_fu_72_reg[10]_0 [3]),
        .O(y_6_fu_325_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_72[4]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [3]),
        .I1(\y_fu_72_reg[10]_0 [0]),
        .I2(\y_fu_72_reg[10]_0 [1]),
        .I3(\y_fu_72_reg[10]_0 [2]),
        .I4(\y_fu_72_reg[10]_0 [4]),
        .O(y_6_fu_325_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_72[5]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [2]),
        .I1(\y_fu_72_reg[10]_0 [1]),
        .I2(\y_fu_72_reg[10]_0 [0]),
        .I3(\y_fu_72_reg[10]_0 [3]),
        .I4(\y_fu_72_reg[10]_0 [4]),
        .I5(\y_fu_72_reg[10]_0 [5]),
        .O(y_6_fu_325_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \y_fu_72[6]_i_1 
       (.I0(\y_fu_72[10]_i_3_n_5 ),
        .I1(\y_fu_72_reg[10]_0 [6]),
        .O(y_6_fu_325_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_72[7]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [6]),
        .I1(\y_fu_72[10]_i_3_n_5 ),
        .I2(\y_fu_72_reg[10]_0 [7]),
        .O(y_6_fu_325_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_72[8]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [7]),
        .I1(\y_fu_72[10]_i_3_n_5 ),
        .I2(\y_fu_72_reg[10]_0 [6]),
        .I3(\y_fu_72_reg[10]_0 [8]),
        .O(y_6_fu_325_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_72[9]_i_1 
       (.I0(\y_fu_72_reg[10]_0 [8]),
        .I1(\y_fu_72_reg[10]_0 [6]),
        .I2(\y_fu_72[10]_i_3_n_5 ),
        .I3(\y_fu_72_reg[10]_0 [7]),
        .I4(\y_fu_72_reg[10]_0 [9]),
        .O(y_6_fu_325_p2[9]));
  FDRE \y_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[0]),
        .Q(\y_fu_72_reg[10]_0 [0]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[10]),
        .Q(\y_fu_72_reg[10]_0 [10]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[1]),
        .Q(\y_fu_72_reg[10]_0 [1]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[2]),
        .Q(\y_fu_72_reg[10]_0 [2]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[3]),
        .Q(\y_fu_72_reg[10]_0 [3]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[4]),
        .Q(\y_fu_72_reg[10]_0 [4]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[5]),
        .Q(\y_fu_72_reg[10]_0 [5]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[6]),
        .Q(\y_fu_72_reg[10]_0 [6]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[7]),
        .Q(\y_fu_72_reg[10]_0 [7]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[8]),
        .Q(\y_fu_72_reg[10]_0 [8]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(y_6_fu_325_p2[9]),
        .Q(\y_fu_72_reg[10]_0 [9]),
        .R(ap_NS_fsm11_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_1_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_1_address0;

  wire [5:0]FiltCoeff_1_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_5_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_5_address0;

  wire [5:0]FiltCoeff_5_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_address0;

  wire [5:0]FiltCoeff_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_address0[0]),
        .A1(FiltCoeff_address0[1]),
        .A2(FiltCoeff_address0[2]),
        .A3(FiltCoeff_address0[3]),
        .A4(FiltCoeff_address0[4]),
        .A5(FiltCoeff_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_7
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_2_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_2_address0;

  wire [5:0]FiltCoeff_2_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_3_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_3_address0;

  wire [5:0]FiltCoeff_3_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_4_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_4_address0;

  wire [5:0]FiltCoeff_4_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap
   (hscale_core_polyphase_U0_hfltCoeff_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0,
    \empty_45_reg_365_reg[0]_0 ,
    p_0_in,
    p_0_in_0,
    p_0_in_1,
    p_0_in_2,
    p_0_in_3,
    p_0_in_4,
    D,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0,
    ADDRBWRADDR,
    \hfltCoeff_load_reg_375_reg[15]_0 ,
    SS,
    ap_clk,
    \int_hfltCoeff_shift0_reg[0] ,
    p_reg_reg,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter2,
    grp_hscale_polyphase_fu_220_ap_start_reg,
    Q,
    ap_block_pp0_stage0_11001__0,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
    SR,
    ap_rst_n,
    ap_start,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1,
    \hfltCoeff_load_reg_375_reg[15]_1 );
  output hscale_core_polyphase_U0_hfltCoeff_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  output [5:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
  output \empty_45_reg_365_reg[0]_0 ;
  output p_0_in;
  output p_0_in_0;
  output p_0_in_1;
  output p_0_in_2;
  output p_0_in_3;
  output p_0_in_4;
  output [0:0]D;
  output grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg;
  output grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0;
  output [7:0]ADDRBWRADDR;
  output [15:0]\hfltCoeff_load_reg_375_reg[15]_0 ;
  input [0:0]SS;
  input ap_clk;
  input \int_hfltCoeff_shift0_reg[0] ;
  input p_reg_reg;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter6;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter2;
  input grp_hscale_polyphase_fu_220_ap_start_reg;
  input [2:0]Q;
  input ap_block_pp0_stage0_11001__0;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg;
  input [0:0]SR;
  input ap_rst_n;
  input ap_start;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1;
  input [15:0]\hfltCoeff_load_reg_375_reg[15]_1 ;

  wire [7:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [8:0]add_ln624_1_fu_209_p2;
  wire [2:0]add_ln627_fu_253_p2;
  wire [2:0]add_ln627_reg_360;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter8;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire [6:0]ap_sig_allocacmp_i_load;
  wire [2:0]ap_sig_allocacmp_j_load;
  wire ap_start;
  wire [8:1]empty_45_fu_291_p2;
  wire empty_45_fu_291_p2_carry__0_i_1_n_5;
  wire empty_45_fu_291_p2_carry__0_i_2_n_5;
  wire empty_45_fu_291_p2_carry__0_i_3_n_5;
  wire empty_45_fu_291_p2_carry__0_i_4_n_5;
  wire empty_45_fu_291_p2_carry__0_i_5_n_5;
  wire empty_45_fu_291_p2_carry__0_i_6_n_5;
  wire empty_45_fu_291_p2_carry__0_i_7_n_5;
  wire empty_45_fu_291_p2_carry__0_n_6;
  wire empty_45_fu_291_p2_carry__0_n_7;
  wire empty_45_fu_291_p2_carry__0_n_8;
  wire empty_45_fu_291_p2_carry_i_1_n_5;
  wire empty_45_fu_291_p2_carry_i_2_n_5;
  wire empty_45_fu_291_p2_carry_i_3_n_5;
  wire empty_45_fu_291_p2_carry_i_4_n_5;
  wire empty_45_fu_291_p2_carry_i_5_n_5;
  wire empty_45_fu_291_p2_carry_i_6_n_5;
  wire empty_45_fu_291_p2_carry_i_7_n_5;
  wire empty_45_fu_291_p2_carry_n_5;
  wire empty_45_fu_291_p2_carry_n_6;
  wire empty_45_fu_291_p2_carry_n_7;
  wire empty_45_fu_291_p2_carry_n_8;
  wire \empty_45_reg_365_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1;
  wire grp_hscale_polyphase_fu_220_ap_start_reg;
  wire [15:0]\hfltCoeff_load_reg_375_reg[15]_0 ;
  wire [15:0]\hfltCoeff_load_reg_375_reg[15]_1 ;
  wire [0:0]hscale_core_polyphase_U0_hfltCoeff_address0;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire [6:0]i_fu_86;
  wire indvar_flatten_fu_900;
  wire indvar_flatten_fu_901;
  wire \indvar_flatten_fu_90[7]_i_3_n_5 ;
  wire \indvar_flatten_fu_90[8]_i_6_n_5 ;
  wire \indvar_flatten_fu_90_reg_n_5_[0] ;
  wire \indvar_flatten_fu_90_reg_n_5_[1] ;
  wire \indvar_flatten_fu_90_reg_n_5_[2] ;
  wire \indvar_flatten_fu_90_reg_n_5_[3] ;
  wire \indvar_flatten_fu_90_reg_n_5_[4] ;
  wire \indvar_flatten_fu_90_reg_n_5_[5] ;
  wire \indvar_flatten_fu_90_reg_n_5_[6] ;
  wire \indvar_flatten_fu_90_reg_n_5_[7] ;
  wire \indvar_flatten_fu_90_reg_n_5_[8] ;
  wire \int_hfltCoeff_shift0_reg[0] ;
  wire [2:0]j_fu_82;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_reg_reg;
  wire ram_reg_0_63_0_0_i_8_n_5;
  wire ram_reg_0_63_0_0_i_9_n_5;
  wire [6:5]select_ln624_1_reg_348;
  wire \select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire \select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5 ;
  wire \select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5 ;
  wire \select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5 ;
  wire \select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5 ;
  wire \select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5 ;
  wire [2:0]select_ln624_fu_233_p3;
  wire [2:0]select_ln624_reg_343;
  wire [0:0]select_ln624_reg_343_pp0_iter2_reg;
  wire \select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5 ;
  wire \select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5 ;
  wire [2:0]select_ln624_reg_343_pp0_iter3_reg;
  wire [7:3]tmp_fu_264_p3;
  wire [3:3]NLW_empty_45_fu_291_p2_carry__0_CO_UNCONNECTED;

  FDRE \add_ln627_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(add_ln627_fu_253_p2[0]),
        .Q(add_ln627_reg_360[0]),
        .R(1'b0));
  FDRE \add_ln627_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(add_ln627_fu_253_p2[1]),
        .Q(add_ln627_reg_360[1]),
        .R(1'b0));
  FDRE \add_ln627_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(add_ln627_fu_253_p2[2]),
        .Q(add_ln627_reg_360[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(indvar_flatten_fu_900),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .R(SS));
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_45_fu_291_p2_carry
       (.CI(1'b0),
        .CO({empty_45_fu_291_p2_carry_n_5,empty_45_fu_291_p2_carry_n_6,empty_45_fu_291_p2_carry_n_7,empty_45_fu_291_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({empty_45_fu_291_p2_carry_i_1_n_5,empty_45_fu_291_p2_carry_i_2_n_5,empty_45_fu_291_p2_carry_i_3_n_5,1'b0}),
        .O(empty_45_fu_291_p2[4:1]),
        .S({empty_45_fu_291_p2_carry_i_4_n_5,empty_45_fu_291_p2_carry_i_5_n_5,empty_45_fu_291_p2_carry_i_6_n_5,empty_45_fu_291_p2_carry_i_7_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_45_fu_291_p2_carry__0
       (.CI(empty_45_fu_291_p2_carry_n_5),
        .CO({NLW_empty_45_fu_291_p2_carry__0_CO_UNCONNECTED[3],empty_45_fu_291_p2_carry__0_n_6,empty_45_fu_291_p2_carry__0_n_7,empty_45_fu_291_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,empty_45_fu_291_p2_carry__0_i_1_n_5,empty_45_fu_291_p2_carry__0_i_2_n_5,empty_45_fu_291_p2_carry__0_i_3_n_5}),
        .O(empty_45_fu_291_p2[8:5]),
        .S({empty_45_fu_291_p2_carry__0_i_4_n_5,empty_45_fu_291_p2_carry__0_i_5_n_5,empty_45_fu_291_p2_carry__0_i_6_n_5,empty_45_fu_291_p2_carry__0_i_7_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    empty_45_fu_291_p2_carry__0_i_1
       (.I0(tmp_fu_264_p3[6]),
        .I1(select_ln624_1_reg_348[5]),
        .O(empty_45_fu_291_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    empty_45_fu_291_p2_carry__0_i_2
       (.I0(tmp_fu_264_p3[5]),
        .I1(tmp_fu_264_p3[7]),
        .O(empty_45_fu_291_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    empty_45_fu_291_p2_carry__0_i_3
       (.I0(tmp_fu_264_p3[4]),
        .I1(tmp_fu_264_p3[6]),
        .O(empty_45_fu_291_p2_carry__0_i_3_n_5));
  LUT3 #(
    .INIT(8'h2D)) 
    empty_45_fu_291_p2_carry__0_i_4
       (.I0(tmp_fu_264_p3[7]),
        .I1(select_ln624_1_reg_348[6]),
        .I2(select_ln624_1_reg_348[5]),
        .O(empty_45_fu_291_p2_carry__0_i_4_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    empty_45_fu_291_p2_carry__0_i_5
       (.I0(select_ln624_1_reg_348[5]),
        .I1(tmp_fu_264_p3[6]),
        .I2(select_ln624_1_reg_348[6]),
        .I3(tmp_fu_264_p3[7]),
        .O(empty_45_fu_291_p2_carry__0_i_5_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    empty_45_fu_291_p2_carry__0_i_6
       (.I0(tmp_fu_264_p3[7]),
        .I1(tmp_fu_264_p3[5]),
        .I2(select_ln624_1_reg_348[5]),
        .I3(tmp_fu_264_p3[6]),
        .O(empty_45_fu_291_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    empty_45_fu_291_p2_carry__0_i_7
       (.I0(tmp_fu_264_p3[6]),
        .I1(tmp_fu_264_p3[4]),
        .I2(tmp_fu_264_p3[7]),
        .I3(tmp_fu_264_p3[5]),
        .O(empty_45_fu_291_p2_carry__0_i_7_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    empty_45_fu_291_p2_carry_i_1
       (.I0(tmp_fu_264_p3[3]),
        .I1(tmp_fu_264_p3[5]),
        .O(empty_45_fu_291_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    empty_45_fu_291_p2_carry_i_2
       (.I0(select_ln624_reg_343[2]),
        .I1(tmp_fu_264_p3[4]),
        .O(empty_45_fu_291_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    empty_45_fu_291_p2_carry_i_3
       (.I0(select_ln624_reg_343[1]),
        .I1(tmp_fu_264_p3[3]),
        .O(empty_45_fu_291_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    empty_45_fu_291_p2_carry_i_4
       (.I0(tmp_fu_264_p3[5]),
        .I1(tmp_fu_264_p3[3]),
        .I2(tmp_fu_264_p3[6]),
        .I3(tmp_fu_264_p3[4]),
        .O(empty_45_fu_291_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    empty_45_fu_291_p2_carry_i_5
       (.I0(tmp_fu_264_p3[4]),
        .I1(select_ln624_reg_343[2]),
        .I2(tmp_fu_264_p3[5]),
        .I3(tmp_fu_264_p3[3]),
        .O(empty_45_fu_291_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2DD2)) 
    empty_45_fu_291_p2_carry_i_6
       (.I0(tmp_fu_264_p3[3]),
        .I1(select_ln624_reg_343[1]),
        .I2(tmp_fu_264_p3[4]),
        .I3(select_ln624_reg_343[2]),
        .O(empty_45_fu_291_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    empty_45_fu_291_p2_carry_i_7
       (.I0(select_ln624_reg_343[1]),
        .I1(tmp_fu_264_p3[3]),
        .O(empty_45_fu_291_p2_carry_i_7_n_5));
  FDRE \empty_45_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln624_reg_343[0]),
        .Q(hscale_core_polyphase_U0_hfltCoeff_address0),
        .R(1'b0));
  FDRE \empty_45_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_45_fu_291_p2[1]),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \empty_45_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_45_fu_291_p2[2]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \empty_45_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_45_fu_291_p2[3]),
        .Q(ADDRBWRADDR[2]),
        .R(1'b0));
  FDRE \empty_45_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_45_fu_291_p2[4]),
        .Q(ADDRBWRADDR[3]),
        .R(1'b0));
  FDRE \empty_45_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_45_fu_291_p2[5]),
        .Q(ADDRBWRADDR[4]),
        .R(1'b0));
  FDRE \empty_45_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_45_fu_291_p2[6]),
        .Q(ADDRBWRADDR[5]),
        .R(1'b0));
  FDRE \empty_45_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_45_fu_291_p2[7]),
        .Q(ADDRBWRADDR[6]),
        .R(1'b0));
  FDRE \empty_45_reg_365_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_45_fu_291_p2[8]),
        .Q(ADDRBWRADDR[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_37 flow_control_loop_pipe_sequential_init_U
       (.D(add_ln624_1_fu_209_p2),
        .E(indvar_flatten_fu_901),
        .Q({\indvar_flatten_fu_90_reg_n_5_[8] ,\indvar_flatten_fu_90_reg_n_5_[7] ,\indvar_flatten_fu_90_reg_n_5_[6] ,\indvar_flatten_fu_90_reg_n_5_[5] ,\indvar_flatten_fu_90_reg_n_5_[4] ,\indvar_flatten_fu_90_reg_n_5_[3] ,\indvar_flatten_fu_90_reg_n_5_[2] ,\indvar_flatten_fu_90_reg_n_5_[1] ,\indvar_flatten_fu_90_reg_n_5_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .SS(SS),
        .\add_ln627_reg_360_reg[2] (add_ln627_fu_253_p2),
        .\add_ln627_reg_360_reg[2]_0 (j_fu_82),
        .\add_ln627_reg_360_reg[2]_1 (add_ln627_reg_360),
        .\ap_CS_fsm_reg[1] (Q[1:0]),
        .\ap_CS_fsm_reg[1]_0 (SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(\indvar_flatten_fu_90[8]_i_6_n_5 ),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_exit_ready_pp0_iter3_reg_reg__0(D),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_18),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_27),
        .ap_loop_init_int_reg_2(flow_control_loop_pipe_sequential_init_U_n_28),
        .ap_loop_init_int_reg_3(flow_control_loop_pipe_sequential_init_U_n_29),
        .ap_loop_init_int_reg_4(select_ln624_fu_233_p3),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_j_load(ap_sig_allocacmp_j_load),
        .ap_start(ap_start),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg(indvar_flatten_fu_900),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1),
        .\i_fu_86_reg[6] (i_fu_86),
        .\indvar_flatten_fu_90_reg[7] (\indvar_flatten_fu_90[7]_i_3_n_5 ),
        .select_ln624_1_reg_348(select_ln624_1_reg_348),
        .\select_ln624_1_reg_348_reg[5] (flow_control_loop_pipe_sequential_init_U_n_31),
        .\select_ln624_1_reg_348_reg[6] (ap_sig_allocacmp_i_load),
        .tmp_fu_264_p3(tmp_fu_264_p3),
        .\trunc_ln624_reg_355_reg[0] (flow_control_loop_pipe_sequential_init_U_n_19),
        .\trunc_ln624_reg_355_reg[4] (flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \hfltCoeff_load_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [0]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [10]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [11]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [12]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [13]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [14]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [15]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [1]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [2]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [3]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [4]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [5]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [6]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [7]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [8]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \hfltCoeff_load_reg_375_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hfltCoeff_load_reg_375_reg[15]_1 [9]),
        .Q(\hfltCoeff_load_reg_375_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[0]),
        .Q(i_fu_86[0]),
        .R(1'b0));
  FDRE \i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[1]),
        .Q(i_fu_86[1]),
        .R(1'b0));
  FDRE \i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[2]),
        .Q(i_fu_86[2]),
        .R(1'b0));
  FDRE \i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[3]),
        .Q(i_fu_86[3]),
        .R(1'b0));
  FDRE \i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[4]),
        .Q(i_fu_86[4]),
        .R(1'b0));
  FDRE \i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[5]),
        .Q(i_fu_86[5]),
        .R(1'b0));
  FDRE \i_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[6]),
        .Q(i_fu_86[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indvar_flatten_fu_90[7]_i_3 
       (.I0(\indvar_flatten_fu_90_reg_n_5_[2] ),
        .I1(\indvar_flatten_fu_90_reg_n_5_[1] ),
        .I2(\indvar_flatten_fu_90_reg_n_5_[0] ),
        .I3(\indvar_flatten_fu_90_reg_n_5_[3] ),
        .O(\indvar_flatten_fu_90[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \indvar_flatten_fu_90[8]_i_6 
       (.I0(\indvar_flatten_fu_90_reg_n_5_[6] ),
        .I1(\indvar_flatten_fu_90_reg_n_5_[5] ),
        .I2(\indvar_flatten_fu_90_reg_n_5_[4] ),
        .I3(\indvar_flatten_fu_90_reg_n_5_[3] ),
        .O(\indvar_flatten_fu_90[8]_i_6_n_5 ));
  FDRE \indvar_flatten_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[0]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \indvar_flatten_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[1]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \indvar_flatten_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[2]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \indvar_flatten_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[3]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \indvar_flatten_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[4]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \indvar_flatten_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[5]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \indvar_flatten_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[6]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \indvar_flatten_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[7]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \indvar_flatten_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln624_1_fu_209_p2[8]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_hfltCoeff_shift0[0]_i_1 
       (.I0(hscale_core_polyphase_U0_hfltCoeff_address0),
        .I1(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .I2(\int_hfltCoeff_shift0_reg[0] ),
        .O(\empty_45_reg_365_reg[0]_0 ));
  FDRE \j_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_j_load[0]),
        .Q(j_fu_82[0]),
        .R(1'b0));
  FDRE \j_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_j_load[1]),
        .Q(j_fu_82[1]),
        .R(1'b0));
  FDRE \j_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_j_load[2]),
        .Q(j_fu_82[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A800A800A800)) 
    ram_reg_0_63_0_0_i_1
       (.I0(select_ln624_reg_343_pp0_iter3_reg[2]),
        .I1(select_ln624_reg_343_pp0_iter3_reg[0]),
        .I2(select_ln624_reg_343_pp0_iter3_reg[1]),
        .I3(ram_reg_0_63_0_0_i_8_n_5),
        .I4(ram_reg_0_63_0_0_i_9_n_5),
        .I5(p_reg_reg),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h1010100010001000)) 
    ram_reg_0_63_0_0_i_1__0
       (.I0(select_ln624_reg_343_pp0_iter3_reg[0]),
        .I1(select_ln624_reg_343_pp0_iter3_reg[1]),
        .I2(select_ln624_reg_343_pp0_iter3_reg[2]),
        .I3(ram_reg_0_63_0_0_i_8_n_5),
        .I4(ram_reg_0_63_0_0_i_9_n_5),
        .I5(ap_enable_reg_pp0_iter8),
        .O(p_0_in_0));
  LUT6 #(
    .INIT(64'h0808080008000800)) 
    ram_reg_0_63_0_0_i_1__1
       (.I0(select_ln624_reg_343_pp0_iter3_reg[0]),
        .I1(select_ln624_reg_343_pp0_iter3_reg[1]),
        .I2(select_ln624_reg_343_pp0_iter3_reg[2]),
        .I3(ram_reg_0_63_0_0_i_8_n_5),
        .I4(ram_reg_0_63_0_0_i_9_n_5),
        .I5(ap_enable_reg_pp0_iter6),
        .O(p_0_in_1));
  LUT6 #(
    .INIT(64'h0404040004000400)) 
    ram_reg_0_63_0_0_i_1__2
       (.I0(select_ln624_reg_343_pp0_iter3_reg[0]),
        .I1(select_ln624_reg_343_pp0_iter3_reg[1]),
        .I2(select_ln624_reg_343_pp0_iter3_reg[2]),
        .I3(ram_reg_0_63_0_0_i_8_n_5),
        .I4(ram_reg_0_63_0_0_i_9_n_5),
        .I5(ap_enable_reg_pp0_iter4),
        .O(p_0_in_2));
  LUT6 #(
    .INIT(64'h0202020002000200)) 
    ram_reg_0_63_0_0_i_1__3
       (.I0(select_ln624_reg_343_pp0_iter3_reg[0]),
        .I1(select_ln624_reg_343_pp0_iter3_reg[1]),
        .I2(select_ln624_reg_343_pp0_iter3_reg[2]),
        .I3(ram_reg_0_63_0_0_i_8_n_5),
        .I4(ram_reg_0_63_0_0_i_9_n_5),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_0_in_3));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    ram_reg_0_63_0_0_i_1__4
       (.I0(select_ln624_reg_343_pp0_iter3_reg[2]),
        .I1(select_ln624_reg_343_pp0_iter3_reg[0]),
        .I2(select_ln624_reg_343_pp0_iter3_reg[1]),
        .I3(ram_reg_0_63_0_0_i_8_n_5),
        .I4(ram_reg_0_63_0_0_i_9_n_5),
        .I5(grp_hscale_polyphase_fu_220_ap_start_reg),
        .O(p_0_in_4));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_63_0_0_i_8
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(ram_reg_0_63_0_0_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_63_0_0_i_9
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(ram_reg_0_63_0_0_i_9_n_5));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[3]),
        .Q(\select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[4]),
        .Q(\select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[5]),
        .Q(\select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[6]),
        .Q(\select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[7]),
        .Q(\select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln624_1_reg_348[5]),
        .Q(\select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5 ));
  FDRE \select_ln624_1_reg_348_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[0]),
        .R(1'b0));
  FDRE \select_ln624_1_reg_348_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5 ),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[1]),
        .R(1'b0));
  FDRE \select_ln624_1_reg_348_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5 ),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[2]),
        .R(1'b0));
  FDRE \select_ln624_1_reg_348_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5 ),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[3]),
        .R(1'b0));
  FDRE \select_ln624_1_reg_348_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5 ),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[4]),
        .R(1'b0));
  FDRE \select_ln624_1_reg_348_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5 ),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[5]),
        .R(1'b0));
  FDRE \select_ln624_1_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(select_ln624_1_reg_348[5]),
        .R(1'b0));
  FDRE \select_ln624_1_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(select_ln624_1_reg_348[6]),
        .R(1'b0));
  FDRE \select_ln624_reg_343_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hscale_core_polyphase_U0_hfltCoeff_address0),
        .Q(select_ln624_reg_343_pp0_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln624_reg_343[1]),
        .Q(\select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln624_reg_343[2]),
        .Q(\select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5 ));
  FDRE \select_ln624_reg_343_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln624_reg_343_pp0_iter2_reg),
        .Q(select_ln624_reg_343_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln624_reg_343_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5 ),
        .Q(select_ln624_reg_343_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln624_reg_343_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5 ),
        .Q(select_ln624_reg_343_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln624_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(select_ln624_fu_233_p3[0]),
        .Q(select_ln624_reg_343[0]),
        .R(1'b0));
  FDRE \select_ln624_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(select_ln624_fu_233_p3[1]),
        .Q(select_ln624_reg_343[1]),
        .R(1'b0));
  FDRE \select_ln624_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(select_ln624_fu_233_p3[2]),
        .Q(select_ln624_reg_343[2]),
        .R(1'b0));
  FDRE \trunc_ln624_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(tmp_fu_264_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln624_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(tmp_fu_264_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln624_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(tmp_fu_264_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln624_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(tmp_fu_264_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln624_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(tmp_fu_264_p3[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width
   (grp_hscale_polyphase_fu_220_ap_start_reg,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter10_reg_0,
    CO,
    ap_loop_init_int_reg,
    \x_fu_164_reg[10]_0 ,
    sel0,
    \x_5_reg_927_pp0_iter2_reg_reg[0]__0_0 ,
    \xbySamples_reg_941_reg[0]_0 ,
    ap_block_pp0_stage0_11001__0,
    hscale_core_polyphase_U0_phasesH_ce0,
    D,
    ap_loop_init_int_reg_0,
    \x_fu_164_reg[6]_0 ,
    \add_ln676_reg_969_reg[15]_0 ,
    FiltCoeff_5_address0,
    FiltCoeff_4_address0,
    FiltCoeff_3_address0,
    FiltCoeff_2_address0,
    FiltCoeff_1_address0,
    FiltCoeff_address0,
    \PixArray_val_V_21_053_fu_148_reg[7] ,
    \PixArray_val_V_21_053_fu_148_reg[7]_0 ,
    \PixArray_val_V_21_053_fu_148_reg[7]_1 ,
    \PixArray_val_V_21_053_fu_148_reg[7]_2 ,
    \PixArray_val_V_21_053_fu_148_reg[7]_3 ,
    \PixArray_val_V_22_054_fu_152_reg[7] ,
    \PixArray_val_V_22_054_fu_152_reg[7]_0 ,
    \PixArray_val_V_22_054_fu_152_reg[7]_1 ,
    \PixArray_val_V_22_054_fu_152_reg[7]_2 ,
    \PixArray_val_V_22_054_fu_152_reg[7]_3 ,
    \PixArray_val_V_23_055_fu_156_reg[7] ,
    \PixArray_val_V_23_055_fu_156_reg[7]_0 ,
    \PixArray_val_V_23_055_fu_156_reg[7]_1 ,
    \PixArray_val_V_23_055_fu_156_reg[7]_2 ,
    \PixArray_val_V_23_055_fu_156_reg[7]_3 ,
    \ap_CS_fsm_reg[3] ,
    E,
    \ap_CS_fsm_reg[4] ,
    shiftReg_ce,
    ap_enable_reg_pp0_iter5_reg_0,
    ap_enable_reg_pp0_iter5_reg_1,
    \xbySamples_reg_941_reg[10]_0 ,
    in,
    SS,
    ap_clk,
    q00,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    \icmp_ln715_reg_937_reg[0]_0 ,
    icmp_ln676_fu_423_p2_carry__0_0,
    icmp_ln676_fu_423_p2_carry__1_0,
    icmp_ln757_fu_403_p2_carry__0_0,
    icmp_ln757_fu_403_p2_carry__0_1,
    DI,
    \and_ln757_reg_984_reg[0]_0 ,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready,
    \int_phasesH_shift0_reg[0] ,
    ap_rst_n,
    ap_done_cache_reg,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    \ap_CS_fsm_reg[2] ,
    stream_scaled_full_n,
    icmp_ln653_fu_281_p2_carry_0,
    icmp_ln653_fu_281_p2_carry_1,
    icmp_ln676_fu_423_p2_carry__0_1,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0,
    \tmp_3_reg_1125_reg[7] ,
    \PixArray_val_V_17_049_fu_132_reg[7] ,
    p_reg_reg_4,
    \PixArray_val_V_17_049_fu_132_reg[7]_0 ,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    \tmp_7_reg_1095_reg[7] ,
    \PixArray_val_V_16_048_fu_128_reg[7] ,
    p_reg_reg_8,
    \PixArray_val_V_16_048_fu_128_reg[7]_0 ,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    \lhs_2_reg_1065_reg[7] ,
    \PixArray_val_V_15_047_fu_124_reg[7] ,
    p_reg_reg_12,
    \PixArray_val_V_15_047_fu_124_reg[7]_0 ,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    v_hcresampler_core_1_U0_stream_scaled_read,
    stream_scaled_empty_n,
    stream_upsampled_empty_n,
    \d_read_reg_22_reg[8] );
  output grp_hscale_polyphase_fu_220_ap_start_reg;
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter4;
  output ap_enable_reg_pp0_iter6;
  output ap_enable_reg_pp0_iter8;
  output ap_enable_reg_pp0_iter10_reg_0;
  output [0:0]CO;
  output ap_loop_init_int_reg;
  output [5:0]\x_fu_164_reg[10]_0 ;
  output [9:0]sel0;
  output \x_5_reg_927_pp0_iter2_reg_reg[0]__0_0 ;
  output \xbySamples_reg_941_reg[0]_0 ;
  output ap_block_pp0_stage0_11001__0;
  output hscale_core_polyphase_U0_phasesH_ce0;
  output [1:0]D;
  output ap_loop_init_int_reg_0;
  output [1:0]\x_fu_164_reg[6]_0 ;
  output [15:0]\add_ln676_reg_969_reg[15]_0 ;
  output [5:0]FiltCoeff_5_address0;
  output [5:0]FiltCoeff_4_address0;
  output [5:0]FiltCoeff_3_address0;
  output [5:0]FiltCoeff_2_address0;
  output [5:0]FiltCoeff_1_address0;
  output [5:0]FiltCoeff_address0;
  output [7:0]\PixArray_val_V_21_053_fu_148_reg[7] ;
  output [7:0]\PixArray_val_V_21_053_fu_148_reg[7]_0 ;
  output [7:0]\PixArray_val_V_21_053_fu_148_reg[7]_1 ;
  output [7:0]\PixArray_val_V_21_053_fu_148_reg[7]_2 ;
  output [7:0]\PixArray_val_V_21_053_fu_148_reg[7]_3 ;
  output [7:0]\PixArray_val_V_22_054_fu_152_reg[7] ;
  output [7:0]\PixArray_val_V_22_054_fu_152_reg[7]_0 ;
  output [7:0]\PixArray_val_V_22_054_fu_152_reg[7]_1 ;
  output [7:0]\PixArray_val_V_22_054_fu_152_reg[7]_2 ;
  output [7:0]\PixArray_val_V_22_054_fu_152_reg[7]_3 ;
  output [7:0]\PixArray_val_V_23_055_fu_156_reg[7] ;
  output [7:0]\PixArray_val_V_23_055_fu_156_reg[7]_0 ;
  output [7:0]\PixArray_val_V_23_055_fu_156_reg[7]_1 ;
  output [7:0]\PixArray_val_V_23_055_fu_156_reg[7]_2 ;
  output [7:0]\PixArray_val_V_23_055_fu_156_reg[7]_3 ;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]E;
  output \ap_CS_fsm_reg[4] ;
  output shiftReg_ce;
  output [0:0]ap_enable_reg_pp0_iter5_reg_0;
  output [0:0]ap_enable_reg_pp0_iter5_reg_1;
  output [9:0]\xbySamples_reg_941_reg[10]_0 ;
  output [23:0]in;
  input [0:0]SS;
  input ap_clk;
  input [15:0]q00;
  input [15:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;
  input [2:0]\icmp_ln715_reg_937_reg[0]_0 ;
  input [3:0]icmp_ln676_fu_423_p2_carry__0_0;
  input [3:0]icmp_ln676_fu_423_p2_carry__1_0;
  input [3:0]icmp_ln757_fu_403_p2_carry__0_0;
  input [3:0]icmp_ln757_fu_403_p2_carry__0_1;
  input [1:0]DI;
  input [1:0]\and_ln757_reg_984_reg[0]_0 ;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready;
  input \int_phasesH_shift0_reg[0] ;
  input ap_rst_n;
  input ap_done_cache_reg;
  input [2:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input \ap_CS_fsm_reg[2] ;
  input stream_scaled_full_n;
  input [1:0]icmp_ln653_fu_281_p2_carry_0;
  input icmp_ln653_fu_281_p2_carry_1;
  input [15:0]icmp_ln676_fu_423_p2_carry__0_1;
  input [5:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
  input [7:0]\tmp_3_reg_1125_reg[7] ;
  input [7:0]\PixArray_val_V_17_049_fu_132_reg[7] ;
  input [7:0]p_reg_reg_4;
  input [7:0]\PixArray_val_V_17_049_fu_132_reg[7]_0 ;
  input [7:0]p_reg_reg_5;
  input [7:0]p_reg_reg_6;
  input [7:0]p_reg_reg_7;
  input [7:0]\tmp_7_reg_1095_reg[7] ;
  input [7:0]\PixArray_val_V_16_048_fu_128_reg[7] ;
  input [7:0]p_reg_reg_8;
  input [7:0]\PixArray_val_V_16_048_fu_128_reg[7]_0 ;
  input [7:0]p_reg_reg_9;
  input [7:0]p_reg_reg_10;
  input [7:0]p_reg_reg_11;
  input [7:0]\lhs_2_reg_1065_reg[7] ;
  input [7:0]\PixArray_val_V_15_047_fu_124_reg[7] ;
  input [7:0]p_reg_reg_12;
  input [7:0]\PixArray_val_V_15_047_fu_124_reg[7]_0 ;
  input [7:0]p_reg_reg_13;
  input [7:0]p_reg_reg_14;
  input [7:0]p_reg_reg_15;
  input v_hcresampler_core_1_U0_stream_scaled_read;
  input stream_scaled_empty_n;
  input stream_upsampled_empty_n;
  input [8:0]\d_read_reg_22_reg[8] ;

  wire [1:0]ArrayLoc_fu_363_p4;
  wire [1:0]ArrayLoc_reg_979;
  wire ArrayLoc_reg_9790;
  wire [1:0]ArrayLoc_reg_979_pp0_iter4_reg;
  wire [1:0]ArrayLoc_reg_979_pp0_iter5_reg;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [5:0]FiltCoeff_1_address0;
  wire [5:0]FiltCoeff_2_address0;
  wire [5:0]FiltCoeff_3_address0;
  wire [5:0]FiltCoeff_4_address0;
  wire [5:0]FiltCoeff_5_address0;
  wire [5:0]FiltCoeff_address0;
  wire [5:0]PhaseH_0_reg_974;
  wire [5:0]PhaseH_0_reg_974_pp0_iter4_reg;
  wire [7:0]\PixArray_val_V_15_047_fu_124_reg[7] ;
  wire [7:0]\PixArray_val_V_15_047_fu_124_reg[7]_0 ;
  wire [7:0]\PixArray_val_V_16_048_fu_128_reg[7] ;
  wire [7:0]\PixArray_val_V_16_048_fu_128_reg[7]_0 ;
  wire [7:0]\PixArray_val_V_17_049_fu_132_reg[7] ;
  wire [7:0]\PixArray_val_V_17_049_fu_132_reg[7]_0 ;
  wire [7:0]\PixArray_val_V_21_053_fu_148_reg[7] ;
  wire [7:0]\PixArray_val_V_21_053_fu_148_reg[7]_0 ;
  wire [7:0]\PixArray_val_V_21_053_fu_148_reg[7]_1 ;
  wire [7:0]\PixArray_val_V_21_053_fu_148_reg[7]_2 ;
  wire [7:0]\PixArray_val_V_21_053_fu_148_reg[7]_3 ;
  wire [7:0]\PixArray_val_V_22_054_fu_152_reg[7] ;
  wire [7:0]\PixArray_val_V_22_054_fu_152_reg[7]_0 ;
  wire [7:0]\PixArray_val_V_22_054_fu_152_reg[7]_1 ;
  wire [7:0]\PixArray_val_V_22_054_fu_152_reg[7]_2 ;
  wire [7:0]\PixArray_val_V_22_054_fu_152_reg[7]_3 ;
  wire [7:0]\PixArray_val_V_23_055_fu_156_reg[7] ;
  wire [7:0]\PixArray_val_V_23_055_fu_156_reg[7]_0 ;
  wire [7:0]\PixArray_val_V_23_055_fu_156_reg[7]_1 ;
  wire [7:0]\PixArray_val_V_23_055_fu_156_reg[7]_2 ;
  wire [7:0]\PixArray_val_V_23_055_fu_156_reg[7]_3 ;
  wire [2:0]Q;
  wire ReadEn_fu_1724_out;
  wire ReadEn_fu_172_reg;
  wire [0:0]SS;
  wire [16:1]add_ln676_fu_351_p2;
  wire add_ln676_fu_351_p2_carry__0_n_5;
  wire add_ln676_fu_351_p2_carry__0_n_6;
  wire add_ln676_fu_351_p2_carry__0_n_7;
  wire add_ln676_fu_351_p2_carry__0_n_8;
  wire add_ln676_fu_351_p2_carry__1_n_5;
  wire add_ln676_fu_351_p2_carry__1_n_6;
  wire add_ln676_fu_351_p2_carry__1_n_7;
  wire add_ln676_fu_351_p2_carry__1_n_8;
  wire add_ln676_fu_351_p2_carry__2_n_7;
  wire add_ln676_fu_351_p2_carry__2_n_8;
  wire add_ln676_fu_351_p2_carry_i_1_n_5;
  wire add_ln676_fu_351_p2_carry_n_5;
  wire add_ln676_fu_351_p2_carry_n_6;
  wire add_ln676_fu_351_p2_carry_n_7;
  wire add_ln676_fu_351_p2_carry_n_8;
  wire [16:16]add_ln676_reg_969;
  wire add_ln676_reg_9690;
  wire [15:0]\add_ln676_reg_969_reg[15]_0 ;
  wire and_ln757_fu_407_p2;
  wire and_ln757_reg_984;
  wire \and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16_n_5 ;
  wire and_ln757_reg_984_pp0_iter20_reg;
  wire [1:0]\and_ln757_reg_984_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_0;
  wire ap_enable_reg_pp0_iter10_reg_n_5;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter2_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_1;
  wire [0:0]ap_enable_reg_pp0_iter5_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter5_reg_1;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_2;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_3;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_5;
  wire ap_loop_exit_ready_pp0_iter20_reg;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire [8:0]\d_read_reg_22_reg[8] ;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready;
  wire grp_hscale_polyphase_fu_220_ap_start_reg;
  wire grp_hscale_polyphase_fu_220_ap_start_reg_i_1_n_5;
  wire grp_reg_ap_uint_9_s_fu_758_n_10;
  wire grp_reg_ap_uint_9_s_fu_758_n_11;
  wire grp_reg_ap_uint_9_s_fu_758_n_12;
  wire grp_reg_ap_uint_9_s_fu_758_n_13;
  wire grp_reg_ap_uint_9_s_fu_758_n_14;
  wire grp_reg_ap_uint_9_s_fu_758_n_15;
  wire [0:0]hscale_core_polyphase_U0_phasesH_address0;
  wire hscale_core_polyphase_U0_phasesH_ce0;
  wire \icmp29_reg_950[0]_i_1_n_5 ;
  wire \icmp29_reg_950[0]_i_2_n_5 ;
  wire \icmp29_reg_950[0]_i_3_n_5 ;
  wire \icmp29_reg_950[0]_i_4_n_5 ;
  wire icmp29_reg_950_pp0_iter4_reg;
  wire \icmp29_reg_950_reg_n_5_[0] ;
  wire [1:0]icmp_ln653_fu_281_p2_carry_0;
  wire icmp_ln653_fu_281_p2_carry_1;
  wire icmp_ln653_fu_281_p2_carry_n_6;
  wire icmp_ln653_fu_281_p2_carry_n_7;
  wire icmp_ln653_fu_281_p2_carry_n_8;
  wire icmp_ln663_fu_323_p2;
  wire icmp_ln663_reg_946;
  wire \icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0] ;
  wire icmp_ln676_fu_423_p2;
  wire [3:0]icmp_ln676_fu_423_p2_carry__0_0;
  wire [15:0]icmp_ln676_fu_423_p2_carry__0_1;
  wire icmp_ln676_fu_423_p2_carry__0_i_5_n_5;
  wire icmp_ln676_fu_423_p2_carry__0_i_6_n_5;
  wire icmp_ln676_fu_423_p2_carry__0_i_7_n_5;
  wire icmp_ln676_fu_423_p2_carry__0_i_8_n_5;
  wire icmp_ln676_fu_423_p2_carry__0_n_5;
  wire icmp_ln676_fu_423_p2_carry__0_n_6;
  wire icmp_ln676_fu_423_p2_carry__0_n_7;
  wire icmp_ln676_fu_423_p2_carry__0_n_8;
  wire [3:0]icmp_ln676_fu_423_p2_carry__1_0;
  wire icmp_ln676_fu_423_p2_carry__1_i_1_n_5;
  wire icmp_ln676_fu_423_p2_carry_i_5_n_5;
  wire icmp_ln676_fu_423_p2_carry_i_6_n_5;
  wire icmp_ln676_fu_423_p2_carry_i_7_n_5;
  wire icmp_ln676_fu_423_p2_carry_i_8_n_5;
  wire icmp_ln676_fu_423_p2_carry_n_5;
  wire icmp_ln676_fu_423_p2_carry_n_6;
  wire icmp_ln676_fu_423_p2_carry_n_7;
  wire icmp_ln676_fu_423_p2_carry_n_8;
  wire icmp_ln676_reg_988;
  wire \icmp_ln676_reg_988[0]_i_1_n_5 ;
  wire icmp_ln715_reg_937;
  wire \icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15_n_5 ;
  wire icmp_ln715_reg_937_pp0_iter1_reg;
  wire icmp_ln715_reg_937_pp0_iter20_reg;
  wire icmp_ln715_reg_937_pp0_iter2_reg;
  wire icmp_ln715_reg_937_pp0_iter3_reg;
  wire icmp_ln715_reg_937_pp0_iter4_reg;
  wire [2:0]\icmp_ln715_reg_937_reg[0]_0 ;
  wire icmp_ln757_fu_403_p2;
  wire [3:0]icmp_ln757_fu_403_p2_carry__0_0;
  wire [3:0]icmp_ln757_fu_403_p2_carry__0_1;
  wire icmp_ln757_fu_403_p2_carry__0_n_8;
  wire icmp_ln757_fu_403_p2_carry_n_5;
  wire icmp_ln757_fu_403_p2_carry_n_6;
  wire icmp_ln757_fu_403_p2_carry_n_7;
  wire icmp_ln757_fu_403_p2_carry_n_8;
  wire [23:0]in;
  wire \int_phasesH_shift0_reg[0] ;
  wire [7:0]\lhs_2_reg_1065_reg[7] ;
  wire [1:1]p_0_in;
  wire p_1_in;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_10;
  wire [7:0]p_reg_reg_11;
  wire [7:0]p_reg_reg_12;
  wire [7:0]p_reg_reg_13;
  wire [7:0]p_reg_reg_14;
  wire [7:0]p_reg_reg_15;
  wire [15:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire [7:0]p_reg_reg_7;
  wire [7:0]p_reg_reg_8;
  wire [7:0]p_reg_reg_9;
  wire [15:0]q00;
  wire [9:0]sel0;
  wire shiftReg_ce;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire [4:0]tmp_17_fu_293_p4;
  wire [7:0]\tmp_3_reg_1125_reg[7] ;
  wire [7:0]\tmp_7_reg_1095_reg[7] ;
  wire v_hcresampler_core_1_U0_stream_scaled_read;
  wire xReadPos_fu_168;
  wire \xReadPos_fu_168[0]_i_5_n_5 ;
  wire [0:0]xReadPos_fu_168_reg;
  wire \xReadPos_fu_168_reg[0]_i_3_n_10 ;
  wire \xReadPos_fu_168_reg[0]_i_3_n_11 ;
  wire \xReadPos_fu_168_reg[0]_i_3_n_12 ;
  wire \xReadPos_fu_168_reg[0]_i_3_n_5 ;
  wire \xReadPos_fu_168_reg[0]_i_3_n_6 ;
  wire \xReadPos_fu_168_reg[0]_i_3_n_7 ;
  wire \xReadPos_fu_168_reg[0]_i_3_n_8 ;
  wire \xReadPos_fu_168_reg[0]_i_3_n_9 ;
  wire \xReadPos_fu_168_reg[12]_i_1_n_10 ;
  wire \xReadPos_fu_168_reg[12]_i_1_n_11 ;
  wire \xReadPos_fu_168_reg[12]_i_1_n_12 ;
  wire \xReadPos_fu_168_reg[12]_i_1_n_6 ;
  wire \xReadPos_fu_168_reg[12]_i_1_n_7 ;
  wire \xReadPos_fu_168_reg[12]_i_1_n_8 ;
  wire \xReadPos_fu_168_reg[12]_i_1_n_9 ;
  wire \xReadPos_fu_168_reg[4]_i_1_n_10 ;
  wire \xReadPos_fu_168_reg[4]_i_1_n_11 ;
  wire \xReadPos_fu_168_reg[4]_i_1_n_12 ;
  wire \xReadPos_fu_168_reg[4]_i_1_n_5 ;
  wire \xReadPos_fu_168_reg[4]_i_1_n_6 ;
  wire \xReadPos_fu_168_reg[4]_i_1_n_7 ;
  wire \xReadPos_fu_168_reg[4]_i_1_n_8 ;
  wire \xReadPos_fu_168_reg[4]_i_1_n_9 ;
  wire \xReadPos_fu_168_reg[8]_i_1_n_10 ;
  wire \xReadPos_fu_168_reg[8]_i_1_n_11 ;
  wire \xReadPos_fu_168_reg[8]_i_1_n_12 ;
  wire \xReadPos_fu_168_reg[8]_i_1_n_5 ;
  wire \xReadPos_fu_168_reg[8]_i_1_n_6 ;
  wire \xReadPos_fu_168_reg[8]_i_1_n_7 ;
  wire \xReadPos_fu_168_reg[8]_i_1_n_8 ;
  wire \xReadPos_fu_168_reg[8]_i_1_n_9 ;
  wire [15:1]xReadPos_fu_168_reg__0;
  wire \x_5_reg_927_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[1]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_n_5 ;
  wire \x_5_reg_927_pp0_iter2_reg_reg[0]__0_0 ;
  wire [10:0]x_6_fu_287_p2;
  wire x_fu_164;
  wire [5:0]\x_fu_164_reg[10]_0 ;
  wire [1:0]\x_fu_164_reg[6]_0 ;
  wire \x_fu_164_reg_n_5_[0] ;
  wire \x_fu_164_reg_n_5_[10] ;
  wire \x_fu_164_reg_n_5_[1] ;
  wire \x_fu_164_reg_n_5_[2] ;
  wire \x_fu_164_reg_n_5_[3] ;
  wire \x_fu_164_reg_n_5_[4] ;
  wire \x_fu_164_reg_n_5_[7] ;
  wire \x_fu_164_reg_n_5_[8] ;
  wire \x_fu_164_reg_n_5_[9] ;
  wire [10:2]xbySamples_fu_309_p2;
  wire xbySamples_reg_9410;
  wire \xbySamples_reg_941_reg[0]_0 ;
  wire [9:0]\xbySamples_reg_941_reg[10]_0 ;
  wire [2:2]NLW_add_ln676_fu_351_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln676_fu_351_p2_carry__2_O_UNCONNECTED;
  wire NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_Q31_UNCONNECTED;
  wire [3:0]NLW_icmp_ln653_fu_281_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln676_fu_423_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln676_fu_423_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln676_fu_423_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln676_fu_423_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln757_fu_403_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln757_fu_403_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln757_fu_403_p2_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_xReadPos_fu_168_reg[12]_i_1_CO_UNCONNECTED ;

  FDRE \ArrayLoc_reg_979_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ArrayLoc_reg_979[0]),
        .Q(ArrayLoc_reg_979_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \ArrayLoc_reg_979_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ArrayLoc_reg_979[1]),
        .Q(ArrayLoc_reg_979_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \ArrayLoc_reg_979_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ArrayLoc_reg_979_pp0_iter4_reg[0]),
        .Q(ArrayLoc_reg_979_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \ArrayLoc_reg_979_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ArrayLoc_reg_979_pp0_iter4_reg[1]),
        .Q(ArrayLoc_reg_979_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \ArrayLoc_reg_979_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(ArrayLoc_fu_363_p4[0]),
        .Q(ArrayLoc_reg_979[0]),
        .R(1'b0));
  FDRE \ArrayLoc_reg_979_reg[1] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(ArrayLoc_fu_363_p4[1]),
        .Q(ArrayLoc_reg_979[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \PhaseH_0_reg_974[5]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln715_reg_937_pp0_iter2_reg),
        .O(ArrayLoc_reg_9790));
  FDRE \PhaseH_0_reg_974_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974[0]),
        .Q(PhaseH_0_reg_974_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974[1]),
        .Q(PhaseH_0_reg_974_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974[2]),
        .Q(PhaseH_0_reg_974_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974[3]),
        .Q(PhaseH_0_reg_974_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974[4]),
        .Q(PhaseH_0_reg_974_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974[5]),
        .Q(PhaseH_0_reg_974_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974_pp0_iter4_reg[0]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[0]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974_pp0_iter4_reg[1]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[1]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974_pp0_iter4_reg[2]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[2]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974_pp0_iter4_reg[3]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[3]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974_pp0_iter4_reg[4]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[4]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PhaseH_0_reg_974_pp0_iter4_reg[5]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[5]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(grp_reg_ap_uint_9_s_fu_758_n_15),
        .Q(PhaseH_0_reg_974[0]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_reg[1] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(grp_reg_ap_uint_9_s_fu_758_n_14),
        .Q(PhaseH_0_reg_974[1]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_reg[2] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(grp_reg_ap_uint_9_s_fu_758_n_13),
        .Q(PhaseH_0_reg_974[2]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_reg[3] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(grp_reg_ap_uint_9_s_fu_758_n_12),
        .Q(PhaseH_0_reg_974[3]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_reg[4] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(grp_reg_ap_uint_9_s_fu_758_n_11),
        .Q(PhaseH_0_reg_974[4]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_974_reg[5] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(grp_reg_ap_uint_9_s_fu_758_n_10),
        .Q(PhaseH_0_reg_974[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_10_0_fu_104[0]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [0]),
        .I1(p_reg_reg_8[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_10_0_fu_104[1]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [1]),
        .I1(p_reg_reg_8[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_10_0_fu_104[2]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [2]),
        .I1(p_reg_reg_8[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_10_0_fu_104[3]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [3]),
        .I1(p_reg_reg_8[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_10_0_fu_104[4]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [4]),
        .I1(p_reg_reg_8[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_10_0_fu_104[5]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [5]),
        .I1(p_reg_reg_8[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_10_0_fu_104[6]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [6]),
        .I1(p_reg_reg_8[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_10_0_fu_104[7]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [7]),
        .I1(p_reg_reg_8[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_11_0_fu_108[0]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [0]),
        .I1(p_reg_reg_4[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_11_0_fu_108[1]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [1]),
        .I1(p_reg_reg_4[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_11_0_fu_108[2]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [2]),
        .I1(p_reg_reg_4[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_11_0_fu_108[3]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [3]),
        .I1(p_reg_reg_4[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_11_0_fu_108[4]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [4]),
        .I1(p_reg_reg_4[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_11_0_fu_108[5]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [5]),
        .I1(p_reg_reg_4[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_11_0_fu_108[6]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [6]),
        .I1(p_reg_reg_4[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_11_0_fu_108[7]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [7]),
        .I1(p_reg_reg_4[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_12_0_fu_112[0]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [0]),
        .I1(\lhs_2_reg_1065_reg[7] [0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_12_0_fu_112[1]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [1]),
        .I1(\lhs_2_reg_1065_reg[7] [1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_12_0_fu_112[2]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [2]),
        .I1(\lhs_2_reg_1065_reg[7] [2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_12_0_fu_112[3]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [3]),
        .I1(\lhs_2_reg_1065_reg[7] [3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_12_0_fu_112[4]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [4]),
        .I1(\lhs_2_reg_1065_reg[7] [4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_12_0_fu_112[5]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [5]),
        .I1(\lhs_2_reg_1065_reg[7] [5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_12_0_fu_112[6]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [6]),
        .I1(\lhs_2_reg_1065_reg[7] [6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_12_0_fu_112[7]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [7]),
        .I1(\lhs_2_reg_1065_reg[7] [7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_13_0_fu_116[0]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [0]),
        .I1(\tmp_7_reg_1095_reg[7] [0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_13_0_fu_116[1]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [1]),
        .I1(\tmp_7_reg_1095_reg[7] [1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_13_0_fu_116[2]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [2]),
        .I1(\tmp_7_reg_1095_reg[7] [2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_13_0_fu_116[3]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [3]),
        .I1(\tmp_7_reg_1095_reg[7] [3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_13_0_fu_116[4]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [4]),
        .I1(\tmp_7_reg_1095_reg[7] [4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_13_0_fu_116[5]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [5]),
        .I1(\tmp_7_reg_1095_reg[7] [5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_13_0_fu_116[6]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [6]),
        .I1(\tmp_7_reg_1095_reg[7] [6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_13_0_fu_116[7]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [7]),
        .I1(\tmp_7_reg_1095_reg[7] [7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_14_0_fu_120[0]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [0]),
        .I1(\tmp_3_reg_1125_reg[7] [0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_14_0_fu_120[1]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [1]),
        .I1(\tmp_3_reg_1125_reg[7] [1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_14_0_fu_120[2]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [2]),
        .I1(\tmp_3_reg_1125_reg[7] [2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_14_0_fu_120[3]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [3]),
        .I1(\tmp_3_reg_1125_reg[7] [3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_14_0_fu_120[4]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [4]),
        .I1(\tmp_3_reg_1125_reg[7] [4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_14_0_fu_120[5]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [5]),
        .I1(\tmp_3_reg_1125_reg[7] [5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_14_0_fu_120[6]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [6]),
        .I1(\tmp_3_reg_1125_reg[7] [6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_14_0_fu_120[7]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [7]),
        .I1(\tmp_3_reg_1125_reg[7] [7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_15_047_fu_124[0]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [0]),
        .I1(\PixArray_val_V_15_047_fu_124_reg[7]_0 [0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_15_047_fu_124[1]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [1]),
        .I1(\PixArray_val_V_15_047_fu_124_reg[7]_0 [1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_15_047_fu_124[2]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [2]),
        .I1(\PixArray_val_V_15_047_fu_124_reg[7]_0 [2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_15_047_fu_124[3]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [3]),
        .I1(\PixArray_val_V_15_047_fu_124_reg[7]_0 [3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_15_047_fu_124[4]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [4]),
        .I1(\PixArray_val_V_15_047_fu_124_reg[7]_0 [4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_15_047_fu_124[5]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [5]),
        .I1(\PixArray_val_V_15_047_fu_124_reg[7]_0 [5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_15_047_fu_124[6]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [6]),
        .I1(\PixArray_val_V_15_047_fu_124_reg[7]_0 [6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_15_047_fu_124[7]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [7]),
        .I1(\PixArray_val_V_15_047_fu_124_reg[7]_0 [7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_16_048_fu_128[0]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [0]),
        .I1(\PixArray_val_V_16_048_fu_128_reg[7]_0 [0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_16_048_fu_128[1]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [1]),
        .I1(\PixArray_val_V_16_048_fu_128_reg[7]_0 [1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_16_048_fu_128[2]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [2]),
        .I1(\PixArray_val_V_16_048_fu_128_reg[7]_0 [2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_16_048_fu_128[3]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [3]),
        .I1(\PixArray_val_V_16_048_fu_128_reg[7]_0 [3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_16_048_fu_128[4]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [4]),
        .I1(\PixArray_val_V_16_048_fu_128_reg[7]_0 [4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_16_048_fu_128[5]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [5]),
        .I1(\PixArray_val_V_16_048_fu_128_reg[7]_0 [5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_16_048_fu_128[6]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [6]),
        .I1(\PixArray_val_V_16_048_fu_128_reg[7]_0 [6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_16_048_fu_128[7]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [7]),
        .I1(\PixArray_val_V_16_048_fu_128_reg[7]_0 [7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_17_049_fu_132[0]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [0]),
        .I1(\PixArray_val_V_17_049_fu_132_reg[7]_0 [0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_17_049_fu_132[1]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [1]),
        .I1(\PixArray_val_V_17_049_fu_132_reg[7]_0 [1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_17_049_fu_132[2]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [2]),
        .I1(\PixArray_val_V_17_049_fu_132_reg[7]_0 [2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_17_049_fu_132[3]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [3]),
        .I1(\PixArray_val_V_17_049_fu_132_reg[7]_0 [3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_17_049_fu_132[4]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [4]),
        .I1(\PixArray_val_V_17_049_fu_132_reg[7]_0 [4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_17_049_fu_132[5]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [5]),
        .I1(\PixArray_val_V_17_049_fu_132_reg[7]_0 [5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_17_049_fu_132[6]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [6]),
        .I1(\PixArray_val_V_17_049_fu_132_reg[7]_0 [6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_17_049_fu_132[7]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [7]),
        .I1(\PixArray_val_V_17_049_fu_132_reg[7]_0 [7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \PixArray_val_V_18_050_fu_136[7]_i_1 
       (.I0(p_0_in),
        .I1(\icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0] ),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(Q[2]),
        .O(ap_enable_reg_pp0_iter5_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \PixArray_val_V_21_053_fu_148[7]_i_1 
       (.I0(p_0_in),
        .I1(\icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0] ),
        .I2(icmp_ln676_reg_988),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_3_0_fu_76[0]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [0]),
        .I1(p_reg_reg_14[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_3_0_fu_76[1]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [1]),
        .I1(p_reg_reg_14[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_3_0_fu_76[2]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [2]),
        .I1(p_reg_reg_14[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_3_0_fu_76[3]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [3]),
        .I1(p_reg_reg_14[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_3_0_fu_76[4]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [4]),
        .I1(p_reg_reg_14[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_3_0_fu_76[5]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [5]),
        .I1(p_reg_reg_14[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_3_0_fu_76[6]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [6]),
        .I1(p_reg_reg_14[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_3_0_fu_76[7]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [7]),
        .I1(p_reg_reg_14[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_4_0_fu_80[0]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [0]),
        .I1(p_reg_reg_10[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_4_0_fu_80[1]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [1]),
        .I1(p_reg_reg_10[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_4_0_fu_80[2]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [2]),
        .I1(p_reg_reg_10[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_4_0_fu_80[3]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [3]),
        .I1(p_reg_reg_10[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_4_0_fu_80[4]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [4]),
        .I1(p_reg_reg_10[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_4_0_fu_80[5]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [5]),
        .I1(p_reg_reg_10[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_4_0_fu_80[6]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [6]),
        .I1(p_reg_reg_10[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_4_0_fu_80[7]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [7]),
        .I1(p_reg_reg_10[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_5_0_fu_84[0]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [0]),
        .I1(p_reg_reg_6[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_5_0_fu_84[1]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [1]),
        .I1(p_reg_reg_6[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_5_0_fu_84[2]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [2]),
        .I1(p_reg_reg_6[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_5_0_fu_84[3]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [3]),
        .I1(p_reg_reg_6[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_5_0_fu_84[4]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [4]),
        .I1(p_reg_reg_6[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_5_0_fu_84[5]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [5]),
        .I1(p_reg_reg_6[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_5_0_fu_84[6]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [6]),
        .I1(p_reg_reg_6[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_5_0_fu_84[7]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [7]),
        .I1(p_reg_reg_6[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_6_0_fu_88[0]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [0]),
        .I1(p_reg_reg_13[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_6_0_fu_88[1]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [1]),
        .I1(p_reg_reg_13[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_6_0_fu_88[2]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [2]),
        .I1(p_reg_reg_13[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_6_0_fu_88[3]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [3]),
        .I1(p_reg_reg_13[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_6_0_fu_88[4]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [4]),
        .I1(p_reg_reg_13[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_6_0_fu_88[5]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [5]),
        .I1(p_reg_reg_13[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_6_0_fu_88[6]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [6]),
        .I1(p_reg_reg_13[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_6_0_fu_88[7]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [7]),
        .I1(p_reg_reg_13[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_7_0_fu_92[0]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [0]),
        .I1(p_reg_reg_9[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_7_0_fu_92[1]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [1]),
        .I1(p_reg_reg_9[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_7_0_fu_92[2]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [2]),
        .I1(p_reg_reg_9[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_7_0_fu_92[3]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [3]),
        .I1(p_reg_reg_9[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_7_0_fu_92[4]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [4]),
        .I1(p_reg_reg_9[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_7_0_fu_92[5]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [5]),
        .I1(p_reg_reg_9[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_7_0_fu_92[6]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [6]),
        .I1(p_reg_reg_9[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_7_0_fu_92[7]_i_1 
       (.I0(\PixArray_val_V_16_048_fu_128_reg[7] [7]),
        .I1(p_reg_reg_9[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_22_054_fu_152_reg[7]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_8_0_fu_96[0]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [0]),
        .I1(p_reg_reg_5[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_8_0_fu_96[1]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [1]),
        .I1(p_reg_reg_5[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_8_0_fu_96[2]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [2]),
        .I1(p_reg_reg_5[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_8_0_fu_96[3]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [3]),
        .I1(p_reg_reg_5[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_8_0_fu_96[4]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [4]),
        .I1(p_reg_reg_5[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_8_0_fu_96[5]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [5]),
        .I1(p_reg_reg_5[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_8_0_fu_96[6]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [6]),
        .I1(p_reg_reg_5[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_8_0_fu_96[7]_i_1 
       (.I0(\PixArray_val_V_17_049_fu_132_reg[7] [7]),
        .I1(p_reg_reg_5[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_23_055_fu_156_reg[7]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_9_0_fu_100[0]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [0]),
        .I1(p_reg_reg_12[0]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_9_0_fu_100[1]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [1]),
        .I1(p_reg_reg_12[1]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_9_0_fu_100[2]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [2]),
        .I1(p_reg_reg_12[2]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_9_0_fu_100[3]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [3]),
        .I1(p_reg_reg_12[3]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_9_0_fu_100[4]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [4]),
        .I1(p_reg_reg_12[4]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_9_0_fu_100[5]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [5]),
        .I1(p_reg_reg_12[5]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_9_0_fu_100[6]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [6]),
        .I1(p_reg_reg_12[6]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PixArray_val_V_9_0_fu_100[7]_i_1 
       (.I0(\PixArray_val_V_15_047_fu_124_reg[7] [7]),
        .I1(p_reg_reg_12[7]),
        .I2(icmp29_reg_950_pp0_iter4_reg),
        .O(\PixArray_val_V_21_053_fu_148_reg[7]_1 [7]));
  FDRE \ReadEn_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(ReadEn_fu_172_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(stream_scaled_full_n),
        .I1(ap_enable_reg_pp0_iter21),
        .I2(and_ln757_reg_984_pp0_iter20_reg),
        .I3(icmp_ln715_reg_937_pp0_iter20_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(Q[2]),
        .O(shiftReg_ce));
  CARRY4 add_ln676_fu_351_p2_carry
       (.CI(1'b0),
        .CO({add_ln676_fu_351_p2_carry_n_5,add_ln676_fu_351_p2_carry_n_6,add_ln676_fu_351_p2_carry_n_7,add_ln676_fu_351_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,xReadPos_fu_168_reg__0[2],1'b0}),
        .O(add_ln676_fu_351_p2[4:1]),
        .S({xReadPos_fu_168_reg__0[4:3],add_ln676_fu_351_p2_carry_i_1_n_5,xReadPos_fu_168_reg__0[1]}));
  CARRY4 add_ln676_fu_351_p2_carry__0
       (.CI(add_ln676_fu_351_p2_carry_n_5),
        .CO({add_ln676_fu_351_p2_carry__0_n_5,add_ln676_fu_351_p2_carry__0_n_6,add_ln676_fu_351_p2_carry__0_n_7,add_ln676_fu_351_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln676_fu_351_p2[8:5]),
        .S(xReadPos_fu_168_reg__0[8:5]));
  CARRY4 add_ln676_fu_351_p2_carry__1
       (.CI(add_ln676_fu_351_p2_carry__0_n_5),
        .CO({add_ln676_fu_351_p2_carry__1_n_5,add_ln676_fu_351_p2_carry__1_n_6,add_ln676_fu_351_p2_carry__1_n_7,add_ln676_fu_351_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln676_fu_351_p2[12:9]),
        .S(xReadPos_fu_168_reg__0[12:9]));
  CARRY4 add_ln676_fu_351_p2_carry__2
       (.CI(add_ln676_fu_351_p2_carry__1_n_5),
        .CO({add_ln676_fu_351_p2[16],NLW_add_ln676_fu_351_p2_carry__2_CO_UNCONNECTED[2],add_ln676_fu_351_p2_carry__2_n_7,add_ln676_fu_351_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln676_fu_351_p2_carry__2_O_UNCONNECTED[3],add_ln676_fu_351_p2[15:13]}),
        .S({1'b1,xReadPos_fu_168_reg__0[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln676_fu_351_p2_carry_i_1
       (.I0(xReadPos_fu_168_reg__0[2]),
        .O(add_ln676_fu_351_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln676_reg_969[16]_i_1 
       (.I0(ReadEn_fu_172_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(add_ln676_reg_9690));
  FDRE \add_ln676_reg_969_reg[0] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(xReadPos_fu_168_reg),
        .Q(\add_ln676_reg_969_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[10] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[10]),
        .Q(\add_ln676_reg_969_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[11] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[11]),
        .Q(\add_ln676_reg_969_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[12] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[12]),
        .Q(\add_ln676_reg_969_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[13] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[13]),
        .Q(\add_ln676_reg_969_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[14] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[14]),
        .Q(\add_ln676_reg_969_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[15] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[15]),
        .Q(\add_ln676_reg_969_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[16] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[16]),
        .Q(add_ln676_reg_969),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[1] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[1]),
        .Q(\add_ln676_reg_969_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[2] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[2]),
        .Q(\add_ln676_reg_969_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[3] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[3]),
        .Q(\add_ln676_reg_969_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[4] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[4]),
        .Q(\add_ln676_reg_969_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[5] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[5]),
        .Q(\add_ln676_reg_969_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[6] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[6]),
        .Q(\add_ln676_reg_969_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[7] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[7]),
        .Q(\add_ln676_reg_969_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[8] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[8]),
        .Q(\add_ln676_reg_969_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \add_ln676_reg_969_reg[9] 
       (.C(ap_clk),
        .CE(add_ln676_reg_9690),
        .D(add_ln676_fu_351_p2[9]),
        .Q(\add_ln676_reg_969_reg[15]_0 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/and_ln757_reg_984_pp0_iter19_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16 " *) 
  SRL16E \and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln757_reg_984),
        .Q(\and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16_n_5 ));
  FDRE \and_ln757_reg_984_pp0_iter20_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16_n_5 ),
        .Q(and_ln757_reg_984_pp0_iter20_reg),
        .R(1'b0));
  FDRE \and_ln757_reg_984_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_reg_9790),
        .D(and_ln757_fu_407_p2),
        .Q(and_ln757_reg_984),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_n_5),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(SS));
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_done_cache_reg),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4_1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4_1),
        .Q(p_0_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in),
        .Q(ap_enable_reg_pp0_iter6_2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6_2),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8_3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8_3),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_exit_ready_pp0_iter19_reg_reg_srl19 " *) 
  SRLC32E ap_loop_exit_ready_pp0_iter19_reg_reg_srl19
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_5),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_Q31_UNCONNECTED));
  FDRE ap_loop_exit_ready_pp0_iter20_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_5),
        .Q(ap_loop_exit_ready_pp0_iter20_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .E(xbySamples_reg_9410),
        .Q(Q[2:1]),
        .ReadEn_fu_1724_out(ReadEn_fu_1724_out),
        .ReadEn_fu_172_reg(ReadEn_fu_172_reg),
        .\ReadEn_fu_172_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .S(flow_control_loop_pipe_sequential_init_U_n_44),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (ap_block_pp0_stage0_11001__0),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter20_reg(ap_loop_exit_ready_pp0_iter20_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .icmp_ln653_fu_281_p2_carry(icmp_ln653_fu_281_p2_carry_0),
        .icmp_ln653_fu_281_p2_carry_0(icmp_ln653_fu_281_p2_carry_1),
        .icmp_ln715_reg_937(icmp_ln715_reg_937),
        .icmp_ln715_reg_937_pp0_iter2_reg(icmp_ln715_reg_937_pp0_iter2_reg),
        .\icmp_ln715_reg_937_reg[0] (flow_control_loop_pipe_sequential_init_U_n_45),
        .p_1_in(p_1_in),
        .tmp_17_fu_293_p4({tmp_17_fu_293_p4[4:3],tmp_17_fu_293_p4[0]}),
        .\x_fu_164_reg[10] ({xbySamples_fu_309_p2,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\x_fu_164_reg[10]_0 (\x_fu_164_reg[10]_0 ),
        .\x_fu_164_reg[9] (x_6_fu_287_p2),
        .\xbySamples_reg_941_reg[10] ({\x_fu_164_reg_n_5_[10] ,\x_fu_164_reg_n_5_[9] ,\x_fu_164_reg_n_5_[8] ,\x_fu_164_reg_n_5_[7] ,\x_fu_164_reg[6]_0 ,\x_fu_164_reg_n_5_[4] ,\x_fu_164_reg_n_5_[3] ,\x_fu_164_reg_n_5_[2] ,\x_fu_164_reg_n_5_[1] ,\x_fu_164_reg_n_5_[0] }));
  LUT4 #(
    .INIT(16'hFBAA)) 
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_done_cache_reg),
        .O(\ap_CS_fsm_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_polyphase grp_hscale_polyphase_fu_220
       (.FiltCoeff_1_address0(FiltCoeff_1_address0),
        .FiltCoeff_2_address0(FiltCoeff_2_address0),
        .FiltCoeff_3_address0(FiltCoeff_3_address0),
        .FiltCoeff_4_address0(FiltCoeff_4_address0),
        .FiltCoeff_5_address0(FiltCoeff_5_address0),
        .Q({Q[2],Q[0]}),
        .SS(SS),
        .and_ln757_reg_984_pp0_iter20_reg(and_ln757_reg_984_pp0_iter20_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10_reg_0(ap_enable_reg_pp0_iter10_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(grp_hscale_polyphase_fu_220_ap_start_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter4_reg_0(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5_reg_0(ap_block_pp0_stage0_11001__0),
        .ap_enable_reg_pp0_iter6_reg_0(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter8_reg_0(ap_enable_reg_pp0_iter8),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .icmp_ln676_reg_988(icmp_ln676_reg_988),
        .icmp_ln715_reg_937_pp0_iter20_reg(icmp_ln715_reg_937_pp0_iter20_reg),
        .\idxprom8_reg_1046_reg[5]_0 (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0),
        .in(in),
        .\lhs_2_reg_1065_reg[7]_0 (\lhs_2_reg_1065_reg[7] ),
        .\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 (\PixArray_val_V_15_047_fu_124_reg[7] ),
        .\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 (\PixArray_val_V_15_047_fu_124_reg[7]_0 ),
        .p_0_in(p_0_in),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(p_reg_reg_1),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(\icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0] ),
        .p_reg_reg_2(p_reg_reg_2),
        .p_reg_reg_3(p_reg_reg_3),
        .p_reg_reg_4(ArrayLoc_reg_979_pp0_iter5_reg),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q00(q00),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 (\PixArray_val_V_17_049_fu_132_reg[7] ),
        .\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 (\PixArray_val_V_17_049_fu_132_reg[7]_0 ),
        .\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 (\PixArray_val_V_16_048_fu_128_reg[7] ),
        .\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 (\PixArray_val_V_16_048_fu_128_reg[7]_0 ),
        .\tmp_3_reg_1125_reg[7]_0 (\tmp_3_reg_1125_reg[7] ),
        .\tmp_7_reg_1095_reg[7]_0 (\tmp_7_reg_1095_reg[7] ));
  LUT4 #(
    .INIT(16'hF202)) 
    grp_hscale_polyphase_fu_220_ap_start_reg_i_1
       (.I0(p_0_in),
        .I1(icmp_ln715_reg_937_pp0_iter4_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(grp_hscale_polyphase_fu_220_ap_start_reg),
        .O(grp_hscale_polyphase_fu_220_ap_start_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_hscale_polyphase_fu_220_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_hscale_polyphase_fu_220_ap_start_reg_i_1_n_5),
        .Q(grp_hscale_polyphase_fu_220_ap_start_reg),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_reg_ap_uint_9_s grp_reg_ap_uint_9_s_fu_758
       (.CO(icmp_ln757_fu_403_p2),
        .D(ArrayLoc_fu_363_p4),
        .and_ln757_fu_407_p2(and_ln757_fu_407_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .\d_read_reg_22_reg[5]_0 ({grp_reg_ap_uint_9_s_fu_758_n_10,grp_reg_ap_uint_9_s_fu_758_n_11,grp_reg_ap_uint_9_s_fu_758_n_12,grp_reg_ap_uint_9_s_fu_758_n_13,grp_reg_ap_uint_9_s_fu_758_n_14,grp_reg_ap_uint_9_s_fu_758_n_15}),
        .\d_read_reg_22_reg[8]_0 (\d_read_reg_22_reg[8] ),
        .icmp_ln715_reg_937_pp0_iter2_reg(icmp_ln715_reg_937_pp0_iter2_reg),
        .p_1_in(p_1_in),
        .xReadPos_fu_168(xReadPos_fu_168),
        .\xReadPos_fu_168_reg[0] (ap_block_pp0_stage0_11001__0));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \icmp29_reg_950[0]_i_1 
       (.I0(\icmp29_reg_950[0]_i_2_n_5 ),
        .I1(ReadEn_fu_172_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(\icmp29_reg_950_reg_n_5_[0] ),
        .O(\icmp29_reg_950[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \icmp29_reg_950[0]_i_2 
       (.I0(\icmp29_reg_950[0]_i_3_n_5 ),
        .I1(\icmp29_reg_950[0]_i_4_n_5 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .O(\icmp29_reg_950[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp29_reg_950[0]_i_3 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\icmp29_reg_950[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp29_reg_950[0]_i_4 
       (.I0(sel0[9]),
        .I1(ReadEn_fu_172_reg),
        .I2(sel0[8]),
        .I3(sel0[7]),
        .O(\icmp29_reg_950[0]_i_4_n_5 ));
  FDRE \icmp29_reg_950_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp29_reg_950_reg_n_5_[0] ),
        .Q(icmp29_reg_950_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp29_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp29_reg_950[0]_i_1_n_5 ),
        .Q(\icmp29_reg_950_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 icmp_ln653_fu_281_p2_carry
       (.CI(1'b0),
        .CO({CO,icmp_ln653_fu_281_p2_carry_n_6,icmp_ln653_fu_281_p2_carry_n_7,icmp_ln653_fu_281_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln653_fu_281_p2_carry_O_UNCONNECTED[3:0]),
        .S({\icmp_ln715_reg_937_reg[0]_0 ,flow_control_loop_pipe_sequential_init_U_n_44}));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln663_reg_946[0]_i_1 
       (.I0(ReadEn_fu_172_reg),
        .O(icmp_ln663_fu_323_p2));
  FDRE \icmp_ln663_reg_946_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln663_reg_946),
        .Q(\icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln663_reg_946_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln663_fu_323_p2),
        .Q(icmp_ln663_reg_946),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln676_fu_423_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln676_fu_423_p2_carry_n_5,icmp_ln676_fu_423_p2_carry_n_6,icmp_ln676_fu_423_p2_carry_n_7,icmp_ln676_fu_423_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(icmp_ln676_fu_423_p2_carry__0_0),
        .O(NLW_icmp_ln676_fu_423_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln676_fu_423_p2_carry_i_5_n_5,icmp_ln676_fu_423_p2_carry_i_6_n_5,icmp_ln676_fu_423_p2_carry_i_7_n_5,icmp_ln676_fu_423_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln676_fu_423_p2_carry__0
       (.CI(icmp_ln676_fu_423_p2_carry_n_5),
        .CO({icmp_ln676_fu_423_p2_carry__0_n_5,icmp_ln676_fu_423_p2_carry__0_n_6,icmp_ln676_fu_423_p2_carry__0_n_7,icmp_ln676_fu_423_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(icmp_ln676_fu_423_p2_carry__1_0),
        .O(NLW_icmp_ln676_fu_423_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln676_fu_423_p2_carry__0_i_5_n_5,icmp_ln676_fu_423_p2_carry__0_i_6_n_5,icmp_ln676_fu_423_p2_carry__0_i_7_n_5,icmp_ln676_fu_423_p2_carry__0_i_8_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln676_fu_423_p2_carry__0_i_5
       (.I0(\add_ln676_reg_969_reg[15]_0 [15]),
        .I1(icmp_ln676_fu_423_p2_carry__0_1[15]),
        .I2(\add_ln676_reg_969_reg[15]_0 [14]),
        .I3(icmp_ln676_fu_423_p2_carry__0_1[14]),
        .O(icmp_ln676_fu_423_p2_carry__0_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln676_fu_423_p2_carry__0_i_6
       (.I0(\add_ln676_reg_969_reg[15]_0 [13]),
        .I1(icmp_ln676_fu_423_p2_carry__0_1[13]),
        .I2(\add_ln676_reg_969_reg[15]_0 [12]),
        .I3(icmp_ln676_fu_423_p2_carry__0_1[12]),
        .O(icmp_ln676_fu_423_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln676_fu_423_p2_carry__0_i_7
       (.I0(\add_ln676_reg_969_reg[15]_0 [11]),
        .I1(icmp_ln676_fu_423_p2_carry__0_1[11]),
        .I2(\add_ln676_reg_969_reg[15]_0 [10]),
        .I3(icmp_ln676_fu_423_p2_carry__0_1[10]),
        .O(icmp_ln676_fu_423_p2_carry__0_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln676_fu_423_p2_carry__0_i_8
       (.I0(\add_ln676_reg_969_reg[15]_0 [9]),
        .I1(icmp_ln676_fu_423_p2_carry__0_1[9]),
        .I2(\add_ln676_reg_969_reg[15]_0 [8]),
        .I3(icmp_ln676_fu_423_p2_carry__0_1[8]),
        .O(icmp_ln676_fu_423_p2_carry__0_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln676_fu_423_p2_carry__1
       (.CI(icmp_ln676_fu_423_p2_carry__0_n_5),
        .CO({NLW_icmp_ln676_fu_423_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln676_fu_423_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln676_fu_423_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln676_fu_423_p2_carry__1_i_1_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln676_fu_423_p2_carry__1_i_1
       (.I0(add_ln676_reg_969),
        .O(icmp_ln676_fu_423_p2_carry__1_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln676_fu_423_p2_carry_i_5
       (.I0(\add_ln676_reg_969_reg[15]_0 [7]),
        .I1(icmp_ln676_fu_423_p2_carry__0_1[7]),
        .I2(\add_ln676_reg_969_reg[15]_0 [6]),
        .I3(icmp_ln676_fu_423_p2_carry__0_1[6]),
        .O(icmp_ln676_fu_423_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln676_fu_423_p2_carry_i_6
       (.I0(\add_ln676_reg_969_reg[15]_0 [5]),
        .I1(icmp_ln676_fu_423_p2_carry__0_1[5]),
        .I2(\add_ln676_reg_969_reg[15]_0 [4]),
        .I3(icmp_ln676_fu_423_p2_carry__0_1[4]),
        .O(icmp_ln676_fu_423_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln676_fu_423_p2_carry_i_7
       (.I0(\add_ln676_reg_969_reg[15]_0 [3]),
        .I1(icmp_ln676_fu_423_p2_carry__0_1[3]),
        .I2(\add_ln676_reg_969_reg[15]_0 [2]),
        .I3(icmp_ln676_fu_423_p2_carry__0_1[2]),
        .O(icmp_ln676_fu_423_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln676_fu_423_p2_carry_i_8
       (.I0(\add_ln676_reg_969_reg[15]_0 [1]),
        .I1(icmp_ln676_fu_423_p2_carry__0_1[1]),
        .I2(\add_ln676_reg_969_reg[15]_0 [0]),
        .I3(icmp_ln676_fu_423_p2_carry__0_1[0]),
        .O(icmp_ln676_fu_423_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln676_reg_988[0]_i_1 
       (.I0(icmp_ln676_fu_423_p2),
        .I1(icmp_ln663_reg_946),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(icmp_ln676_reg_988),
        .O(\icmp_ln676_reg_988[0]_i_1_n_5 ));
  FDRE \icmp_ln676_reg_988_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln676_reg_988[0]_i_1_n_5 ),
        .Q(icmp_ln676_reg_988),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln715_reg_937_pp0_iter19_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15 " *) 
  SRL16E \icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln715_reg_937_pp0_iter4_reg),
        .Q(\icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15_n_5 ));
  FDRE \icmp_ln715_reg_937_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln715_reg_937),
        .Q(icmp_ln715_reg_937_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln715_reg_937_pp0_iter20_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15_n_5 ),
        .Q(icmp_ln715_reg_937_pp0_iter20_reg),
        .R(1'b0));
  FDRE \icmp_ln715_reg_937_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln715_reg_937_pp0_iter1_reg),
        .Q(icmp_ln715_reg_937_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln715_reg_937_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln715_reg_937_pp0_iter2_reg),
        .Q(icmp_ln715_reg_937_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln715_reg_937_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln715_reg_937_pp0_iter3_reg),
        .Q(icmp_ln715_reg_937_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln715_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(icmp_ln715_reg_937),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln757_fu_403_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln757_fu_403_p2_carry_n_5,icmp_ln757_fu_403_p2_carry_n_6,icmp_ln757_fu_403_p2_carry_n_7,icmp_ln757_fu_403_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(icmp_ln757_fu_403_p2_carry__0_0),
        .O(NLW_icmp_ln757_fu_403_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln757_fu_403_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln757_fu_403_p2_carry__0
       (.CI(icmp_ln757_fu_403_p2_carry_n_5),
        .CO({NLW_icmp_ln757_fu_403_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln757_fu_403_p2,icmp_ln757_fu_403_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O(NLW_icmp_ln757_fu_403_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\and_ln757_reg_984_reg[0]_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \int_phasesH_shift0[0]_i_1 
       (.I0(hscale_core_polyphase_U0_phasesH_address0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(\int_phasesH_shift0_reg[0] ),
        .O(\xbySamples_reg_941_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(v_hcresampler_core_1_U0_stream_scaled_read),
        .I2(stream_scaled_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(icmp_ln715_reg_937_pp0_iter20_reg),
        .I3(and_ln757_reg_984_pp0_iter20_reg),
        .I4(ap_enable_reg_pp0_iter21),
        .I5(stream_scaled_full_n),
        .O(\ap_CS_fsm_reg[4] ));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(hscale_core_polyphase_U0_phasesH_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__4
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[0]),
        .I1(Q[2]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[0]),
        .O(FiltCoeff_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__4
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[1]),
        .I1(Q[2]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[1]),
        .O(FiltCoeff_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__4
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[2]),
        .I1(Q[2]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[2]),
        .O(FiltCoeff_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__4
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[3]),
        .I1(Q[2]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[3]),
        .O(FiltCoeff_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__4
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[4]),
        .I1(Q[2]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[4]),
        .O(FiltCoeff_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__4
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0[5]),
        .I1(Q[2]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[5]),
        .O(FiltCoeff_address0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \xReadPos_fu_168[0]_i_5 
       (.I0(xReadPos_fu_168_reg),
        .O(\xReadPos_fu_168[0]_i_5_n_5 ));
  FDRE \xReadPos_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[0]_i_3_n_12 ),
        .Q(xReadPos_fu_168_reg),
        .R(ReadEn_fu_1724_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \xReadPos_fu_168_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\xReadPos_fu_168_reg[0]_i_3_n_5 ,\xReadPos_fu_168_reg[0]_i_3_n_6 ,\xReadPos_fu_168_reg[0]_i_3_n_7 ,\xReadPos_fu_168_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\xReadPos_fu_168_reg[0]_i_3_n_9 ,\xReadPos_fu_168_reg[0]_i_3_n_10 ,\xReadPos_fu_168_reg[0]_i_3_n_11 ,\xReadPos_fu_168_reg[0]_i_3_n_12 }),
        .S({xReadPos_fu_168_reg__0[3:1],\xReadPos_fu_168[0]_i_5_n_5 }));
  FDRE \xReadPos_fu_168_reg[10] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[8]_i_1_n_10 ),
        .Q(xReadPos_fu_168_reg__0[10]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[11] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[8]_i_1_n_9 ),
        .Q(xReadPos_fu_168_reg__0[11]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[12] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[12]_i_1_n_12 ),
        .Q(xReadPos_fu_168_reg__0[12]),
        .R(ReadEn_fu_1724_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \xReadPos_fu_168_reg[12]_i_1 
       (.CI(\xReadPos_fu_168_reg[8]_i_1_n_5 ),
        .CO({\NLW_xReadPos_fu_168_reg[12]_i_1_CO_UNCONNECTED [3],\xReadPos_fu_168_reg[12]_i_1_n_6 ,\xReadPos_fu_168_reg[12]_i_1_n_7 ,\xReadPos_fu_168_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\xReadPos_fu_168_reg[12]_i_1_n_9 ,\xReadPos_fu_168_reg[12]_i_1_n_10 ,\xReadPos_fu_168_reg[12]_i_1_n_11 ,\xReadPos_fu_168_reg[12]_i_1_n_12 }),
        .S(xReadPos_fu_168_reg__0[15:12]));
  FDRE \xReadPos_fu_168_reg[13] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[12]_i_1_n_11 ),
        .Q(xReadPos_fu_168_reg__0[13]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[14] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[12]_i_1_n_10 ),
        .Q(xReadPos_fu_168_reg__0[14]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[15] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[12]_i_1_n_9 ),
        .Q(xReadPos_fu_168_reg__0[15]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[0]_i_3_n_11 ),
        .Q(xReadPos_fu_168_reg__0[1]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[0]_i_3_n_10 ),
        .Q(xReadPos_fu_168_reg__0[2]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[0]_i_3_n_9 ),
        .Q(xReadPos_fu_168_reg__0[3]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[4]_i_1_n_12 ),
        .Q(xReadPos_fu_168_reg__0[4]),
        .R(ReadEn_fu_1724_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \xReadPos_fu_168_reg[4]_i_1 
       (.CI(\xReadPos_fu_168_reg[0]_i_3_n_5 ),
        .CO({\xReadPos_fu_168_reg[4]_i_1_n_5 ,\xReadPos_fu_168_reg[4]_i_1_n_6 ,\xReadPos_fu_168_reg[4]_i_1_n_7 ,\xReadPos_fu_168_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\xReadPos_fu_168_reg[4]_i_1_n_9 ,\xReadPos_fu_168_reg[4]_i_1_n_10 ,\xReadPos_fu_168_reg[4]_i_1_n_11 ,\xReadPos_fu_168_reg[4]_i_1_n_12 }),
        .S(xReadPos_fu_168_reg__0[7:4]));
  FDRE \xReadPos_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[4]_i_1_n_11 ),
        .Q(xReadPos_fu_168_reg__0[5]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[4]_i_1_n_10 ),
        .Q(xReadPos_fu_168_reg__0[6]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[4]_i_1_n_9 ),
        .Q(xReadPos_fu_168_reg__0[7]),
        .R(ReadEn_fu_1724_out));
  FDRE \xReadPos_fu_168_reg[8] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[8]_i_1_n_12 ),
        .Q(xReadPos_fu_168_reg__0[8]),
        .R(ReadEn_fu_1724_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \xReadPos_fu_168_reg[8]_i_1 
       (.CI(\xReadPos_fu_168_reg[4]_i_1_n_5 ),
        .CO({\xReadPos_fu_168_reg[8]_i_1_n_5 ,\xReadPos_fu_168_reg[8]_i_1_n_6 ,\xReadPos_fu_168_reg[8]_i_1_n_7 ,\xReadPos_fu_168_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\xReadPos_fu_168_reg[8]_i_1_n_9 ,\xReadPos_fu_168_reg[8]_i_1_n_10 ,\xReadPos_fu_168_reg[8]_i_1_n_11 ,\xReadPos_fu_168_reg[8]_i_1_n_12 }),
        .S(xReadPos_fu_168_reg__0[11:8]));
  FDRE \xReadPos_fu_168_reg[9] 
       (.C(ap_clk),
        .CE(xReadPos_fu_168),
        .D(\xReadPos_fu_168_reg[8]_i_1_n_11 ),
        .Q(xReadPos_fu_168_reg__0[9]),
        .R(ReadEn_fu_1724_out));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[10]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\x_fu_164_reg[10]_0 [5]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_17_fu_293_p4[0]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\x_fu_164_reg[10]_0 [0]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\x_fu_164_reg[10]_0 [1]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_17_fu_293_p4[3]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_17_fu_293_p4[4]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\x_fu_164_reg[10]_0 [2]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[8]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\x_fu_164_reg[10]_0 [3]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_n_5 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[9]_srl2 " *) 
  SRL16E \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\x_fu_164_reg[10]_0 [4]),
        .Q(\x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_n_5 ));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(\x_5_reg_927_pp0_iter2_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_n_5 ),
        .Q(sel0[9]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[1]_srl2_n_5 ),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_n_5 ),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_n_5 ),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_n_5 ),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_n_5 ),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_n_5 ),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_n_5 ),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_n_5 ),
        .Q(sel0[7]),
        .R(1'b0));
  FDRE \x_5_reg_927_pp0_iter2_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_n_5 ),
        .Q(sel0[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_164[10]_i_2 
       (.I0(ap_done_cache_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .O(x_fu_164));
  FDRE \x_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[0]),
        .Q(\x_fu_164_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[10]),
        .Q(\x_fu_164_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[1]),
        .Q(\x_fu_164_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[2]),
        .Q(\x_fu_164_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[3]),
        .Q(\x_fu_164_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[4]),
        .Q(\x_fu_164_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[5]),
        .Q(\x_fu_164_reg[6]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[6]),
        .Q(\x_fu_164_reg[6]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[7]),
        .Q(\x_fu_164_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[8]),
        .Q(\x_fu_164_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_164_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_164),
        .D(x_6_fu_287_p2[9]),
        .Q(\x_fu_164_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \xbySamples_reg_941_reg[0] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(hscale_core_polyphase_U0_phasesH_address0),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[10] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[10]),
        .Q(\xbySamples_reg_941_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[1] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\xbySamples_reg_941_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[2] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[2]),
        .Q(\xbySamples_reg_941_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[3] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[3]),
        .Q(\xbySamples_reg_941_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[4] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[4]),
        .Q(\xbySamples_reg_941_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[5] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[5]),
        .Q(\xbySamples_reg_941_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[6] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[6]),
        .Q(\xbySamples_reg_941_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[7] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[7]),
        .Q(\xbySamples_reg_941_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[8] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[8]),
        .Q(\xbySamples_reg_941_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \xbySamples_reg_941_reg[9] 
       (.C(ap_clk),
        .CE(xbySamples_reg_9410),
        .D(xbySamples_fu_309_p2[9]),
        .Q(\xbySamples_reg_941_reg[10]_0 [8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_polyphase
   (ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_enable_reg_pp0_iter6_reg_0,
    ap_enable_reg_pp0_iter8_reg_0,
    ap_enable_reg_pp0_iter10_reg_0,
    ap_enable_reg_pp0_iter5_reg_0,
    FiltCoeff_5_address0,
    FiltCoeff_4_address0,
    FiltCoeff_3_address0,
    FiltCoeff_2_address0,
    FiltCoeff_1_address0,
    in,
    SS,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    q00,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    and_ln757_reg_984_pp0_iter20_reg,
    ap_enable_reg_pp0_iter21,
    stream_scaled_full_n,
    icmp_ln715_reg_937_pp0_iter20_reg,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0,
    \tmp_3_reg_1125_reg[7]_0 ,
    \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 ,
    p_reg_reg_4,
    p_reg_reg_5,
    \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 ,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    \tmp_7_reg_1095_reg[7]_0 ,
    \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 ,
    p_reg_reg_9,
    \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 ,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    \lhs_2_reg_1065_reg[7]_0 ,
    \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 ,
    p_reg_reg_13,
    \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 ,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_0_in,
    p_reg_reg_17,
    icmp_ln676_reg_988,
    stream_upsampled_empty_n,
    \idxprom8_reg_1046_reg[5]_0 );
  output ap_block_pp0_stage0_subdone;
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter4_reg_0;
  output ap_enable_reg_pp0_iter6_reg_0;
  output ap_enable_reg_pp0_iter8_reg_0;
  output ap_enable_reg_pp0_iter10_reg_0;
  output ap_enable_reg_pp0_iter5_reg_0;
  output [5:0]FiltCoeff_5_address0;
  output [5:0]FiltCoeff_4_address0;
  output [5:0]FiltCoeff_3_address0;
  output [5:0]FiltCoeff_2_address0;
  output [5:0]FiltCoeff_1_address0;
  output [23:0]in;
  input [0:0]SS;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input [15:0]q00;
  input [15:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input and_ln757_reg_984_pp0_iter20_reg;
  input ap_enable_reg_pp0_iter21;
  input stream_scaled_full_n;
  input icmp_ln715_reg_937_pp0_iter20_reg;
  input [5:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
  input [7:0]\tmp_3_reg_1125_reg[7]_0 ;
  input [7:0]\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 ;
  input [1:0]p_reg_reg_4;
  input [7:0]p_reg_reg_5;
  input [7:0]\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 ;
  input [7:0]p_reg_reg_6;
  input [7:0]p_reg_reg_7;
  input [7:0]p_reg_reg_8;
  input [7:0]\tmp_7_reg_1095_reg[7]_0 ;
  input [7:0]\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 ;
  input [7:0]p_reg_reg_9;
  input [7:0]\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 ;
  input [7:0]p_reg_reg_10;
  input [7:0]p_reg_reg_11;
  input [7:0]p_reg_reg_12;
  input [7:0]\lhs_2_reg_1065_reg[7]_0 ;
  input [7:0]\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 ;
  input [7:0]p_reg_reg_13;
  input [7:0]\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 ;
  input [7:0]p_reg_reg_14;
  input [7:0]p_reg_reg_15;
  input [7:0]p_reg_reg_16;
  input [0:0]p_0_in;
  input p_reg_reg_17;
  input icmp_ln676_reg_988;
  input stream_upsampled_empty_n;
  input [5:0]\idxprom8_reg_1046_reg[5]_0 ;

  wire [5:0]FiltCoeff_1_address0;
  wire FiltCoeff_1_ce0;
  wire [5:0]FiltCoeff_2_address0;
  wire FiltCoeff_2_ce0;
  wire [5:0]FiltCoeff_3_address0;
  wire FiltCoeff_3_ce0;
  wire [5:0]FiltCoeff_4_address0;
  wire FiltCoeff_4_ce0;
  wire [5:0]FiltCoeff_5_address0;
  wire FiltCoeff_5_ce0;
  wire FiltCoeff_ce0;
  wire [1:0]Q;
  wire [0:0]SS;
  wire and_ln757_reg_984_pp0_iter20_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_n_5;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp0_iter6_reg_0;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_reg_0;
  wire ap_enable_reg_pp0_iter9;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  wire [5:0]grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  wire icmp_ln676_reg_988;
  wire icmp_ln715_reg_937_pp0_iter20_reg;
  wire \icmp_ln968_1_fu_754_p2/i__n_5 ;
  wire icmp_ln968_1_reg_1454;
  wire \icmp_ln968_2_fu_776_p2/i__n_5 ;
  wire icmp_ln968_2_reg_1470;
  wire \icmp_ln968_fu_732_p2/i__n_5 ;
  wire icmp_ln968_reg_1438;
  wire [5:0]idxprom8_reg_1046_pp0_iter2_reg_reg;
  wire [5:0]idxprom8_reg_1046_pp0_iter4_reg_reg;
  wire [5:0]idxprom8_reg_1046_pp0_iter6_reg_reg;
  wire [5:0]idxprom8_reg_1046_pp0_iter8_reg_reg;
  wire [5:0]idxprom8_reg_1046_reg;
  wire [5:0]\idxprom8_reg_1046_reg[5]_0 ;
  wire [23:0]in;
  wire [7:0]lhs_2_fu_357_p7;
  wire [7:0]lhs_2_reg_1065;
  wire [7:0]lhs_2_reg_1065_pp0_iter1_reg;
  wire [7:0]\lhs_2_reg_1065_reg[7]_0 ;
  wire [7:0]lhs_3_fu_373_p7;
  wire \lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3_n_5 ;
  wire \lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3_n_5 ;
  wire \lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3_n_5 ;
  wire \lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3_n_5 ;
  wire \lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3_n_5 ;
  wire \lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3_n_5 ;
  wire \lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3_n_5 ;
  wire \lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3_n_5 ;
  wire [7:0]lhs_3_reg_1070_pp0_iter3_reg;
  wire [7:0]lhs_4_fu_389_p7;
  wire \lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5_n_5 ;
  wire \lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5_n_5 ;
  wire \lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5_n_5 ;
  wire \lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5_n_5 ;
  wire \lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5_n_5 ;
  wire \lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5_n_5 ;
  wire \lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5_n_5 ;
  wire \lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5_n_5 ;
  wire [7:0]lhs_4_reg_1075_pp0_iter5_reg;
  wire [7:0]lhs_5_fu_405_p6;
  wire \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_n_5 ;
  wire \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_n_5 ;
  wire \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_n_5 ;
  wire \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_n_5 ;
  wire \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_n_5 ;
  wire \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_n_5 ;
  wire \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_n_5 ;
  wire \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_n_5 ;
  wire [7:0]lhs_5_reg_1080_pp0_iter7_reg;
  wire [7:0]\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 ;
  wire [7:0]\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 ;
  wire [7:0]lhs_6_fu_419_p5;
  wire \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_n_5 ;
  wire \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_n_5 ;
  wire \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_n_5 ;
  wire \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_n_5 ;
  wire \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_n_5 ;
  wire \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_n_5 ;
  wire \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_n_5 ;
  wire \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_n_5 ;
  wire [7:0]lhs_6_reg_1085_pp0_iter9_reg;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_10;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_11;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_12;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_13;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_14;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_15;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_16;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_17;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_18;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_19;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_20;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_21;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_22;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_23;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_24;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_25;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_26;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_27;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_28;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_5;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_6;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_7;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_8;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U114_n_9;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_10;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_11;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_12;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_13;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_14;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_15;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_16;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_17;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_18;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_19;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_20;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_21;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_22;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_23;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_24;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_25;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_26;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_27;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_28;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_5;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_6;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_7;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_8;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U115_n_9;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_10;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_11;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_12;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_13;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_14;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_15;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_16;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_17;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_18;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_19;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_20;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_21;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_22;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_23;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_24;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_25;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_26;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_27;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_28;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_5;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_6;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_7;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_8;
  wire mac_muladd_8ns_16s_12ns_24_4_1_U116_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_29;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U117_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_29;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U118_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_29;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U119_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U120_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U121_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U122_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_30;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U123_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_30;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U124_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_30;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U125_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U126_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U127_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U128_n_9;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_12;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_13;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_14;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_15;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_16;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_17;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_18;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_19;
  wire mac_muladd_8ns_16s_27s_27_4_1_U129_n_20;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_12;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_13;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_14;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_15;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_16;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_17;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_18;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_19;
  wire mac_muladd_8ns_16s_27s_27_4_1_U130_n_20;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_12;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_13;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_14;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_15;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_16;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_17;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_18;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_19;
  wire mac_muladd_8ns_16s_27s_27_4_1_U131_n_24;
  wire [0:0]p_0_in;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_10;
  wire [7:0]p_reg_reg_11;
  wire [7:0]p_reg_reg_12;
  wire [7:0]p_reg_reg_13;
  wire [7:0]p_reg_reg_14;
  wire [7:0]p_reg_reg_15;
  wire [7:0]p_reg_reg_16;
  wire p_reg_reg_17;
  wire [15:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire [7:0]p_reg_reg_7;
  wire [7:0]p_reg_reg_8;
  wire [7:0]p_reg_reg_9;
  wire [15:0]q00;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire [19:12]sum_11_reg_1443;
  wire sum_11_reg_14430;
  wire [19:12]sum_17_reg_1459;
  wire sum_22_reg_14120;
  wire [19:12]sum_reg_1427;
  wire [7:0]tmp_10_fu_585_p6;
  wire \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_n_5 ;
  wire \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_n_5 ;
  wire \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_n_5 ;
  wire \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_n_5 ;
  wire \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_n_5 ;
  wire \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_n_5 ;
  wire \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_n_5 ;
  wire \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_n_5 ;
  wire [7:0]tmp_10_reg_1140_pp0_iter7_reg;
  wire [7:0]\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 ;
  wire [7:0]\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 ;
  wire [7:0]tmp_11_fu_599_p5;
  wire \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_n_5 ;
  wire \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_n_5 ;
  wire \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_n_5 ;
  wire \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_n_5 ;
  wire \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_n_5 ;
  wire \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_n_5 ;
  wire \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_n_5 ;
  wire \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_n_5 ;
  wire [7:0]tmp_11_reg_1145_pp0_iter9_reg;
  wire [6:0]tmp_12_fu_723_p4;
  wire tmp_13_reg_1448;
  wire [6:0]tmp_14_fu_745_p4;
  wire tmp_15_reg_1464;
  wire [6:0]tmp_16_fu_767_p4;
  wire [7:0]tmp_1_fu_495_p6;
  wire \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_n_5 ;
  wire \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_n_5 ;
  wire \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_n_5 ;
  wire \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_n_5 ;
  wire \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_n_5 ;
  wire \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_n_5 ;
  wire \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_n_5 ;
  wire \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_n_5 ;
  wire [7:0]tmp_1_reg_1110_pp0_iter7_reg;
  wire [7:0]\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 ;
  wire [7:0]\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 ;
  wire [7:0]tmp_3_fu_537_p7;
  wire [7:0]tmp_3_reg_1125;
  wire [7:0]tmp_3_reg_1125_pp0_iter1_reg;
  wire [7:0]\tmp_3_reg_1125_reg[7]_0 ;
  wire [7:0]tmp_4_fu_553_p7;
  wire \tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3_n_5 ;
  wire \tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3_n_5 ;
  wire \tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3_n_5 ;
  wire \tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3_n_5 ;
  wire \tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3_n_5 ;
  wire \tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3_n_5 ;
  wire \tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3_n_5 ;
  wire \tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_4_reg_1130_pp0_iter3_reg;
  wire [7:0]tmp_5_fu_569_p7;
  wire \tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5_n_5 ;
  wire \tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5_n_5 ;
  wire \tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5_n_5 ;
  wire \tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5_n_5 ;
  wire \tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5_n_5 ;
  wire \tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5_n_5 ;
  wire \tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5_n_5 ;
  wire \tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5_n_5 ;
  wire [7:0]tmp_5_reg_1135_pp0_iter5_reg;
  wire [7:0]tmp_7_fu_447_p7;
  wire [7:0]tmp_7_reg_1095;
  wire [7:0]tmp_7_reg_1095_pp0_iter1_reg;
  wire [7:0]\tmp_7_reg_1095_reg[7]_0 ;
  wire [7:0]tmp_8_fu_463_p7;
  wire \tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3_n_5 ;
  wire \tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3_n_5 ;
  wire \tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3_n_5 ;
  wire \tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3_n_5 ;
  wire \tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3_n_5 ;
  wire \tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3_n_5 ;
  wire \tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3_n_5 ;
  wire \tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_8_reg_1100_pp0_iter3_reg;
  wire [7:0]tmp_9_fu_479_p7;
  wire \tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5_n_5 ;
  wire \tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5_n_5 ;
  wire \tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5_n_5 ;
  wire \tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5_n_5 ;
  wire \tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5_n_5 ;
  wire \tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5_n_5 ;
  wire \tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5_n_5 ;
  wire \tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5_n_5 ;
  wire [7:0]tmp_9_reg_1105_pp0_iter5_reg;
  wire tmp_reg_1432;
  wire [7:0]tmp_s_fu_509_p5;
  wire \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_n_5 ;
  wire \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_n_5 ;
  wire \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_n_5 ;
  wire \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_n_5 ;
  wire \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_n_5 ;
  wire \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_n_5 ;
  wire \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_n_5 ;
  wire \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_n_5 ;
  wire [7:0]tmp_s_reg_1115_pp0_iter9_reg;

  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(tmp_reg_1432),
        .I1(icmp_ln968_reg_1438),
        .I2(sum_reg_1427[12]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__1 
       (.I0(tmp_13_reg_1448),
        .I1(icmp_ln968_1_reg_1454),
        .I2(sum_11_reg_1443[14]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__1 
       (.I0(tmp_13_reg_1448),
        .I1(icmp_ln968_1_reg_1454),
        .I2(sum_11_reg_1443[15]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__1 
       (.I0(tmp_13_reg_1448),
        .I1(icmp_ln968_1_reg_1454),
        .I2(sum_11_reg_1443[16]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__1 
       (.I0(tmp_13_reg_1448),
        .I1(icmp_ln968_1_reg_1454),
        .I2(sum_11_reg_1443[17]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__1 
       (.I0(tmp_13_reg_1448),
        .I1(icmp_ln968_1_reg_1454),
        .I2(sum_11_reg_1443[18]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__1 
       (.I0(tmp_13_reg_1448),
        .I1(icmp_ln968_1_reg_1454),
        .I2(sum_11_reg_1443[19]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__1 
       (.I0(tmp_15_reg_1464),
        .I1(icmp_ln968_2_reg_1470),
        .I2(sum_17_reg_1459[12]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__1 
       (.I0(tmp_15_reg_1464),
        .I1(icmp_ln968_2_reg_1470),
        .I2(sum_17_reg_1459[13]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__1 
       (.I0(tmp_15_reg_1464),
        .I1(icmp_ln968_2_reg_1470),
        .I2(sum_17_reg_1459[14]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__1 
       (.I0(tmp_15_reg_1464),
        .I1(icmp_ln968_2_reg_1470),
        .I2(sum_17_reg_1459[15]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__1 
       (.I0(tmp_reg_1432),
        .I1(icmp_ln968_reg_1438),
        .I2(sum_reg_1427[13]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__1 
       (.I0(tmp_15_reg_1464),
        .I1(icmp_ln968_2_reg_1470),
        .I2(sum_17_reg_1459[16]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__1 
       (.I0(tmp_15_reg_1464),
        .I1(icmp_ln968_2_reg_1470),
        .I2(sum_17_reg_1459[17]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__1 
       (.I0(tmp_15_reg_1464),
        .I1(icmp_ln968_2_reg_1470),
        .I2(sum_17_reg_1459[18]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__1 
       (.I0(tmp_15_reg_1464),
        .I1(icmp_ln968_2_reg_1470),
        .I2(sum_17_reg_1459[19]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__1 
       (.I0(tmp_reg_1432),
        .I1(icmp_ln968_reg_1438),
        .I2(sum_reg_1427[14]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__1 
       (.I0(tmp_reg_1432),
        .I1(icmp_ln968_reg_1438),
        .I2(sum_reg_1427[15]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__1 
       (.I0(tmp_reg_1432),
        .I1(icmp_ln968_reg_1438),
        .I2(sum_reg_1427[16]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__1 
       (.I0(tmp_reg_1432),
        .I1(icmp_ln968_reg_1438),
        .I2(sum_reg_1427[17]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__1 
       (.I0(tmp_reg_1432),
        .I1(icmp_ln968_reg_1438),
        .I2(sum_reg_1427[18]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__1 
       (.I0(tmp_reg_1432),
        .I1(icmp_ln968_reg_1438),
        .I2(sum_reg_1427[19]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__1 
       (.I0(tmp_13_reg_1448),
        .I1(icmp_ln968_1_reg_1454),
        .I2(sum_11_reg_1443[12]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__1 
       (.I0(tmp_13_reg_1448),
        .I1(icmp_ln968_1_reg_1454),
        .I2(sum_11_reg_1443[13]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_0),
        .Q(ap_enable_reg_pp0_iter11_reg_n_5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11_reg_n_5),
        .Q(ap_enable_reg_pp0_iter12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4_reg_0),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6_reg_0),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8_reg_0),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln968_1_fu_754_p2/i_ 
       (.I0(tmp_14_fu_745_p4[0]),
        .I1(tmp_14_fu_745_p4[1]),
        .I2(tmp_14_fu_745_p4[2]),
        .I3(tmp_14_fu_745_p4[3]),
        .I4(tmp_14_fu_745_p4[4]),
        .I5(tmp_14_fu_745_p4[5]),
        .O(\icmp_ln968_1_fu_754_p2/i__n_5 ));
  FDRE \icmp_ln968_1_reg_1454_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_20),
        .Q(icmp_ln968_1_reg_1454),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln968_2_fu_776_p2/i_ 
       (.I0(tmp_16_fu_767_p4[0]),
        .I1(tmp_16_fu_767_p4[1]),
        .I2(tmp_16_fu_767_p4[2]),
        .I3(tmp_16_fu_767_p4[3]),
        .I4(tmp_16_fu_767_p4[4]),
        .I5(tmp_16_fu_767_p4[5]),
        .O(\icmp_ln968_2_fu_776_p2/i__n_5 ));
  FDRE \icmp_ln968_2_reg_1470_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_24),
        .Q(icmp_ln968_2_reg_1470),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln968_fu_732_p2/i_ 
       (.I0(tmp_12_fu_723_p4[0]),
        .I1(tmp_12_fu_723_p4[1]),
        .I2(tmp_12_fu_723_p4[2]),
        .I3(tmp_12_fu_723_p4[3]),
        .I4(tmp_12_fu_723_p4[4]),
        .I5(tmp_12_fu_723_p4[5]),
        .O(\icmp_ln968_fu_732_p2/i__n_5 ));
  FDRE \icmp_ln968_reg_1438_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_20),
        .Q(icmp_ln968_reg_1438),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_reg[0]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_reg[1]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_reg[2]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_reg[3]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_reg[4]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_reg[5]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[0]),
        .Q(idxprom8_reg_1046_pp0_iter2_reg_reg[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[1]),
        .Q(idxprom8_reg_1046_pp0_iter2_reg_reg[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[2]),
        .Q(idxprom8_reg_1046_pp0_iter2_reg_reg[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[3]),
        .Q(idxprom8_reg_1046_pp0_iter2_reg_reg[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[4]),
        .Q(idxprom8_reg_1046_pp0_iter2_reg_reg[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[5]),
        .Q(idxprom8_reg_1046_pp0_iter2_reg_reg[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter2_reg_reg[0]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter2_reg_reg[1]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter2_reg_reg[2]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter2_reg_reg[3]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter2_reg_reg[4]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter2_reg_reg[5]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[0]),
        .Q(idxprom8_reg_1046_pp0_iter4_reg_reg[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[1]),
        .Q(idxprom8_reg_1046_pp0_iter4_reg_reg[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[2]),
        .Q(idxprom8_reg_1046_pp0_iter4_reg_reg[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[3]),
        .Q(idxprom8_reg_1046_pp0_iter4_reg_reg[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[4]),
        .Q(idxprom8_reg_1046_pp0_iter4_reg_reg[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[5]),
        .Q(idxprom8_reg_1046_pp0_iter4_reg_reg[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter4_reg_reg[0]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter4_reg_reg[1]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter4_reg_reg[2]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter4_reg_reg[3]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter4_reg_reg[4]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter4_reg_reg[5]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[0]),
        .Q(idxprom8_reg_1046_pp0_iter6_reg_reg[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[1]),
        .Q(idxprom8_reg_1046_pp0_iter6_reg_reg[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[2]),
        .Q(idxprom8_reg_1046_pp0_iter6_reg_reg[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[3]),
        .Q(idxprom8_reg_1046_pp0_iter6_reg_reg[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[4]),
        .Q(idxprom8_reg_1046_pp0_iter6_reg_reg[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[5]),
        .Q(idxprom8_reg_1046_pp0_iter6_reg_reg[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter6_reg_reg[0]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter6_reg_reg[1]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter6_reg_reg[2]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter6_reg_reg[3]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter6_reg_reg[4]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter6_reg_reg[5]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[0]),
        .Q(idxprom8_reg_1046_pp0_iter8_reg_reg[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[1]),
        .Q(idxprom8_reg_1046_pp0_iter8_reg_reg[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[2]),
        .Q(idxprom8_reg_1046_pp0_iter8_reg_reg[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[3]),
        .Q(idxprom8_reg_1046_pp0_iter8_reg_reg[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[4]),
        .Q(idxprom8_reg_1046_pp0_iter8_reg_reg[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[5]),
        .Q(idxprom8_reg_1046_pp0_iter8_reg_reg[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter8_reg_reg[0]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter8_reg_reg[1]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter8_reg_reg[2]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter8_reg_reg[3]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter8_reg_reg[4]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(idxprom8_reg_1046_pp0_iter8_reg_reg[5]),
        .Q(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[5]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom8_reg_1046_reg[5]_0 [0]),
        .Q(idxprom8_reg_1046_reg[0]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom8_reg_1046_reg[5]_0 [1]),
        .Q(idxprom8_reg_1046_reg[1]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom8_reg_1046_reg[5]_0 [2]),
        .Q(idxprom8_reg_1046_reg[2]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom8_reg_1046_reg[5]_0 [3]),
        .Q(idxprom8_reg_1046_reg[3]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom8_reg_1046_reg[5]_0 [4]),
        .Q(idxprom8_reg_1046_reg[4]),
        .R(1'b0));
  FDRE \idxprom8_reg_1046_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom8_reg_1046_reg[5]_0 [5]),
        .Q(idxprom8_reg_1046_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_2_reg_1065[0]_i_1 
       (.I0(p_reg_reg_14[0]),
        .I1(\lhs_2_reg_1065_reg[7]_0 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_15[0]),
        .I5(p_reg_reg_13[0]),
        .O(lhs_2_fu_357_p7[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_2_reg_1065[1]_i_1 
       (.I0(p_reg_reg_14[1]),
        .I1(\lhs_2_reg_1065_reg[7]_0 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_15[1]),
        .I5(p_reg_reg_13[1]),
        .O(lhs_2_fu_357_p7[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_2_reg_1065[2]_i_1 
       (.I0(p_reg_reg_14[2]),
        .I1(\lhs_2_reg_1065_reg[7]_0 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_15[2]),
        .I5(p_reg_reg_13[2]),
        .O(lhs_2_fu_357_p7[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_2_reg_1065[3]_i_1 
       (.I0(p_reg_reg_14[3]),
        .I1(\lhs_2_reg_1065_reg[7]_0 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_15[3]),
        .I5(p_reg_reg_13[3]),
        .O(lhs_2_fu_357_p7[3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_2_reg_1065[4]_i_1 
       (.I0(p_reg_reg_14[4]),
        .I1(\lhs_2_reg_1065_reg[7]_0 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_15[4]),
        .I5(p_reg_reg_13[4]),
        .O(lhs_2_fu_357_p7[4]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_2_reg_1065[5]_i_1 
       (.I0(p_reg_reg_14[5]),
        .I1(\lhs_2_reg_1065_reg[7]_0 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_15[5]),
        .I5(p_reg_reg_13[5]),
        .O(lhs_2_fu_357_p7[5]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_2_reg_1065[6]_i_1 
       (.I0(p_reg_reg_14[6]),
        .I1(\lhs_2_reg_1065_reg[7]_0 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_15[6]),
        .I5(p_reg_reg_13[6]),
        .O(lhs_2_fu_357_p7[6]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_2_reg_1065[7]_i_1 
       (.I0(p_reg_reg_14[7]),
        .I1(\lhs_2_reg_1065_reg[7]_0 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_15[7]),
        .I5(p_reg_reg_13[7]),
        .O(lhs_2_fu_357_p7[7]));
  FDRE \lhs_2_reg_1065_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_reg_1065[0]),
        .Q(lhs_2_reg_1065_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_reg_1065[1]),
        .Q(lhs_2_reg_1065_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_reg_1065[2]),
        .Q(lhs_2_reg_1065_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_reg_1065[3]),
        .Q(lhs_2_reg_1065_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_reg_1065[4]),
        .Q(lhs_2_reg_1065_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_reg_1065[5]),
        .Q(lhs_2_reg_1065_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_reg_1065[6]),
        .Q(lhs_2_reg_1065_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_reg_1065[7]),
        .Q(lhs_2_reg_1065_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_fu_357_p7[0]),
        .Q(lhs_2_reg_1065[0]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_fu_357_p7[1]),
        .Q(lhs_2_reg_1065[1]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_fu_357_p7[2]),
        .Q(lhs_2_reg_1065[2]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_fu_357_p7[3]),
        .Q(lhs_2_reg_1065[3]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_fu_357_p7[4]),
        .Q(lhs_2_reg_1065[4]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_fu_357_p7[5]),
        .Q(lhs_2_reg_1065[5]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_fu_357_p7[6]),
        .Q(lhs_2_reg_1065[6]),
        .R(1'b0));
  FDRE \lhs_2_reg_1065_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lhs_2_fu_357_p7[7]),
        .Q(lhs_2_reg_1065[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_3_fu_373_p7[0]),
        .Q(\lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(p_reg_reg_13[0]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_14[0]),
        .I5(\lhs_2_reg_1065_reg[7]_0 [0]),
        .O(lhs_3_fu_373_p7[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_3_fu_373_p7[1]),
        .Q(\lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3_i_1 
       (.I0(p_reg_reg_13[1]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_14[1]),
        .I5(\lhs_2_reg_1065_reg[7]_0 [1]),
        .O(lhs_3_fu_373_p7[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_3_fu_373_p7[2]),
        .Q(\lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3_i_1 
       (.I0(p_reg_reg_13[2]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_14[2]),
        .I5(\lhs_2_reg_1065_reg[7]_0 [2]),
        .O(lhs_3_fu_373_p7[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_3_fu_373_p7[3]),
        .Q(\lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3_i_1 
       (.I0(p_reg_reg_13[3]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_14[3]),
        .I5(\lhs_2_reg_1065_reg[7]_0 [3]),
        .O(lhs_3_fu_373_p7[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_3_fu_373_p7[4]),
        .Q(\lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3_i_1 
       (.I0(p_reg_reg_13[4]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_14[4]),
        .I5(\lhs_2_reg_1065_reg[7]_0 [4]),
        .O(lhs_3_fu_373_p7[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_3_fu_373_p7[5]),
        .Q(\lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3_i_1 
       (.I0(p_reg_reg_13[5]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_14[5]),
        .I5(\lhs_2_reg_1065_reg[7]_0 [5]),
        .O(lhs_3_fu_373_p7[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_3_fu_373_p7[6]),
        .Q(\lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3_i_1 
       (.I0(p_reg_reg_13[6]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_14[6]),
        .I5(\lhs_2_reg_1065_reg[7]_0 [6]),
        .O(lhs_3_fu_373_p7[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_3_fu_373_p7[7]),
        .Q(\lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3_i_1 
       (.I0(p_reg_reg_13[7]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_14[7]),
        .I5(\lhs_2_reg_1065_reg[7]_0 [7]),
        .O(lhs_3_fu_373_p7[7]));
  FDRE \lhs_3_reg_1070_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3_n_5 ),
        .Q(lhs_3_reg_1070_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \lhs_3_reg_1070_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3_n_5 ),
        .Q(lhs_3_reg_1070_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \lhs_3_reg_1070_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3_n_5 ),
        .Q(lhs_3_reg_1070_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \lhs_3_reg_1070_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3_n_5 ),
        .Q(lhs_3_reg_1070_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \lhs_3_reg_1070_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3_n_5 ),
        .Q(lhs_3_reg_1070_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \lhs_3_reg_1070_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3_n_5 ),
        .Q(lhs_3_reg_1070_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \lhs_3_reg_1070_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3_n_5 ),
        .Q(lhs_3_reg_1070_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \lhs_3_reg_1070_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3_n_5 ),
        .Q(lhs_3_reg_1070_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5 " *) 
  SRL16E \lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_4_fu_389_p7[0]),
        .Q(\lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [0]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_13[0]),
        .I5(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [0]),
        .O(lhs_4_fu_389_p7[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5 " *) 
  SRL16E \lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_4_fu_389_p7[1]),
        .Q(\lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [1]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_13[1]),
        .I5(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [1]),
        .O(lhs_4_fu_389_p7[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5 " *) 
  SRL16E \lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_4_fu_389_p7[2]),
        .Q(\lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [2]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_13[2]),
        .I5(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [2]),
        .O(lhs_4_fu_389_p7[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5 " *) 
  SRL16E \lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_4_fu_389_p7[3]),
        .Q(\lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [3]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_13[3]),
        .I5(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [3]),
        .O(lhs_4_fu_389_p7[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5 " *) 
  SRL16E \lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_4_fu_389_p7[4]),
        .Q(\lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [4]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_13[4]),
        .I5(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [4]),
        .O(lhs_4_fu_389_p7[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5 " *) 
  SRL16E \lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_4_fu_389_p7[5]),
        .Q(\lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [5]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_13[5]),
        .I5(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [5]),
        .O(lhs_4_fu_389_p7[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5 " *) 
  SRL16E \lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_4_fu_389_p7[6]),
        .Q(\lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [6]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_13[6]),
        .I5(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [6]),
        .O(lhs_4_fu_389_p7[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5 " *) 
  SRL16E \lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_4_fu_389_p7[7]),
        .Q(\lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [7]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_13[7]),
        .I5(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [7]),
        .O(lhs_4_fu_389_p7[7]));
  FDRE \lhs_4_reg_1075_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5_n_5 ),
        .Q(lhs_4_reg_1075_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \lhs_4_reg_1075_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5_n_5 ),
        .Q(lhs_4_reg_1075_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \lhs_4_reg_1075_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5_n_5 ),
        .Q(lhs_4_reg_1075_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \lhs_4_reg_1075_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5_n_5 ),
        .Q(lhs_4_reg_1075_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \lhs_4_reg_1075_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5_n_5 ),
        .Q(lhs_4_reg_1075_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \lhs_4_reg_1075_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5_n_5 ),
        .Q(lhs_4_reg_1075_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \lhs_4_reg_1075_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5_n_5 ),
        .Q(lhs_4_reg_1075_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \lhs_4_reg_1075_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5_n_5 ),
        .Q(lhs_4_reg_1075_pp0_iter5_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7 " *) 
  SRL16E \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_5_fu_405_p6[0]),
        .Q(\lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [0]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I2(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(lhs_5_fu_405_p6[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7 " *) 
  SRL16E \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_5_fu_405_p6[1]),
        .Q(\lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [1]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I2(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(lhs_5_fu_405_p6[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7 " *) 
  SRL16E \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_5_fu_405_p6[2]),
        .Q(\lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [2]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I2(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(lhs_5_fu_405_p6[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7 " *) 
  SRL16E \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_5_fu_405_p6[3]),
        .Q(\lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [3]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I2(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(lhs_5_fu_405_p6[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7 " *) 
  SRL16E \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_5_fu_405_p6[4]),
        .Q(\lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [4]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I2(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(lhs_5_fu_405_p6[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7 " *) 
  SRL16E \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_5_fu_405_p6[5]),
        .Q(\lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [5]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I2(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(lhs_5_fu_405_p6[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7 " *) 
  SRL16E \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_5_fu_405_p6[6]),
        .Q(\lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [6]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I2(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(lhs_5_fu_405_p6[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7 " *) 
  SRL16E \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_5_fu_405_p6[7]),
        .Q(\lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_i_1 
       (.I0(\lhs_2_reg_1065_reg[7]_0 [7]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I2(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(lhs_5_fu_405_p6[7]));
  FDRE \lhs_5_reg_1080_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_n_5 ),
        .Q(lhs_5_reg_1080_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \lhs_5_reg_1080_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_n_5 ),
        .Q(lhs_5_reg_1080_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \lhs_5_reg_1080_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_n_5 ),
        .Q(lhs_5_reg_1080_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \lhs_5_reg_1080_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_n_5 ),
        .Q(lhs_5_reg_1080_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \lhs_5_reg_1080_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_n_5 ),
        .Q(lhs_5_reg_1080_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \lhs_5_reg_1080_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_n_5 ),
        .Q(lhs_5_reg_1080_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \lhs_5_reg_1080_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_n_5 ),
        .Q(lhs_5_reg_1080_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_n_5 ),
        .Q(lhs_5_reg_1080_pp0_iter7_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9 " *) 
  SRL16E \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_6_fu_419_p5[0]),
        .Q(\lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_i_1 
       (.I0(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(lhs_6_fu_419_p5[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9 " *) 
  SRL16E \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_6_fu_419_p5[1]),
        .Q(\lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_i_1 
       (.I0(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(lhs_6_fu_419_p5[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9 " *) 
  SRL16E \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_6_fu_419_p5[2]),
        .Q(\lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_i_1 
       (.I0(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(lhs_6_fu_419_p5[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9 " *) 
  SRL16E \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_6_fu_419_p5[3]),
        .Q(\lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_i_1 
       (.I0(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(lhs_6_fu_419_p5[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9 " *) 
  SRL16E \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_6_fu_419_p5[4]),
        .Q(\lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_i_1 
       (.I0(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(lhs_6_fu_419_p5[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9 " *) 
  SRL16E \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_6_fu_419_p5[5]),
        .Q(\lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_i_1 
       (.I0(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(lhs_6_fu_419_p5[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9 " *) 
  SRL16E \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_6_fu_419_p5[6]),
        .Q(\lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_i_1 
       (.I0(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(lhs_6_fu_419_p5[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9 " *) 
  SRL16E \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(lhs_6_fu_419_p5[7]),
        .Q(\lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_i_1 
       (.I0(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I1(\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(lhs_6_fu_419_p5[7]));
  FDRE \lhs_6_reg_1085_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_n_5 ),
        .Q(lhs_6_reg_1085_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \lhs_6_reg_1085_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_n_5 ),
        .Q(lhs_6_reg_1085_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \lhs_6_reg_1085_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_n_5 ),
        .Q(lhs_6_reg_1085_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \lhs_6_reg_1085_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_n_5 ),
        .Q(lhs_6_reg_1085_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \lhs_6_reg_1085_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_n_5 ),
        .Q(lhs_6_reg_1085_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \lhs_6_reg_1085_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_n_5 ),
        .Q(lhs_6_reg_1085_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \lhs_6_reg_1085_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_n_5 ),
        .Q(lhs_6_reg_1085_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \lhs_6_reg_1085_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_n_5 ),
        .Q(lhs_6_reg_1085_pp0_iter9_reg[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1 mac_muladd_8ns_16s_12ns_24_4_1_U114
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P({mac_muladd_8ns_16s_12ns_24_4_1_U114_n_5,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_6,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_7,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_8,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_9,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_10,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_11,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_12,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_13,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_14,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_15,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_16,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_17,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_18,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_19,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_20,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_21,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_22,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_23,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_24,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_25,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_26,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_27,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_28}),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_15),
        .p_reg_reg_1(p_reg_reg_13),
        .p_reg_reg_2(p_reg_reg_4),
        .p_reg_reg_3(p_reg_reg_16),
        .p_reg_reg_4(p_reg_reg_14),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_13 mac_muladd_8ns_16s_12ns_24_4_1_U115
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P({mac_muladd_8ns_16s_12ns_24_4_1_U115_n_5,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_6,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_7,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_8,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_9,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_10,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_11,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_12,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_13,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_14,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_15,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_16,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_17,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_18,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_19,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_20,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_21,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_22,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_23,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_24,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_25,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_26,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_27,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_28}),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_11),
        .p_reg_reg_1(p_reg_reg_9),
        .p_reg_reg_2(p_reg_reg_4),
        .p_reg_reg_3(p_reg_reg_12),
        .p_reg_reg_4(p_reg_reg_10),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_14 mac_muladd_8ns_16s_12ns_24_4_1_U116
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P({mac_muladd_8ns_16s_12ns_24_4_1_U116_n_5,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_6,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_7,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_8,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_9,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_10,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_11,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_12,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_13,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_14,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_15,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_16,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_17,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_18,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_19,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_20,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_21,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_22,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_23,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_24,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_25,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_26,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_27,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_28}),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .p_reg_reg_1(ap_enable_reg_pp0_iter5_reg_0),
        .p_reg_reg_2(p_reg_reg_7),
        .p_reg_reg_3(p_reg_reg_5),
        .p_reg_reg_4(p_reg_reg_4),
        .p_reg_reg_5(p_reg_reg_8),
        .p_reg_reg_6(p_reg_reg_6),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1 mac_muladd_8ns_16s_24s_25_4_1_U117
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U117_n_5,mac_muladd_8ns_16s_24s_25_4_1_U117_n_6,mac_muladd_8ns_16s_24s_25_4_1_U117_n_7,mac_muladd_8ns_16s_24s_25_4_1_U117_n_8,mac_muladd_8ns_16s_24s_25_4_1_U117_n_9,mac_muladd_8ns_16s_24s_25_4_1_U117_n_10,mac_muladd_8ns_16s_24s_25_4_1_U117_n_11,mac_muladd_8ns_16s_24s_25_4_1_U117_n_12,mac_muladd_8ns_16s_24s_25_4_1_U117_n_13,mac_muladd_8ns_16s_24s_25_4_1_U117_n_14,mac_muladd_8ns_16s_24s_25_4_1_U117_n_15,mac_muladd_8ns_16s_24s_25_4_1_U117_n_16,mac_muladd_8ns_16s_24s_25_4_1_U117_n_17,mac_muladd_8ns_16s_24s_25_4_1_U117_n_18,mac_muladd_8ns_16s_24s_25_4_1_U117_n_19,mac_muladd_8ns_16s_24s_25_4_1_U117_n_20,mac_muladd_8ns_16s_24s_25_4_1_U117_n_21,mac_muladd_8ns_16s_24s_25_4_1_U117_n_22,mac_muladd_8ns_16s_24s_25_4_1_U117_n_23,mac_muladd_8ns_16s_24s_25_4_1_U117_n_24,mac_muladd_8ns_16s_24s_25_4_1_U117_n_25,mac_muladd_8ns_16s_24s_25_4_1_U117_n_26,mac_muladd_8ns_16s_24s_25_4_1_U117_n_27,mac_muladd_8ns_16s_24s_25_4_1_U117_n_28,mac_muladd_8ns_16s_24s_25_4_1_U117_n_29}),
        .Q(lhs_2_reg_1065_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1({mac_muladd_8ns_16s_12ns_24_4_1_U114_n_5,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_6,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_7,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_8,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_9,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_10,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_11,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_12,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_13,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_14,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_15,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_16,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_17,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_18,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_19,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_20,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_21,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_22,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_23,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_24,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_25,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_26,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_27,mac_muladd_8ns_16s_12ns_24_4_1_U114_n_28}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_15 mac_muladd_8ns_16s_24s_25_4_1_U118
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U118_n_5,mac_muladd_8ns_16s_24s_25_4_1_U118_n_6,mac_muladd_8ns_16s_24s_25_4_1_U118_n_7,mac_muladd_8ns_16s_24s_25_4_1_U118_n_8,mac_muladd_8ns_16s_24s_25_4_1_U118_n_9,mac_muladd_8ns_16s_24s_25_4_1_U118_n_10,mac_muladd_8ns_16s_24s_25_4_1_U118_n_11,mac_muladd_8ns_16s_24s_25_4_1_U118_n_12,mac_muladd_8ns_16s_24s_25_4_1_U118_n_13,mac_muladd_8ns_16s_24s_25_4_1_U118_n_14,mac_muladd_8ns_16s_24s_25_4_1_U118_n_15,mac_muladd_8ns_16s_24s_25_4_1_U118_n_16,mac_muladd_8ns_16s_24s_25_4_1_U118_n_17,mac_muladd_8ns_16s_24s_25_4_1_U118_n_18,mac_muladd_8ns_16s_24s_25_4_1_U118_n_19,mac_muladd_8ns_16s_24s_25_4_1_U118_n_20,mac_muladd_8ns_16s_24s_25_4_1_U118_n_21,mac_muladd_8ns_16s_24s_25_4_1_U118_n_22,mac_muladd_8ns_16s_24s_25_4_1_U118_n_23,mac_muladd_8ns_16s_24s_25_4_1_U118_n_24,mac_muladd_8ns_16s_24s_25_4_1_U118_n_25,mac_muladd_8ns_16s_24s_25_4_1_U118_n_26,mac_muladd_8ns_16s_24s_25_4_1_U118_n_27,mac_muladd_8ns_16s_24s_25_4_1_U118_n_28,mac_muladd_8ns_16s_24s_25_4_1_U118_n_29}),
        .Q(tmp_7_reg_1095_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1({mac_muladd_8ns_16s_12ns_24_4_1_U115_n_5,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_6,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_7,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_8,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_9,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_10,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_11,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_12,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_13,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_14,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_15,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_16,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_17,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_18,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_19,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_20,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_21,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_22,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_23,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_24,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_25,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_26,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_27,mac_muladd_8ns_16s_12ns_24_4_1_U115_n_28}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_16 mac_muladd_8ns_16s_24s_25_4_1_U119
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U119_n_5,mac_muladd_8ns_16s_24s_25_4_1_U119_n_6,mac_muladd_8ns_16s_24s_25_4_1_U119_n_7,mac_muladd_8ns_16s_24s_25_4_1_U119_n_8,mac_muladd_8ns_16s_24s_25_4_1_U119_n_9,mac_muladd_8ns_16s_24s_25_4_1_U119_n_10,mac_muladd_8ns_16s_24s_25_4_1_U119_n_11,mac_muladd_8ns_16s_24s_25_4_1_U119_n_12,mac_muladd_8ns_16s_24s_25_4_1_U119_n_13,mac_muladd_8ns_16s_24s_25_4_1_U119_n_14,mac_muladd_8ns_16s_24s_25_4_1_U119_n_15,mac_muladd_8ns_16s_24s_25_4_1_U119_n_16,mac_muladd_8ns_16s_24s_25_4_1_U119_n_17,mac_muladd_8ns_16s_24s_25_4_1_U119_n_18,mac_muladd_8ns_16s_24s_25_4_1_U119_n_19,mac_muladd_8ns_16s_24s_25_4_1_U119_n_20,mac_muladd_8ns_16s_24s_25_4_1_U119_n_21,mac_muladd_8ns_16s_24s_25_4_1_U119_n_22,mac_muladd_8ns_16s_24s_25_4_1_U119_n_23,mac_muladd_8ns_16s_24s_25_4_1_U119_n_24,mac_muladd_8ns_16s_24s_25_4_1_U119_n_25,mac_muladd_8ns_16s_24s_25_4_1_U119_n_26,mac_muladd_8ns_16s_24s_25_4_1_U119_n_27,mac_muladd_8ns_16s_24s_25_4_1_U119_n_28,mac_muladd_8ns_16s_24s_25_4_1_U119_n_29}),
        .Q(tmp_3_reg_1125_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1({mac_muladd_8ns_16s_12ns_24_4_1_U116_n_5,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_6,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_7,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_8,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_9,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_10,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_11,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_12,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_13,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_14,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_15,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_16,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_17,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_18,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_19,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_20,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_21,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_22,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_23,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_24,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_25,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_26,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_27,mac_muladd_8ns_16s_12ns_24_4_1_U116_n_28}),
        .p_reg_reg_2(ap_enable_reg_pp0_iter5_reg_0),
        .p_reg_reg_3(Q),
        .p_reg_reg_4(ap_enable_reg_pp0_iter4_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1 mac_muladd_8ns_16s_25s_26_4_1_U120
       (.A(lhs_3_reg_1070_pp0_iter3_reg),
        .FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_25s_26_4_1_U120_n_5,mac_muladd_8ns_16s_25s_26_4_1_U120_n_6,mac_muladd_8ns_16s_25s_26_4_1_U120_n_7,mac_muladd_8ns_16s_25s_26_4_1_U120_n_8,mac_muladd_8ns_16s_25s_26_4_1_U120_n_9,mac_muladd_8ns_16s_25s_26_4_1_U120_n_10,mac_muladd_8ns_16s_25s_26_4_1_U120_n_11,mac_muladd_8ns_16s_25s_26_4_1_U120_n_12,mac_muladd_8ns_16s_25s_26_4_1_U120_n_13,mac_muladd_8ns_16s_25s_26_4_1_U120_n_14,mac_muladd_8ns_16s_25s_26_4_1_U120_n_15,mac_muladd_8ns_16s_25s_26_4_1_U120_n_16,mac_muladd_8ns_16s_25s_26_4_1_U120_n_17,mac_muladd_8ns_16s_25s_26_4_1_U120_n_18,mac_muladd_8ns_16s_25s_26_4_1_U120_n_19,mac_muladd_8ns_16s_25s_26_4_1_U120_n_20,mac_muladd_8ns_16s_25s_26_4_1_U120_n_21,mac_muladd_8ns_16s_25s_26_4_1_U120_n_22,mac_muladd_8ns_16s_25s_26_4_1_U120_n_23,mac_muladd_8ns_16s_25s_26_4_1_U120_n_24,mac_muladd_8ns_16s_25s_26_4_1_U120_n_25,mac_muladd_8ns_16s_25s_26_4_1_U120_n_26,mac_muladd_8ns_16s_25s_26_4_1_U120_n_27,mac_muladd_8ns_16s_25s_26_4_1_U120_n_28,mac_muladd_8ns_16s_25s_26_4_1_U120_n_29,mac_muladd_8ns_16s_25s_26_4_1_U120_n_30}),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1({mac_muladd_8ns_16s_24s_25_4_1_U117_n_5,mac_muladd_8ns_16s_24s_25_4_1_U117_n_6,mac_muladd_8ns_16s_24s_25_4_1_U117_n_7,mac_muladd_8ns_16s_24s_25_4_1_U117_n_8,mac_muladd_8ns_16s_24s_25_4_1_U117_n_9,mac_muladd_8ns_16s_24s_25_4_1_U117_n_10,mac_muladd_8ns_16s_24s_25_4_1_U117_n_11,mac_muladd_8ns_16s_24s_25_4_1_U117_n_12,mac_muladd_8ns_16s_24s_25_4_1_U117_n_13,mac_muladd_8ns_16s_24s_25_4_1_U117_n_14,mac_muladd_8ns_16s_24s_25_4_1_U117_n_15,mac_muladd_8ns_16s_24s_25_4_1_U117_n_16,mac_muladd_8ns_16s_24s_25_4_1_U117_n_17,mac_muladd_8ns_16s_24s_25_4_1_U117_n_18,mac_muladd_8ns_16s_24s_25_4_1_U117_n_19,mac_muladd_8ns_16s_24s_25_4_1_U117_n_20,mac_muladd_8ns_16s_24s_25_4_1_U117_n_21,mac_muladd_8ns_16s_24s_25_4_1_U117_n_22,mac_muladd_8ns_16s_24s_25_4_1_U117_n_23,mac_muladd_8ns_16s_24s_25_4_1_U117_n_24,mac_muladd_8ns_16s_24s_25_4_1_U117_n_25,mac_muladd_8ns_16s_24s_25_4_1_U117_n_26,mac_muladd_8ns_16s_24s_25_4_1_U117_n_27,mac_muladd_8ns_16s_24s_25_4_1_U117_n_28,mac_muladd_8ns_16s_24s_25_4_1_U117_n_29}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_17 mac_muladd_8ns_16s_25s_26_4_1_U121
       (.A(tmp_8_reg_1100_pp0_iter3_reg),
        .FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_25s_26_4_1_U121_n_5,mac_muladd_8ns_16s_25s_26_4_1_U121_n_6,mac_muladd_8ns_16s_25s_26_4_1_U121_n_7,mac_muladd_8ns_16s_25s_26_4_1_U121_n_8,mac_muladd_8ns_16s_25s_26_4_1_U121_n_9,mac_muladd_8ns_16s_25s_26_4_1_U121_n_10,mac_muladd_8ns_16s_25s_26_4_1_U121_n_11,mac_muladd_8ns_16s_25s_26_4_1_U121_n_12,mac_muladd_8ns_16s_25s_26_4_1_U121_n_13,mac_muladd_8ns_16s_25s_26_4_1_U121_n_14,mac_muladd_8ns_16s_25s_26_4_1_U121_n_15,mac_muladd_8ns_16s_25s_26_4_1_U121_n_16,mac_muladd_8ns_16s_25s_26_4_1_U121_n_17,mac_muladd_8ns_16s_25s_26_4_1_U121_n_18,mac_muladd_8ns_16s_25s_26_4_1_U121_n_19,mac_muladd_8ns_16s_25s_26_4_1_U121_n_20,mac_muladd_8ns_16s_25s_26_4_1_U121_n_21,mac_muladd_8ns_16s_25s_26_4_1_U121_n_22,mac_muladd_8ns_16s_25s_26_4_1_U121_n_23,mac_muladd_8ns_16s_25s_26_4_1_U121_n_24,mac_muladd_8ns_16s_25s_26_4_1_U121_n_25,mac_muladd_8ns_16s_25s_26_4_1_U121_n_26,mac_muladd_8ns_16s_25s_26_4_1_U121_n_27,mac_muladd_8ns_16s_25s_26_4_1_U121_n_28,mac_muladd_8ns_16s_25s_26_4_1_U121_n_29,mac_muladd_8ns_16s_25s_26_4_1_U121_n_30}),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1({mac_muladd_8ns_16s_24s_25_4_1_U118_n_5,mac_muladd_8ns_16s_24s_25_4_1_U118_n_6,mac_muladd_8ns_16s_24s_25_4_1_U118_n_7,mac_muladd_8ns_16s_24s_25_4_1_U118_n_8,mac_muladd_8ns_16s_24s_25_4_1_U118_n_9,mac_muladd_8ns_16s_24s_25_4_1_U118_n_10,mac_muladd_8ns_16s_24s_25_4_1_U118_n_11,mac_muladd_8ns_16s_24s_25_4_1_U118_n_12,mac_muladd_8ns_16s_24s_25_4_1_U118_n_13,mac_muladd_8ns_16s_24s_25_4_1_U118_n_14,mac_muladd_8ns_16s_24s_25_4_1_U118_n_15,mac_muladd_8ns_16s_24s_25_4_1_U118_n_16,mac_muladd_8ns_16s_24s_25_4_1_U118_n_17,mac_muladd_8ns_16s_24s_25_4_1_U118_n_18,mac_muladd_8ns_16s_24s_25_4_1_U118_n_19,mac_muladd_8ns_16s_24s_25_4_1_U118_n_20,mac_muladd_8ns_16s_24s_25_4_1_U118_n_21,mac_muladd_8ns_16s_24s_25_4_1_U118_n_22,mac_muladd_8ns_16s_24s_25_4_1_U118_n_23,mac_muladd_8ns_16s_24s_25_4_1_U118_n_24,mac_muladd_8ns_16s_24s_25_4_1_U118_n_25,mac_muladd_8ns_16s_24s_25_4_1_U118_n_26,mac_muladd_8ns_16s_24s_25_4_1_U118_n_27,mac_muladd_8ns_16s_24s_25_4_1_U118_n_28,mac_muladd_8ns_16s_24s_25_4_1_U118_n_29}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_18 mac_muladd_8ns_16s_25s_26_4_1_U122
       (.A(tmp_4_reg_1130_pp0_iter3_reg),
        .FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_25s_26_4_1_U122_n_5,mac_muladd_8ns_16s_25s_26_4_1_U122_n_6,mac_muladd_8ns_16s_25s_26_4_1_U122_n_7,mac_muladd_8ns_16s_25s_26_4_1_U122_n_8,mac_muladd_8ns_16s_25s_26_4_1_U122_n_9,mac_muladd_8ns_16s_25s_26_4_1_U122_n_10,mac_muladd_8ns_16s_25s_26_4_1_U122_n_11,mac_muladd_8ns_16s_25s_26_4_1_U122_n_12,mac_muladd_8ns_16s_25s_26_4_1_U122_n_13,mac_muladd_8ns_16s_25s_26_4_1_U122_n_14,mac_muladd_8ns_16s_25s_26_4_1_U122_n_15,mac_muladd_8ns_16s_25s_26_4_1_U122_n_16,mac_muladd_8ns_16s_25s_26_4_1_U122_n_17,mac_muladd_8ns_16s_25s_26_4_1_U122_n_18,mac_muladd_8ns_16s_25s_26_4_1_U122_n_19,mac_muladd_8ns_16s_25s_26_4_1_U122_n_20,mac_muladd_8ns_16s_25s_26_4_1_U122_n_21,mac_muladd_8ns_16s_25s_26_4_1_U122_n_22,mac_muladd_8ns_16s_25s_26_4_1_U122_n_23,mac_muladd_8ns_16s_25s_26_4_1_U122_n_24,mac_muladd_8ns_16s_25s_26_4_1_U122_n_25,mac_muladd_8ns_16s_25s_26_4_1_U122_n_26,mac_muladd_8ns_16s_25s_26_4_1_U122_n_27,mac_muladd_8ns_16s_25s_26_4_1_U122_n_28,mac_muladd_8ns_16s_25s_26_4_1_U122_n_29,mac_muladd_8ns_16s_25s_26_4_1_U122_n_30}),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1({mac_muladd_8ns_16s_24s_25_4_1_U119_n_5,mac_muladd_8ns_16s_24s_25_4_1_U119_n_6,mac_muladd_8ns_16s_24s_25_4_1_U119_n_7,mac_muladd_8ns_16s_24s_25_4_1_U119_n_8,mac_muladd_8ns_16s_24s_25_4_1_U119_n_9,mac_muladd_8ns_16s_24s_25_4_1_U119_n_10,mac_muladd_8ns_16s_24s_25_4_1_U119_n_11,mac_muladd_8ns_16s_24s_25_4_1_U119_n_12,mac_muladd_8ns_16s_24s_25_4_1_U119_n_13,mac_muladd_8ns_16s_24s_25_4_1_U119_n_14,mac_muladd_8ns_16s_24s_25_4_1_U119_n_15,mac_muladd_8ns_16s_24s_25_4_1_U119_n_16,mac_muladd_8ns_16s_24s_25_4_1_U119_n_17,mac_muladd_8ns_16s_24s_25_4_1_U119_n_18,mac_muladd_8ns_16s_24s_25_4_1_U119_n_19,mac_muladd_8ns_16s_24s_25_4_1_U119_n_20,mac_muladd_8ns_16s_24s_25_4_1_U119_n_21,mac_muladd_8ns_16s_24s_25_4_1_U119_n_22,mac_muladd_8ns_16s_24s_25_4_1_U119_n_23,mac_muladd_8ns_16s_24s_25_4_1_U119_n_24,mac_muladd_8ns_16s_24s_25_4_1_U119_n_25,mac_muladd_8ns_16s_24s_25_4_1_U119_n_26,mac_muladd_8ns_16s_24s_25_4_1_U119_n_27,mac_muladd_8ns_16s_24s_25_4_1_U119_n_28,mac_muladd_8ns_16s_24s_25_4_1_U119_n_29}),
        .p_reg_reg_2(ap_enable_reg_pp0_iter4_reg_0),
        .p_reg_reg_3(ap_enable_reg_pp0_iter5_reg_0),
        .p_reg_reg_4(ap_enable_reg_pp0_iter6_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1 mac_muladd_8ns_16s_26s_26_4_1_U123
       (.A(lhs_4_reg_1075_pp0_iter5_reg),
        .FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U123_n_5,mac_muladd_8ns_16s_26s_26_4_1_U123_n_6,mac_muladd_8ns_16s_26s_26_4_1_U123_n_7,mac_muladd_8ns_16s_26s_26_4_1_U123_n_8,mac_muladd_8ns_16s_26s_26_4_1_U123_n_9,mac_muladd_8ns_16s_26s_26_4_1_U123_n_10,mac_muladd_8ns_16s_26s_26_4_1_U123_n_11,mac_muladd_8ns_16s_26s_26_4_1_U123_n_12,mac_muladd_8ns_16s_26s_26_4_1_U123_n_13,mac_muladd_8ns_16s_26s_26_4_1_U123_n_14,mac_muladd_8ns_16s_26s_26_4_1_U123_n_15,mac_muladd_8ns_16s_26s_26_4_1_U123_n_16,mac_muladd_8ns_16s_26s_26_4_1_U123_n_17,mac_muladd_8ns_16s_26s_26_4_1_U123_n_18,mac_muladd_8ns_16s_26s_26_4_1_U123_n_19,mac_muladd_8ns_16s_26s_26_4_1_U123_n_20,mac_muladd_8ns_16s_26s_26_4_1_U123_n_21,mac_muladd_8ns_16s_26s_26_4_1_U123_n_22,mac_muladd_8ns_16s_26s_26_4_1_U123_n_23,mac_muladd_8ns_16s_26s_26_4_1_U123_n_24,mac_muladd_8ns_16s_26s_26_4_1_U123_n_25,mac_muladd_8ns_16s_26s_26_4_1_U123_n_26,mac_muladd_8ns_16s_26s_26_4_1_U123_n_27,mac_muladd_8ns_16s_26s_26_4_1_U123_n_28,mac_muladd_8ns_16s_26s_26_4_1_U123_n_29,mac_muladd_8ns_16s_26s_26_4_1_U123_n_30}),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_1),
        .p_reg_reg_1({mac_muladd_8ns_16s_25s_26_4_1_U120_n_5,mac_muladd_8ns_16s_25s_26_4_1_U120_n_6,mac_muladd_8ns_16s_25s_26_4_1_U120_n_7,mac_muladd_8ns_16s_25s_26_4_1_U120_n_8,mac_muladd_8ns_16s_25s_26_4_1_U120_n_9,mac_muladd_8ns_16s_25s_26_4_1_U120_n_10,mac_muladd_8ns_16s_25s_26_4_1_U120_n_11,mac_muladd_8ns_16s_25s_26_4_1_U120_n_12,mac_muladd_8ns_16s_25s_26_4_1_U120_n_13,mac_muladd_8ns_16s_25s_26_4_1_U120_n_14,mac_muladd_8ns_16s_25s_26_4_1_U120_n_15,mac_muladd_8ns_16s_25s_26_4_1_U120_n_16,mac_muladd_8ns_16s_25s_26_4_1_U120_n_17,mac_muladd_8ns_16s_25s_26_4_1_U120_n_18,mac_muladd_8ns_16s_25s_26_4_1_U120_n_19,mac_muladd_8ns_16s_25s_26_4_1_U120_n_20,mac_muladd_8ns_16s_25s_26_4_1_U120_n_21,mac_muladd_8ns_16s_25s_26_4_1_U120_n_22,mac_muladd_8ns_16s_25s_26_4_1_U120_n_23,mac_muladd_8ns_16s_25s_26_4_1_U120_n_24,mac_muladd_8ns_16s_25s_26_4_1_U120_n_25,mac_muladd_8ns_16s_25s_26_4_1_U120_n_26,mac_muladd_8ns_16s_25s_26_4_1_U120_n_27,mac_muladd_8ns_16s_25s_26_4_1_U120_n_28,mac_muladd_8ns_16s_25s_26_4_1_U120_n_29,mac_muladd_8ns_16s_25s_26_4_1_U120_n_30}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_19 mac_muladd_8ns_16s_26s_26_4_1_U124
       (.A(tmp_9_reg_1105_pp0_iter5_reg),
        .FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U124_n_5,mac_muladd_8ns_16s_26s_26_4_1_U124_n_6,mac_muladd_8ns_16s_26s_26_4_1_U124_n_7,mac_muladd_8ns_16s_26s_26_4_1_U124_n_8,mac_muladd_8ns_16s_26s_26_4_1_U124_n_9,mac_muladd_8ns_16s_26s_26_4_1_U124_n_10,mac_muladd_8ns_16s_26s_26_4_1_U124_n_11,mac_muladd_8ns_16s_26s_26_4_1_U124_n_12,mac_muladd_8ns_16s_26s_26_4_1_U124_n_13,mac_muladd_8ns_16s_26s_26_4_1_U124_n_14,mac_muladd_8ns_16s_26s_26_4_1_U124_n_15,mac_muladd_8ns_16s_26s_26_4_1_U124_n_16,mac_muladd_8ns_16s_26s_26_4_1_U124_n_17,mac_muladd_8ns_16s_26s_26_4_1_U124_n_18,mac_muladd_8ns_16s_26s_26_4_1_U124_n_19,mac_muladd_8ns_16s_26s_26_4_1_U124_n_20,mac_muladd_8ns_16s_26s_26_4_1_U124_n_21,mac_muladd_8ns_16s_26s_26_4_1_U124_n_22,mac_muladd_8ns_16s_26s_26_4_1_U124_n_23,mac_muladd_8ns_16s_26s_26_4_1_U124_n_24,mac_muladd_8ns_16s_26s_26_4_1_U124_n_25,mac_muladd_8ns_16s_26s_26_4_1_U124_n_26,mac_muladd_8ns_16s_26s_26_4_1_U124_n_27,mac_muladd_8ns_16s_26s_26_4_1_U124_n_28,mac_muladd_8ns_16s_26s_26_4_1_U124_n_29,mac_muladd_8ns_16s_26s_26_4_1_U124_n_30}),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_1),
        .p_reg_reg_1({mac_muladd_8ns_16s_25s_26_4_1_U121_n_5,mac_muladd_8ns_16s_25s_26_4_1_U121_n_6,mac_muladd_8ns_16s_25s_26_4_1_U121_n_7,mac_muladd_8ns_16s_25s_26_4_1_U121_n_8,mac_muladd_8ns_16s_25s_26_4_1_U121_n_9,mac_muladd_8ns_16s_25s_26_4_1_U121_n_10,mac_muladd_8ns_16s_25s_26_4_1_U121_n_11,mac_muladd_8ns_16s_25s_26_4_1_U121_n_12,mac_muladd_8ns_16s_25s_26_4_1_U121_n_13,mac_muladd_8ns_16s_25s_26_4_1_U121_n_14,mac_muladd_8ns_16s_25s_26_4_1_U121_n_15,mac_muladd_8ns_16s_25s_26_4_1_U121_n_16,mac_muladd_8ns_16s_25s_26_4_1_U121_n_17,mac_muladd_8ns_16s_25s_26_4_1_U121_n_18,mac_muladd_8ns_16s_25s_26_4_1_U121_n_19,mac_muladd_8ns_16s_25s_26_4_1_U121_n_20,mac_muladd_8ns_16s_25s_26_4_1_U121_n_21,mac_muladd_8ns_16s_25s_26_4_1_U121_n_22,mac_muladd_8ns_16s_25s_26_4_1_U121_n_23,mac_muladd_8ns_16s_25s_26_4_1_U121_n_24,mac_muladd_8ns_16s_25s_26_4_1_U121_n_25,mac_muladd_8ns_16s_25s_26_4_1_U121_n_26,mac_muladd_8ns_16s_25s_26_4_1_U121_n_27,mac_muladd_8ns_16s_25s_26_4_1_U121_n_28,mac_muladd_8ns_16s_25s_26_4_1_U121_n_29,mac_muladd_8ns_16s_25s_26_4_1_U121_n_30}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_20 mac_muladd_8ns_16s_26s_26_4_1_U125
       (.A(tmp_5_reg_1135_pp0_iter5_reg),
        .FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U125_n_5,mac_muladd_8ns_16s_26s_26_4_1_U125_n_6,mac_muladd_8ns_16s_26s_26_4_1_U125_n_7,mac_muladd_8ns_16s_26s_26_4_1_U125_n_8,mac_muladd_8ns_16s_26s_26_4_1_U125_n_9,mac_muladd_8ns_16s_26s_26_4_1_U125_n_10,mac_muladd_8ns_16s_26s_26_4_1_U125_n_11,mac_muladd_8ns_16s_26s_26_4_1_U125_n_12,mac_muladd_8ns_16s_26s_26_4_1_U125_n_13,mac_muladd_8ns_16s_26s_26_4_1_U125_n_14,mac_muladd_8ns_16s_26s_26_4_1_U125_n_15,mac_muladd_8ns_16s_26s_26_4_1_U125_n_16,mac_muladd_8ns_16s_26s_26_4_1_U125_n_17,mac_muladd_8ns_16s_26s_26_4_1_U125_n_18,mac_muladd_8ns_16s_26s_26_4_1_U125_n_19,mac_muladd_8ns_16s_26s_26_4_1_U125_n_20,mac_muladd_8ns_16s_26s_26_4_1_U125_n_21,mac_muladd_8ns_16s_26s_26_4_1_U125_n_22,mac_muladd_8ns_16s_26s_26_4_1_U125_n_23,mac_muladd_8ns_16s_26s_26_4_1_U125_n_24,mac_muladd_8ns_16s_26s_26_4_1_U125_n_25,mac_muladd_8ns_16s_26s_26_4_1_U125_n_26,mac_muladd_8ns_16s_26s_26_4_1_U125_n_27,mac_muladd_8ns_16s_26s_26_4_1_U125_n_28,mac_muladd_8ns_16s_26s_26_4_1_U125_n_29,mac_muladd_8ns_16s_26s_26_4_1_U125_n_30}),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_1),
        .p_reg_reg_1({mac_muladd_8ns_16s_25s_26_4_1_U122_n_5,mac_muladd_8ns_16s_25s_26_4_1_U122_n_6,mac_muladd_8ns_16s_25s_26_4_1_U122_n_7,mac_muladd_8ns_16s_25s_26_4_1_U122_n_8,mac_muladd_8ns_16s_25s_26_4_1_U122_n_9,mac_muladd_8ns_16s_25s_26_4_1_U122_n_10,mac_muladd_8ns_16s_25s_26_4_1_U122_n_11,mac_muladd_8ns_16s_25s_26_4_1_U122_n_12,mac_muladd_8ns_16s_25s_26_4_1_U122_n_13,mac_muladd_8ns_16s_25s_26_4_1_U122_n_14,mac_muladd_8ns_16s_25s_26_4_1_U122_n_15,mac_muladd_8ns_16s_25s_26_4_1_U122_n_16,mac_muladd_8ns_16s_25s_26_4_1_U122_n_17,mac_muladd_8ns_16s_25s_26_4_1_U122_n_18,mac_muladd_8ns_16s_25s_26_4_1_U122_n_19,mac_muladd_8ns_16s_25s_26_4_1_U122_n_20,mac_muladd_8ns_16s_25s_26_4_1_U122_n_21,mac_muladd_8ns_16s_25s_26_4_1_U122_n_22,mac_muladd_8ns_16s_25s_26_4_1_U122_n_23,mac_muladd_8ns_16s_25s_26_4_1_U122_n_24,mac_muladd_8ns_16s_25s_26_4_1_U122_n_25,mac_muladd_8ns_16s_25s_26_4_1_U122_n_26,mac_muladd_8ns_16s_25s_26_4_1_U122_n_27,mac_muladd_8ns_16s_25s_26_4_1_U122_n_28,mac_muladd_8ns_16s_25s_26_4_1_U122_n_29,mac_muladd_8ns_16s_25s_26_4_1_U122_n_30}),
        .p_reg_reg_2(ap_enable_reg_pp0_iter6_reg_0),
        .p_reg_reg_3(ap_enable_reg_pp0_iter5_reg_0),
        .p_reg_reg_4(ap_enable_reg_pp0_iter8_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1 mac_muladd_8ns_16s_26s_27_4_1_U126
       (.A(lhs_5_reg_1080_pp0_iter7_reg),
        .FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_27_4_1_U126_n_5,mac_muladd_8ns_16s_26s_27_4_1_U126_n_6,mac_muladd_8ns_16s_26s_27_4_1_U126_n_7,mac_muladd_8ns_16s_26s_27_4_1_U126_n_8,mac_muladd_8ns_16s_26s_27_4_1_U126_n_9,mac_muladd_8ns_16s_26s_27_4_1_U126_n_10,mac_muladd_8ns_16s_26s_27_4_1_U126_n_11,mac_muladd_8ns_16s_26s_27_4_1_U126_n_12,mac_muladd_8ns_16s_26s_27_4_1_U126_n_13,mac_muladd_8ns_16s_26s_27_4_1_U126_n_14,mac_muladd_8ns_16s_26s_27_4_1_U126_n_15,mac_muladd_8ns_16s_26s_27_4_1_U126_n_16,mac_muladd_8ns_16s_26s_27_4_1_U126_n_17,mac_muladd_8ns_16s_26s_27_4_1_U126_n_18,mac_muladd_8ns_16s_26s_27_4_1_U126_n_19,mac_muladd_8ns_16s_26s_27_4_1_U126_n_20,mac_muladd_8ns_16s_26s_27_4_1_U126_n_21,mac_muladd_8ns_16s_26s_27_4_1_U126_n_22,mac_muladd_8ns_16s_26s_27_4_1_U126_n_23,mac_muladd_8ns_16s_26s_27_4_1_U126_n_24,mac_muladd_8ns_16s_26s_27_4_1_U126_n_25,mac_muladd_8ns_16s_26s_27_4_1_U126_n_26,mac_muladd_8ns_16s_26s_27_4_1_U126_n_27,mac_muladd_8ns_16s_26s_27_4_1_U126_n_28,mac_muladd_8ns_16s_26s_27_4_1_U126_n_29,mac_muladd_8ns_16s_26s_27_4_1_U126_n_30,mac_muladd_8ns_16s_26s_27_4_1_U126_n_31}),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_2),
        .p_reg_reg_1({mac_muladd_8ns_16s_26s_26_4_1_U123_n_5,mac_muladd_8ns_16s_26s_26_4_1_U123_n_6,mac_muladd_8ns_16s_26s_26_4_1_U123_n_7,mac_muladd_8ns_16s_26s_26_4_1_U123_n_8,mac_muladd_8ns_16s_26s_26_4_1_U123_n_9,mac_muladd_8ns_16s_26s_26_4_1_U123_n_10,mac_muladd_8ns_16s_26s_26_4_1_U123_n_11,mac_muladd_8ns_16s_26s_26_4_1_U123_n_12,mac_muladd_8ns_16s_26s_26_4_1_U123_n_13,mac_muladd_8ns_16s_26s_26_4_1_U123_n_14,mac_muladd_8ns_16s_26s_26_4_1_U123_n_15,mac_muladd_8ns_16s_26s_26_4_1_U123_n_16,mac_muladd_8ns_16s_26s_26_4_1_U123_n_17,mac_muladd_8ns_16s_26s_26_4_1_U123_n_18,mac_muladd_8ns_16s_26s_26_4_1_U123_n_19,mac_muladd_8ns_16s_26s_26_4_1_U123_n_20,mac_muladd_8ns_16s_26s_26_4_1_U123_n_21,mac_muladd_8ns_16s_26s_26_4_1_U123_n_22,mac_muladd_8ns_16s_26s_26_4_1_U123_n_23,mac_muladd_8ns_16s_26s_26_4_1_U123_n_24,mac_muladd_8ns_16s_26s_26_4_1_U123_n_25,mac_muladd_8ns_16s_26s_26_4_1_U123_n_26,mac_muladd_8ns_16s_26s_26_4_1_U123_n_27,mac_muladd_8ns_16s_26s_26_4_1_U123_n_28,mac_muladd_8ns_16s_26s_26_4_1_U123_n_29,mac_muladd_8ns_16s_26s_26_4_1_U123_n_30}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_21 mac_muladd_8ns_16s_26s_27_4_1_U127
       (.A(tmp_1_reg_1110_pp0_iter7_reg),
        .FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_27_4_1_U127_n_5,mac_muladd_8ns_16s_26s_27_4_1_U127_n_6,mac_muladd_8ns_16s_26s_27_4_1_U127_n_7,mac_muladd_8ns_16s_26s_27_4_1_U127_n_8,mac_muladd_8ns_16s_26s_27_4_1_U127_n_9,mac_muladd_8ns_16s_26s_27_4_1_U127_n_10,mac_muladd_8ns_16s_26s_27_4_1_U127_n_11,mac_muladd_8ns_16s_26s_27_4_1_U127_n_12,mac_muladd_8ns_16s_26s_27_4_1_U127_n_13,mac_muladd_8ns_16s_26s_27_4_1_U127_n_14,mac_muladd_8ns_16s_26s_27_4_1_U127_n_15,mac_muladd_8ns_16s_26s_27_4_1_U127_n_16,mac_muladd_8ns_16s_26s_27_4_1_U127_n_17,mac_muladd_8ns_16s_26s_27_4_1_U127_n_18,mac_muladd_8ns_16s_26s_27_4_1_U127_n_19,mac_muladd_8ns_16s_26s_27_4_1_U127_n_20,mac_muladd_8ns_16s_26s_27_4_1_U127_n_21,mac_muladd_8ns_16s_26s_27_4_1_U127_n_22,mac_muladd_8ns_16s_26s_27_4_1_U127_n_23,mac_muladd_8ns_16s_26s_27_4_1_U127_n_24,mac_muladd_8ns_16s_26s_27_4_1_U127_n_25,mac_muladd_8ns_16s_26s_27_4_1_U127_n_26,mac_muladd_8ns_16s_26s_27_4_1_U127_n_27,mac_muladd_8ns_16s_26s_27_4_1_U127_n_28,mac_muladd_8ns_16s_26s_27_4_1_U127_n_29,mac_muladd_8ns_16s_26s_27_4_1_U127_n_30,mac_muladd_8ns_16s_26s_27_4_1_U127_n_31}),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_2),
        .p_reg_reg_1({mac_muladd_8ns_16s_26s_26_4_1_U124_n_5,mac_muladd_8ns_16s_26s_26_4_1_U124_n_6,mac_muladd_8ns_16s_26s_26_4_1_U124_n_7,mac_muladd_8ns_16s_26s_26_4_1_U124_n_8,mac_muladd_8ns_16s_26s_26_4_1_U124_n_9,mac_muladd_8ns_16s_26s_26_4_1_U124_n_10,mac_muladd_8ns_16s_26s_26_4_1_U124_n_11,mac_muladd_8ns_16s_26s_26_4_1_U124_n_12,mac_muladd_8ns_16s_26s_26_4_1_U124_n_13,mac_muladd_8ns_16s_26s_26_4_1_U124_n_14,mac_muladd_8ns_16s_26s_26_4_1_U124_n_15,mac_muladd_8ns_16s_26s_26_4_1_U124_n_16,mac_muladd_8ns_16s_26s_26_4_1_U124_n_17,mac_muladd_8ns_16s_26s_26_4_1_U124_n_18,mac_muladd_8ns_16s_26s_26_4_1_U124_n_19,mac_muladd_8ns_16s_26s_26_4_1_U124_n_20,mac_muladd_8ns_16s_26s_26_4_1_U124_n_21,mac_muladd_8ns_16s_26s_26_4_1_U124_n_22,mac_muladd_8ns_16s_26s_26_4_1_U124_n_23,mac_muladd_8ns_16s_26s_26_4_1_U124_n_24,mac_muladd_8ns_16s_26s_26_4_1_U124_n_25,mac_muladd_8ns_16s_26s_26_4_1_U124_n_26,mac_muladd_8ns_16s_26s_26_4_1_U124_n_27,mac_muladd_8ns_16s_26s_26_4_1_U124_n_28,mac_muladd_8ns_16s_26s_26_4_1_U124_n_29,mac_muladd_8ns_16s_26s_26_4_1_U124_n_30}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_22 mac_muladd_8ns_16s_26s_27_4_1_U128
       (.A(tmp_10_reg_1140_pp0_iter7_reg),
        .FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_27_4_1_U128_n_5,mac_muladd_8ns_16s_26s_27_4_1_U128_n_6,mac_muladd_8ns_16s_26s_27_4_1_U128_n_7,mac_muladd_8ns_16s_26s_27_4_1_U128_n_8,mac_muladd_8ns_16s_26s_27_4_1_U128_n_9,mac_muladd_8ns_16s_26s_27_4_1_U128_n_10,mac_muladd_8ns_16s_26s_27_4_1_U128_n_11,mac_muladd_8ns_16s_26s_27_4_1_U128_n_12,mac_muladd_8ns_16s_26s_27_4_1_U128_n_13,mac_muladd_8ns_16s_26s_27_4_1_U128_n_14,mac_muladd_8ns_16s_26s_27_4_1_U128_n_15,mac_muladd_8ns_16s_26s_27_4_1_U128_n_16,mac_muladd_8ns_16s_26s_27_4_1_U128_n_17,mac_muladd_8ns_16s_26s_27_4_1_U128_n_18,mac_muladd_8ns_16s_26s_27_4_1_U128_n_19,mac_muladd_8ns_16s_26s_27_4_1_U128_n_20,mac_muladd_8ns_16s_26s_27_4_1_U128_n_21,mac_muladd_8ns_16s_26s_27_4_1_U128_n_22,mac_muladd_8ns_16s_26s_27_4_1_U128_n_23,mac_muladd_8ns_16s_26s_27_4_1_U128_n_24,mac_muladd_8ns_16s_26s_27_4_1_U128_n_25,mac_muladd_8ns_16s_26s_27_4_1_U128_n_26,mac_muladd_8ns_16s_26s_27_4_1_U128_n_27,mac_muladd_8ns_16s_26s_27_4_1_U128_n_28,mac_muladd_8ns_16s_26s_27_4_1_U128_n_29,mac_muladd_8ns_16s_26s_27_4_1_U128_n_30,mac_muladd_8ns_16s_26s_27_4_1_U128_n_31}),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .p_reg_reg(ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg_2),
        .p_reg_reg_1({mac_muladd_8ns_16s_26s_26_4_1_U125_n_5,mac_muladd_8ns_16s_26s_26_4_1_U125_n_6,mac_muladd_8ns_16s_26s_26_4_1_U125_n_7,mac_muladd_8ns_16s_26s_26_4_1_U125_n_8,mac_muladd_8ns_16s_26s_26_4_1_U125_n_9,mac_muladd_8ns_16s_26s_26_4_1_U125_n_10,mac_muladd_8ns_16s_26s_26_4_1_U125_n_11,mac_muladd_8ns_16s_26s_26_4_1_U125_n_12,mac_muladd_8ns_16s_26s_26_4_1_U125_n_13,mac_muladd_8ns_16s_26s_26_4_1_U125_n_14,mac_muladd_8ns_16s_26s_26_4_1_U125_n_15,mac_muladd_8ns_16s_26s_26_4_1_U125_n_16,mac_muladd_8ns_16s_26s_26_4_1_U125_n_17,mac_muladd_8ns_16s_26s_26_4_1_U125_n_18,mac_muladd_8ns_16s_26s_26_4_1_U125_n_19,mac_muladd_8ns_16s_26s_26_4_1_U125_n_20,mac_muladd_8ns_16s_26s_26_4_1_U125_n_21,mac_muladd_8ns_16s_26s_26_4_1_U125_n_22,mac_muladd_8ns_16s_26s_26_4_1_U125_n_23,mac_muladd_8ns_16s_26s_26_4_1_U125_n_24,mac_muladd_8ns_16s_26s_26_4_1_U125_n_25,mac_muladd_8ns_16s_26s_26_4_1_U125_n_26,mac_muladd_8ns_16s_26s_26_4_1_U125_n_27,mac_muladd_8ns_16s_26s_26_4_1_U125_n_28,mac_muladd_8ns_16s_26s_26_4_1_U125_n_29,mac_muladd_8ns_16s_26s_26_4_1_U125_n_30}),
        .p_reg_reg_2(ap_enable_reg_pp0_iter8_reg_0),
        .p_reg_reg_3(ap_enable_reg_pp0_iter5_reg_0),
        .p_reg_reg_4(ap_enable_reg_pp0_iter10_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1 mac_muladd_8ns_16s_27s_27_4_1_U129
       (.A(lhs_6_reg_1085_pp0_iter9_reg),
        .FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .P({tmp_12_fu_723_p4,mac_muladd_8ns_16s_27s_27_4_1_U129_n_12,mac_muladd_8ns_16s_27s_27_4_1_U129_n_13,mac_muladd_8ns_16s_27s_27_4_1_U129_n_14,mac_muladd_8ns_16s_27s_27_4_1_U129_n_15,mac_muladd_8ns_16s_27s_27_4_1_U129_n_16,mac_muladd_8ns_16s_27s_27_4_1_U129_n_17,mac_muladd_8ns_16s_27s_27_4_1_U129_n_18,mac_muladd_8ns_16s_27s_27_4_1_U129_n_19}),
        .ap_clk(ap_clk),
        .\icmp_ln968_reg_1438_reg[0] (\icmp_ln968_fu_732_p2/i__n_5 ),
        .p_reg_reg(mac_muladd_8ns_16s_27s_27_4_1_U129_n_20),
        .p_reg_reg_0(ap_block_pp0_stage0_subdone),
        .p_reg_reg_1(p_reg_reg_3),
        .p_reg_reg_2({mac_muladd_8ns_16s_26s_27_4_1_U126_n_5,mac_muladd_8ns_16s_26s_27_4_1_U126_n_6,mac_muladd_8ns_16s_26s_27_4_1_U126_n_7,mac_muladd_8ns_16s_26s_27_4_1_U126_n_8,mac_muladd_8ns_16s_26s_27_4_1_U126_n_9,mac_muladd_8ns_16s_26s_27_4_1_U126_n_10,mac_muladd_8ns_16s_26s_27_4_1_U126_n_11,mac_muladd_8ns_16s_26s_27_4_1_U126_n_12,mac_muladd_8ns_16s_26s_27_4_1_U126_n_13,mac_muladd_8ns_16s_26s_27_4_1_U126_n_14,mac_muladd_8ns_16s_26s_27_4_1_U126_n_15,mac_muladd_8ns_16s_26s_27_4_1_U126_n_16,mac_muladd_8ns_16s_26s_27_4_1_U126_n_17,mac_muladd_8ns_16s_26s_27_4_1_U126_n_18,mac_muladd_8ns_16s_26s_27_4_1_U126_n_19,mac_muladd_8ns_16s_26s_27_4_1_U126_n_20,mac_muladd_8ns_16s_26s_27_4_1_U126_n_21,mac_muladd_8ns_16s_26s_27_4_1_U126_n_22,mac_muladd_8ns_16s_26s_27_4_1_U126_n_23,mac_muladd_8ns_16s_26s_27_4_1_U126_n_24,mac_muladd_8ns_16s_26s_27_4_1_U126_n_25,mac_muladd_8ns_16s_26s_27_4_1_U126_n_26,mac_muladd_8ns_16s_26s_27_4_1_U126_n_27,mac_muladd_8ns_16s_26s_27_4_1_U126_n_28,mac_muladd_8ns_16s_26s_27_4_1_U126_n_29,mac_muladd_8ns_16s_26s_27_4_1_U126_n_30,mac_muladd_8ns_16s_26s_27_4_1_U126_n_31}),
        .sum_22_reg_14120(sum_22_reg_14120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_23 mac_muladd_8ns_16s_27s_27_4_1_U130
       (.A(tmp_s_reg_1115_pp0_iter9_reg),
        .FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .P({tmp_14_fu_745_p4,mac_muladd_8ns_16s_27s_27_4_1_U130_n_12,mac_muladd_8ns_16s_27s_27_4_1_U130_n_13,mac_muladd_8ns_16s_27s_27_4_1_U130_n_14,mac_muladd_8ns_16s_27s_27_4_1_U130_n_15,mac_muladd_8ns_16s_27s_27_4_1_U130_n_16,mac_muladd_8ns_16s_27s_27_4_1_U130_n_17,mac_muladd_8ns_16s_27s_27_4_1_U130_n_18,mac_muladd_8ns_16s_27s_27_4_1_U130_n_19}),
        .ap_clk(ap_clk),
        .\icmp_ln968_1_reg_1454_reg[0] (\icmp_ln968_1_fu_754_p2/i__n_5 ),
        .p_reg_reg(mac_muladd_8ns_16s_27s_27_4_1_U130_n_20),
        .p_reg_reg_0(ap_block_pp0_stage0_subdone),
        .p_reg_reg_1(p_reg_reg_3),
        .p_reg_reg_2({mac_muladd_8ns_16s_26s_27_4_1_U127_n_5,mac_muladd_8ns_16s_26s_27_4_1_U127_n_6,mac_muladd_8ns_16s_26s_27_4_1_U127_n_7,mac_muladd_8ns_16s_26s_27_4_1_U127_n_8,mac_muladd_8ns_16s_26s_27_4_1_U127_n_9,mac_muladd_8ns_16s_26s_27_4_1_U127_n_10,mac_muladd_8ns_16s_26s_27_4_1_U127_n_11,mac_muladd_8ns_16s_26s_27_4_1_U127_n_12,mac_muladd_8ns_16s_26s_27_4_1_U127_n_13,mac_muladd_8ns_16s_26s_27_4_1_U127_n_14,mac_muladd_8ns_16s_26s_27_4_1_U127_n_15,mac_muladd_8ns_16s_26s_27_4_1_U127_n_16,mac_muladd_8ns_16s_26s_27_4_1_U127_n_17,mac_muladd_8ns_16s_26s_27_4_1_U127_n_18,mac_muladd_8ns_16s_26s_27_4_1_U127_n_19,mac_muladd_8ns_16s_26s_27_4_1_U127_n_20,mac_muladd_8ns_16s_26s_27_4_1_U127_n_21,mac_muladd_8ns_16s_26s_27_4_1_U127_n_22,mac_muladd_8ns_16s_26s_27_4_1_U127_n_23,mac_muladd_8ns_16s_26s_27_4_1_U127_n_24,mac_muladd_8ns_16s_26s_27_4_1_U127_n_25,mac_muladd_8ns_16s_26s_27_4_1_U127_n_26,mac_muladd_8ns_16s_26s_27_4_1_U127_n_27,mac_muladd_8ns_16s_26s_27_4_1_U127_n_28,mac_muladd_8ns_16s_26s_27_4_1_U127_n_29,mac_muladd_8ns_16s_26s_27_4_1_U127_n_30,mac_muladd_8ns_16s_26s_27_4_1_U127_n_31}),
        .sum_22_reg_14120(sum_22_reg_14120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_24 mac_muladd_8ns_16s_27s_27_4_1_U131
       (.A(tmp_11_reg_1145_pp0_iter9_reg),
        .FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .P({tmp_16_fu_767_p4,mac_muladd_8ns_16s_27s_27_4_1_U131_n_12,mac_muladd_8ns_16s_27s_27_4_1_U131_n_13,mac_muladd_8ns_16s_27s_27_4_1_U131_n_14,mac_muladd_8ns_16s_27s_27_4_1_U131_n_15,mac_muladd_8ns_16s_27s_27_4_1_U131_n_16,mac_muladd_8ns_16s_27s_27_4_1_U131_n_17,mac_muladd_8ns_16s_27s_27_4_1_U131_n_18,mac_muladd_8ns_16s_27s_27_4_1_U131_n_19}),
        .Q(Q),
        .and_ln757_reg_984_pp0_iter20_reg(and_ln757_reg_984_pp0_iter20_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter5_reg(ap_block_pp0_stage0_subdone),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg_0),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .icmp_ln676_reg_988(icmp_ln676_reg_988),
        .icmp_ln715_reg_937_pp0_iter20_reg(icmp_ln715_reg_937_pp0_iter20_reg),
        .\icmp_ln968_2_reg_1470_reg[0] (\icmp_ln968_2_fu_776_p2/i__n_5 ),
        .p_0_in(p_0_in),
        .p_reg_reg(mac_muladd_8ns_16s_27s_27_4_1_U131_n_24),
        .p_reg_reg_0(p_reg_reg_3),
        .p_reg_reg_1({mac_muladd_8ns_16s_26s_27_4_1_U128_n_5,mac_muladd_8ns_16s_26s_27_4_1_U128_n_6,mac_muladd_8ns_16s_26s_27_4_1_U128_n_7,mac_muladd_8ns_16s_26s_27_4_1_U128_n_8,mac_muladd_8ns_16s_26s_27_4_1_U128_n_9,mac_muladd_8ns_16s_26s_27_4_1_U128_n_10,mac_muladd_8ns_16s_26s_27_4_1_U128_n_11,mac_muladd_8ns_16s_26s_27_4_1_U128_n_12,mac_muladd_8ns_16s_26s_27_4_1_U128_n_13,mac_muladd_8ns_16s_26s_27_4_1_U128_n_14,mac_muladd_8ns_16s_26s_27_4_1_U128_n_15,mac_muladd_8ns_16s_26s_27_4_1_U128_n_16,mac_muladd_8ns_16s_26s_27_4_1_U128_n_17,mac_muladd_8ns_16s_26s_27_4_1_U128_n_18,mac_muladd_8ns_16s_26s_27_4_1_U128_n_19,mac_muladd_8ns_16s_26s_27_4_1_U128_n_20,mac_muladd_8ns_16s_26s_27_4_1_U128_n_21,mac_muladd_8ns_16s_26s_27_4_1_U128_n_22,mac_muladd_8ns_16s_26s_27_4_1_U128_n_23,mac_muladd_8ns_16s_26s_27_4_1_U128_n_24,mac_muladd_8ns_16s_26s_27_4_1_U128_n_25,mac_muladd_8ns_16s_26s_27_4_1_U128_n_26,mac_muladd_8ns_16s_26s_27_4_1_U128_n_27,mac_muladd_8ns_16s_26s_27_4_1_U128_n_28,mac_muladd_8ns_16s_26s_27_4_1_U128_n_29,mac_muladd_8ns_16s_26s_27_4_1_U128_n_30,mac_muladd_8ns_16s_26s_27_4_1_U128_n_31}),
        .p_reg_reg_2(ap_enable_reg_pp0_iter10_reg_0),
        .p_reg_reg_3(p_reg_reg_17),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .sum_22_reg_14120(sum_22_reg_14120));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[0]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[0]),
        .O(FiltCoeff_5_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__0
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[0]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[0]),
        .O(FiltCoeff_4_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__1
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[0]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[0]),
        .O(FiltCoeff_3_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__2
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[0]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[0]),
        .O(FiltCoeff_2_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__3
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[0]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[0]),
        .O(FiltCoeff_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[1]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[1]),
        .O(FiltCoeff_5_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__0
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[1]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[1]),
        .O(FiltCoeff_4_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__1
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[1]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[1]),
        .O(FiltCoeff_3_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__2
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[1]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[1]),
        .O(FiltCoeff_2_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__3
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[1]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[1]),
        .O(FiltCoeff_1_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[2]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[2]),
        .O(FiltCoeff_5_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__0
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[2]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[2]),
        .O(FiltCoeff_4_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__1
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[2]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[2]),
        .O(FiltCoeff_3_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__2
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[2]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[2]),
        .O(FiltCoeff_2_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__3
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[2]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[2]),
        .O(FiltCoeff_1_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[3]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[3]),
        .O(FiltCoeff_5_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__0
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[3]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[3]),
        .O(FiltCoeff_4_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__1
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[3]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[3]),
        .O(FiltCoeff_3_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__2
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[3]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[3]),
        .O(FiltCoeff_2_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__3
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[3]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[3]),
        .O(FiltCoeff_1_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[4]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[4]),
        .O(FiltCoeff_5_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__0
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[4]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[4]),
        .O(FiltCoeff_4_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__1
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[4]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[4]),
        .O(FiltCoeff_3_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__2
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[4]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[4]),
        .O(FiltCoeff_2_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__3
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[4]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[4]),
        .O(FiltCoeff_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0[5]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[5]),
        .O(FiltCoeff_5_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__0
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0[5]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[5]),
        .O(FiltCoeff_4_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__1
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0[5]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[5]),
        .O(FiltCoeff_3_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__2
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0[5]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[5]),
        .O(FiltCoeff_2_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__3
       (.I0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0[5]),
        .I1(Q[1]),
        .I2(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0[5]),
        .O(FiltCoeff_1_address0[5]));
  FDRE \sum_11_reg_1443_reg[12] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_19),
        .Q(sum_11_reg_1443[12]),
        .R(1'b0));
  FDRE \sum_11_reg_1443_reg[13] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_18),
        .Q(sum_11_reg_1443[13]),
        .R(1'b0));
  FDRE \sum_11_reg_1443_reg[14] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_17),
        .Q(sum_11_reg_1443[14]),
        .R(1'b0));
  FDRE \sum_11_reg_1443_reg[15] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_16),
        .Q(sum_11_reg_1443[15]),
        .R(1'b0));
  FDRE \sum_11_reg_1443_reg[16] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_15),
        .Q(sum_11_reg_1443[16]),
        .R(1'b0));
  FDRE \sum_11_reg_1443_reg[17] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_14),
        .Q(sum_11_reg_1443[17]),
        .R(1'b0));
  FDRE \sum_11_reg_1443_reg[18] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_13),
        .Q(sum_11_reg_1443[18]),
        .R(1'b0));
  FDRE \sum_11_reg_1443_reg[19] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U130_n_12),
        .Q(sum_11_reg_1443[19]),
        .R(1'b0));
  FDRE \sum_17_reg_1459_reg[12] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_19),
        .Q(sum_17_reg_1459[12]),
        .R(1'b0));
  FDRE \sum_17_reg_1459_reg[13] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_18),
        .Q(sum_17_reg_1459[13]),
        .R(1'b0));
  FDRE \sum_17_reg_1459_reg[14] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_17),
        .Q(sum_17_reg_1459[14]),
        .R(1'b0));
  FDRE \sum_17_reg_1459_reg[15] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_16),
        .Q(sum_17_reg_1459[15]),
        .R(1'b0));
  FDRE \sum_17_reg_1459_reg[16] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_15),
        .Q(sum_17_reg_1459[16]),
        .R(1'b0));
  FDRE \sum_17_reg_1459_reg[17] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_14),
        .Q(sum_17_reg_1459[17]),
        .R(1'b0));
  FDRE \sum_17_reg_1459_reg[18] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_13),
        .Q(sum_17_reg_1459[18]),
        .R(1'b0));
  FDRE \sum_17_reg_1459_reg[19] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U131_n_12),
        .Q(sum_17_reg_1459[19]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_reg_1427[19]_i_1 
       (.I0(ap_enable_reg_pp0_iter14),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .O(sum_11_reg_14430));
  FDRE \sum_reg_1427_reg[12] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_19),
        .Q(sum_reg_1427[12]),
        .R(1'b0));
  FDRE \sum_reg_1427_reg[13] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_18),
        .Q(sum_reg_1427[13]),
        .R(1'b0));
  FDRE \sum_reg_1427_reg[14] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_17),
        .Q(sum_reg_1427[14]),
        .R(1'b0));
  FDRE \sum_reg_1427_reg[15] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_16),
        .Q(sum_reg_1427[15]),
        .R(1'b0));
  FDRE \sum_reg_1427_reg[16] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_15),
        .Q(sum_reg_1427[16]),
        .R(1'b0));
  FDRE \sum_reg_1427_reg[17] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_14),
        .Q(sum_reg_1427[17]),
        .R(1'b0));
  FDRE \sum_reg_1427_reg[18] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_13),
        .Q(sum_reg_1427[18]),
        .R(1'b0));
  FDRE \sum_reg_1427_reg[19] 
       (.C(ap_clk),
        .CE(sum_11_reg_14430),
        .D(mac_muladd_8ns_16s_27s_27_4_1_U129_n_12),
        .Q(sum_reg_1427[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7 " *) 
  SRL16E \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_585_p6[0]),
        .Q(\tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [0]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I2(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_10_fu_585_p6[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7 " *) 
  SRL16E \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_585_p6[1]),
        .Q(\tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [1]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I2(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_10_fu_585_p6[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7 " *) 
  SRL16E \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_585_p6[2]),
        .Q(\tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [2]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I2(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_10_fu_585_p6[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7 " *) 
  SRL16E \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_585_p6[3]),
        .Q(\tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [3]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I2(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_10_fu_585_p6[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7 " *) 
  SRL16E \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_585_p6[4]),
        .Q(\tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [4]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I2(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_10_fu_585_p6[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7 " *) 
  SRL16E \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_585_p6[5]),
        .Q(\tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [5]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I2(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_10_fu_585_p6[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7 " *) 
  SRL16E \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_585_p6[6]),
        .Q(\tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [6]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I2(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_10_fu_585_p6[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7 " *) 
  SRL16E \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_585_p6[7]),
        .Q(\tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [7]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I2(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_10_fu_585_p6[7]));
  FDRE \tmp_10_reg_1140_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_n_5 ),
        .Q(tmp_10_reg_1140_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_1140_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_n_5 ),
        .Q(tmp_10_reg_1140_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_1140_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_n_5 ),
        .Q(tmp_10_reg_1140_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_1140_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_n_5 ),
        .Q(tmp_10_reg_1140_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_1140_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_n_5 ),
        .Q(tmp_10_reg_1140_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_1140_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_n_5 ),
        .Q(tmp_10_reg_1140_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_1140_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_n_5 ),
        .Q(tmp_10_reg_1140_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_n_5 ),
        .Q(tmp_10_reg_1140_pp0_iter7_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9 " *) 
  SRL16E \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_11_fu_599_p5[0]),
        .Q(\tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_i_1 
       (.I0(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_11_fu_599_p5[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9 " *) 
  SRL16E \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_11_fu_599_p5[1]),
        .Q(\tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_i_1 
       (.I0(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_11_fu_599_p5[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9 " *) 
  SRL16E \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_11_fu_599_p5[2]),
        .Q(\tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_i_1 
       (.I0(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_11_fu_599_p5[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9 " *) 
  SRL16E \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_11_fu_599_p5[3]),
        .Q(\tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_i_1 
       (.I0(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_11_fu_599_p5[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9 " *) 
  SRL16E \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_11_fu_599_p5[4]),
        .Q(\tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_i_1 
       (.I0(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_11_fu_599_p5[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9 " *) 
  SRL16E \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_11_fu_599_p5[5]),
        .Q(\tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_i_1 
       (.I0(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_11_fu_599_p5[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9 " *) 
  SRL16E \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_11_fu_599_p5[6]),
        .Q(\tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_i_1 
       (.I0(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_11_fu_599_p5[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9 " *) 
  SRL16E \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_11_fu_599_p5[7]),
        .Q(\tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_i_1 
       (.I0(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_11_fu_599_p5[7]));
  FDRE \tmp_11_reg_1145_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_n_5 ),
        .Q(tmp_11_reg_1145_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_1145_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_n_5 ),
        .Q(tmp_11_reg_1145_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_1145_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_n_5 ),
        .Q(tmp_11_reg_1145_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_1145_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_n_5 ),
        .Q(tmp_11_reg_1145_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_1145_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_n_5 ),
        .Q(tmp_11_reg_1145_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_1145_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_n_5 ),
        .Q(tmp_11_reg_1145_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_1145_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_n_5 ),
        .Q(tmp_11_reg_1145_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_1145_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_n_5 ),
        .Q(tmp_11_reg_1145_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_1448_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_14_fu_745_p4[6]),
        .Q(tmp_13_reg_1448),
        .R(1'b0));
  FDRE \tmp_15_reg_1464_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_16_fu_767_p4[6]),
        .Q(tmp_15_reg_1464),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7 " *) 
  SRL16E \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_1_fu_495_p6[0]),
        .Q(\tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [0]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I2(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_1_fu_495_p6[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7 " *) 
  SRL16E \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_1_fu_495_p6[1]),
        .Q(\tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [1]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I2(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_1_fu_495_p6[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7 " *) 
  SRL16E \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_1_fu_495_p6[2]),
        .Q(\tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [2]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I2(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_1_fu_495_p6[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7 " *) 
  SRL16E \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_1_fu_495_p6[3]),
        .Q(\tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [3]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I2(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_1_fu_495_p6[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7 " *) 
  SRL16E \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_1_fu_495_p6[4]),
        .Q(\tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [4]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I2(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_1_fu_495_p6[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7 " *) 
  SRL16E \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_1_fu_495_p6[5]),
        .Q(\tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [5]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I2(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_1_fu_495_p6[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7 " *) 
  SRL16E \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_1_fu_495_p6[6]),
        .Q(\tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [6]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I2(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_1_fu_495_p6[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7 " *) 
  SRL16E \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_1_fu_495_p6[7]),
        .Q(\tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [7]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I2(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[0]),
        .O(tmp_1_fu_495_p6[7]));
  FDRE \tmp_1_reg_1110_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_n_5 ),
        .Q(tmp_1_reg_1110_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1110_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_n_5 ),
        .Q(tmp_1_reg_1110_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1110_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_n_5 ),
        .Q(tmp_1_reg_1110_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1110_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_n_5 ),
        .Q(tmp_1_reg_1110_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_1110_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_n_5 ),
        .Q(tmp_1_reg_1110_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1110_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_n_5 ),
        .Q(tmp_1_reg_1110_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1110_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_n_5 ),
        .Q(tmp_1_reg_1110_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_n_5 ),
        .Q(tmp_1_reg_1110_pp0_iter7_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_3_reg_1125[0]_i_1 
       (.I0(p_reg_reg_6[0]),
        .I1(\tmp_3_reg_1125_reg[7]_0 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_7[0]),
        .I5(p_reg_reg_5[0]),
        .O(tmp_3_fu_537_p7[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_3_reg_1125[1]_i_1 
       (.I0(p_reg_reg_6[1]),
        .I1(\tmp_3_reg_1125_reg[7]_0 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_7[1]),
        .I5(p_reg_reg_5[1]),
        .O(tmp_3_fu_537_p7[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_3_reg_1125[2]_i_1 
       (.I0(p_reg_reg_6[2]),
        .I1(\tmp_3_reg_1125_reg[7]_0 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_7[2]),
        .I5(p_reg_reg_5[2]),
        .O(tmp_3_fu_537_p7[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_3_reg_1125[3]_i_1 
       (.I0(p_reg_reg_6[3]),
        .I1(\tmp_3_reg_1125_reg[7]_0 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_7[3]),
        .I5(p_reg_reg_5[3]),
        .O(tmp_3_fu_537_p7[3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_3_reg_1125[4]_i_1 
       (.I0(p_reg_reg_6[4]),
        .I1(\tmp_3_reg_1125_reg[7]_0 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_7[4]),
        .I5(p_reg_reg_5[4]),
        .O(tmp_3_fu_537_p7[4]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_3_reg_1125[5]_i_1 
       (.I0(p_reg_reg_6[5]),
        .I1(\tmp_3_reg_1125_reg[7]_0 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_7[5]),
        .I5(p_reg_reg_5[5]),
        .O(tmp_3_fu_537_p7[5]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_3_reg_1125[6]_i_1 
       (.I0(p_reg_reg_6[6]),
        .I1(\tmp_3_reg_1125_reg[7]_0 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_7[6]),
        .I5(p_reg_reg_5[6]),
        .O(tmp_3_fu_537_p7[6]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_3_reg_1125[7]_i_1 
       (.I0(p_reg_reg_6[7]),
        .I1(\tmp_3_reg_1125_reg[7]_0 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_7[7]),
        .I5(p_reg_reg_5[7]),
        .O(tmp_3_fu_537_p7[7]));
  FDRE \tmp_3_reg_1125_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_1125[0]),
        .Q(tmp_3_reg_1125_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_1125[1]),
        .Q(tmp_3_reg_1125_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_1125[2]),
        .Q(tmp_3_reg_1125_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_1125[3]),
        .Q(tmp_3_reg_1125_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_1125[4]),
        .Q(tmp_3_reg_1125_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_1125[5]),
        .Q(tmp_3_reg_1125_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_1125[6]),
        .Q(tmp_3_reg_1125_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_1125[7]),
        .Q(tmp_3_reg_1125_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_fu_537_p7[0]),
        .Q(tmp_3_reg_1125[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_fu_537_p7[1]),
        .Q(tmp_3_reg_1125[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_fu_537_p7[2]),
        .Q(tmp_3_reg_1125[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_fu_537_p7[3]),
        .Q(tmp_3_reg_1125[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_fu_537_p7[4]),
        .Q(tmp_3_reg_1125[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_fu_537_p7[5]),
        .Q(tmp_3_reg_1125[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_fu_537_p7[6]),
        .Q(tmp_3_reg_1125[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_1125_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_fu_537_p7[7]),
        .Q(tmp_3_reg_1125[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_4_fu_553_p7[0]),
        .Q(\tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(p_reg_reg_5[0]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_6[0]),
        .I5(\tmp_3_reg_1125_reg[7]_0 [0]),
        .O(tmp_4_fu_553_p7[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_4_fu_553_p7[1]),
        .Q(\tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_6[1]),
        .I5(\tmp_3_reg_1125_reg[7]_0 [1]),
        .O(tmp_4_fu_553_p7[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_4_fu_553_p7[2]),
        .Q(\tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3_i_1 
       (.I0(p_reg_reg_5[2]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_6[2]),
        .I5(\tmp_3_reg_1125_reg[7]_0 [2]),
        .O(tmp_4_fu_553_p7[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_4_fu_553_p7[3]),
        .Q(\tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3_i_1 
       (.I0(p_reg_reg_5[3]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_6[3]),
        .I5(\tmp_3_reg_1125_reg[7]_0 [3]),
        .O(tmp_4_fu_553_p7[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_4_fu_553_p7[4]),
        .Q(\tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3_i_1 
       (.I0(p_reg_reg_5[4]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_6[4]),
        .I5(\tmp_3_reg_1125_reg[7]_0 [4]),
        .O(tmp_4_fu_553_p7[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_4_fu_553_p7[5]),
        .Q(\tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3_i_1 
       (.I0(p_reg_reg_5[5]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_6[5]),
        .I5(\tmp_3_reg_1125_reg[7]_0 [5]),
        .O(tmp_4_fu_553_p7[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_4_fu_553_p7[6]),
        .Q(\tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3_i_1 
       (.I0(p_reg_reg_5[6]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_6[6]),
        .I5(\tmp_3_reg_1125_reg[7]_0 [6]),
        .O(tmp_4_fu_553_p7[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_4_fu_553_p7[7]),
        .Q(\tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3_i_1 
       (.I0(p_reg_reg_5[7]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_6[7]),
        .I5(\tmp_3_reg_1125_reg[7]_0 [7]),
        .O(tmp_4_fu_553_p7[7]));
  FDRE \tmp_4_reg_1130_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_4_reg_1130_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1130_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_4_reg_1130_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1130_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_4_reg_1130_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1130_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_4_reg_1130_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1130_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_4_reg_1130_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1130_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_4_reg_1130_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1130_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_4_reg_1130_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_1130_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_4_reg_1130_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5 " *) 
  SRL16E \tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_5_fu_569_p7[0]),
        .Q(\tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [0]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_5[0]),
        .I5(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [0]),
        .O(tmp_5_fu_569_p7[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5 " *) 
  SRL16E \tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_5_fu_569_p7[1]),
        .Q(\tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [1]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_5[1]),
        .I5(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [1]),
        .O(tmp_5_fu_569_p7[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5 " *) 
  SRL16E \tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_5_fu_569_p7[2]),
        .Q(\tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [2]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_5[2]),
        .I5(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [2]),
        .O(tmp_5_fu_569_p7[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5 " *) 
  SRL16E \tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_5_fu_569_p7[3]),
        .Q(\tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [3]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_5[3]),
        .I5(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [3]),
        .O(tmp_5_fu_569_p7[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5 " *) 
  SRL16E \tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_5_fu_569_p7[4]),
        .Q(\tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [4]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_5[4]),
        .I5(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [4]),
        .O(tmp_5_fu_569_p7[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5 " *) 
  SRL16E \tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_5_fu_569_p7[5]),
        .Q(\tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [5]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_5[5]),
        .I5(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [5]),
        .O(tmp_5_fu_569_p7[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5 " *) 
  SRL16E \tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_5_fu_569_p7[6]),
        .Q(\tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [6]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_5[6]),
        .I5(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [6]),
        .O(tmp_5_fu_569_p7[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5 " *) 
  SRL16E \tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_5_fu_569_p7[7]),
        .Q(\tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5_i_1 
       (.I0(\tmp_3_reg_1125_reg[7]_0 [7]),
        .I1(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_5[7]),
        .I5(\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1 [7]),
        .O(tmp_5_fu_569_p7[7]));
  FDRE \tmp_5_reg_1135_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5_n_5 ),
        .Q(tmp_5_reg_1135_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_1135_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5_n_5 ),
        .Q(tmp_5_reg_1135_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_1135_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5_n_5 ),
        .Q(tmp_5_reg_1135_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_1135_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5_n_5 ),
        .Q(tmp_5_reg_1135_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_1135_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5_n_5 ),
        .Q(tmp_5_reg_1135_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_1135_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5_n_5 ),
        .Q(tmp_5_reg_1135_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_1135_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5_n_5 ),
        .Q(tmp_5_reg_1135_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_1135_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5_n_5 ),
        .Q(tmp_5_reg_1135_pp0_iter5_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_7_reg_1095[0]_i_1 
       (.I0(p_reg_reg_10[0]),
        .I1(\tmp_7_reg_1095_reg[7]_0 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_11[0]),
        .I5(p_reg_reg_9[0]),
        .O(tmp_7_fu_447_p7[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_7_reg_1095[1]_i_1 
       (.I0(p_reg_reg_10[1]),
        .I1(\tmp_7_reg_1095_reg[7]_0 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_11[1]),
        .I5(p_reg_reg_9[1]),
        .O(tmp_7_fu_447_p7[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_7_reg_1095[2]_i_1 
       (.I0(p_reg_reg_10[2]),
        .I1(\tmp_7_reg_1095_reg[7]_0 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_11[2]),
        .I5(p_reg_reg_9[2]),
        .O(tmp_7_fu_447_p7[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_7_reg_1095[3]_i_1 
       (.I0(p_reg_reg_10[3]),
        .I1(\tmp_7_reg_1095_reg[7]_0 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_11[3]),
        .I5(p_reg_reg_9[3]),
        .O(tmp_7_fu_447_p7[3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_7_reg_1095[4]_i_1 
       (.I0(p_reg_reg_10[4]),
        .I1(\tmp_7_reg_1095_reg[7]_0 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_11[4]),
        .I5(p_reg_reg_9[4]),
        .O(tmp_7_fu_447_p7[4]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_7_reg_1095[5]_i_1 
       (.I0(p_reg_reg_10[5]),
        .I1(\tmp_7_reg_1095_reg[7]_0 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_11[5]),
        .I5(p_reg_reg_9[5]),
        .O(tmp_7_fu_447_p7[5]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_7_reg_1095[6]_i_1 
       (.I0(p_reg_reg_10[6]),
        .I1(\tmp_7_reg_1095_reg[7]_0 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_11[6]),
        .I5(p_reg_reg_9[6]),
        .O(tmp_7_fu_447_p7[6]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_7_reg_1095[7]_i_1 
       (.I0(p_reg_reg_10[7]),
        .I1(\tmp_7_reg_1095_reg[7]_0 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_11[7]),
        .I5(p_reg_reg_9[7]),
        .O(tmp_7_fu_447_p7[7]));
  FDRE \tmp_7_reg_1095_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_reg_1095[0]),
        .Q(tmp_7_reg_1095_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_reg_1095[1]),
        .Q(tmp_7_reg_1095_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_reg_1095[2]),
        .Q(tmp_7_reg_1095_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_reg_1095[3]),
        .Q(tmp_7_reg_1095_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_reg_1095[4]),
        .Q(tmp_7_reg_1095_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_reg_1095[5]),
        .Q(tmp_7_reg_1095_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_reg_1095[6]),
        .Q(tmp_7_reg_1095_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_reg_1095[7]),
        .Q(tmp_7_reg_1095_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_fu_447_p7[0]),
        .Q(tmp_7_reg_1095[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_fu_447_p7[1]),
        .Q(tmp_7_reg_1095[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_fu_447_p7[2]),
        .Q(tmp_7_reg_1095[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_fu_447_p7[3]),
        .Q(tmp_7_reg_1095[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_fu_447_p7[4]),
        .Q(tmp_7_reg_1095[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_fu_447_p7[5]),
        .Q(tmp_7_reg_1095[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_fu_447_p7[6]),
        .Q(tmp_7_reg_1095[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1095_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_7_fu_447_p7[7]),
        .Q(tmp_7_reg_1095[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_8_fu_463_p7[0]),
        .Q(\tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(p_reg_reg_9[0]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_10[0]),
        .I5(\tmp_7_reg_1095_reg[7]_0 [0]),
        .O(tmp_8_fu_463_p7[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_8_fu_463_p7[1]),
        .Q(\tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3_i_1 
       (.I0(p_reg_reg_9[1]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_10[1]),
        .I5(\tmp_7_reg_1095_reg[7]_0 [1]),
        .O(tmp_8_fu_463_p7[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_8_fu_463_p7[2]),
        .Q(\tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3_i_1 
       (.I0(p_reg_reg_9[2]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_10[2]),
        .I5(\tmp_7_reg_1095_reg[7]_0 [2]),
        .O(tmp_8_fu_463_p7[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_8_fu_463_p7[3]),
        .Q(\tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3_i_1 
       (.I0(p_reg_reg_9[3]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_10[3]),
        .I5(\tmp_7_reg_1095_reg[7]_0 [3]),
        .O(tmp_8_fu_463_p7[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_8_fu_463_p7[4]),
        .Q(\tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3_i_1 
       (.I0(p_reg_reg_9[4]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_10[4]),
        .I5(\tmp_7_reg_1095_reg[7]_0 [4]),
        .O(tmp_8_fu_463_p7[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_8_fu_463_p7[5]),
        .Q(\tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3_i_1 
       (.I0(p_reg_reg_9[5]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_10[5]),
        .I5(\tmp_7_reg_1095_reg[7]_0 [5]),
        .O(tmp_8_fu_463_p7[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_8_fu_463_p7[6]),
        .Q(\tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3_i_1 
       (.I0(p_reg_reg_9[6]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_10[6]),
        .I5(\tmp_7_reg_1095_reg[7]_0 [6]),
        .O(tmp_8_fu_463_p7[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_8_fu_463_p7[7]),
        .Q(\tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3_i_1 
       (.I0(p_reg_reg_9[7]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_10[7]),
        .I5(\tmp_7_reg_1095_reg[7]_0 [7]),
        .O(tmp_8_fu_463_p7[7]));
  FDRE \tmp_8_reg_1100_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_8_reg_1100_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_1100_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_8_reg_1100_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_1100_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_8_reg_1100_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_1100_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_8_reg_1100_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_1100_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_8_reg_1100_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_1100_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_8_reg_1100_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_1100_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_8_reg_1100_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_1100_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_8_reg_1100_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5 " *) 
  SRL16E \tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_fu_479_p7[0]),
        .Q(\tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [0]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_9[0]),
        .I5(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [0]),
        .O(tmp_9_fu_479_p7[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5 " *) 
  SRL16E \tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_fu_479_p7[1]),
        .Q(\tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [1]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_9[1]),
        .I5(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [1]),
        .O(tmp_9_fu_479_p7[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5 " *) 
  SRL16E \tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_fu_479_p7[2]),
        .Q(\tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [2]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_9[2]),
        .I5(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [2]),
        .O(tmp_9_fu_479_p7[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5 " *) 
  SRL16E \tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_fu_479_p7[3]),
        .Q(\tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [3]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_9[3]),
        .I5(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [3]),
        .O(tmp_9_fu_479_p7[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5 " *) 
  SRL16E \tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_fu_479_p7[4]),
        .Q(\tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [4]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_9[4]),
        .I5(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [4]),
        .O(tmp_9_fu_479_p7[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5 " *) 
  SRL16E \tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_fu_479_p7[5]),
        .Q(\tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [5]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_9[5]),
        .I5(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [5]),
        .O(tmp_9_fu_479_p7[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5 " *) 
  SRL16E \tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_fu_479_p7[6]),
        .Q(\tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [6]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_9[6]),
        .I5(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [6]),
        .O(tmp_9_fu_479_p7[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5 " *) 
  SRL16E \tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_fu_479_p7[7]),
        .Q(\tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5_i_1 
       (.I0(\tmp_7_reg_1095_reg[7]_0 [7]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_9[7]),
        .I5(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [7]),
        .O(tmp_9_fu_479_p7[7]));
  FDRE \tmp_9_reg_1105_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5_n_5 ),
        .Q(tmp_9_reg_1105_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_1105_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5_n_5 ),
        .Q(tmp_9_reg_1105_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_1105_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5_n_5 ),
        .Q(tmp_9_reg_1105_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_1105_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5_n_5 ),
        .Q(tmp_9_reg_1105_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_1105_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5_n_5 ),
        .Q(tmp_9_reg_1105_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_1105_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5_n_5 ),
        .Q(tmp_9_reg_1105_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_1105_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5_n_5 ),
        .Q(tmp_9_reg_1105_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_1105_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5_n_5 ),
        .Q(tmp_9_reg_1105_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \tmp_reg_1432_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_fu_723_p4[6]),
        .Q(tmp_reg_1432),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9 " *) 
  SRL16E \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_s_fu_509_p5[0]),
        .Q(\tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_i_1 
       (.I0(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [0]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [0]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_s_fu_509_p5[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9 " *) 
  SRL16E \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_s_fu_509_p5[1]),
        .Q(\tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_i_1 
       (.I0(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [1]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [1]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_s_fu_509_p5[1]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9 " *) 
  SRL16E \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_s_fu_509_p5[2]),
        .Q(\tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_i_1 
       (.I0(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [2]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [2]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_s_fu_509_p5[2]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9 " *) 
  SRL16E \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_s_fu_509_p5[3]),
        .Q(\tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_i_1 
       (.I0(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [3]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_s_fu_509_p5[3]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9 " *) 
  SRL16E \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_s_fu_509_p5[4]),
        .Q(\tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_i_1 
       (.I0(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [4]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [4]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_s_fu_509_p5[4]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9 " *) 
  SRL16E \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_s_fu_509_p5[5]),
        .Q(\tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_i_1 
       (.I0(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [5]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [5]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_s_fu_509_p5[5]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9 " *) 
  SRL16E \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_s_fu_509_p5[6]),
        .Q(\tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_i_1 
       (.I0(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [6]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [6]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_s_fu_509_p5[6]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9 " *) 
  SRL16E \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_s_fu_509_p5[7]),
        .Q(\tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_i_1 
       (.I0(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0 [7]),
        .I1(\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1 [7]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .O(tmp_s_fu_509_p5[7]));
  FDRE \tmp_s_reg_1115_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_n_5 ),
        .Q(tmp_s_reg_1115_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1115_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_n_5 ),
        .Q(tmp_s_reg_1115_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1115_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_n_5 ),
        .Q(tmp_s_reg_1115_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1115_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_n_5 ),
        .Q(tmp_s_reg_1115_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_1115_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_n_5 ),
        .Q(tmp_s_reg_1115_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1115_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_n_5 ),
        .Q(tmp_s_reg_1115_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1115_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_n_5 ),
        .Q(tmp_s_reg_1115_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1115_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_n_5 ),
        .Q(tmp_s_reg_1115_pp0_iter9_reg[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1
   (P,
    p_reg_reg,
    FiltCoeff_ce0,
    ap_clk,
    q00,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  input p_reg_reg;
  input FiltCoeff_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [1:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_36 bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_13
   (P,
    p_reg_reg,
    FiltCoeff_ce0,
    ap_clk,
    q00,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  input p_reg_reg;
  input FiltCoeff_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [1:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_35 bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_14
   (P,
    FiltCoeff_ce0,
    p_reg_reg,
    ap_clk,
    q00,
    p_reg_reg_0,
    p_reg_reg_1,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6);
  output [23:0]P;
  output FiltCoeff_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]q00;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input [7:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [1:0]p_reg_reg_4;
  input [7:0]p_reg_reg_5;
  input [7:0]p_reg_reg_6;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0 bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0
   (P,
    FiltCoeff_ce0,
    p_reg_reg_0,
    ap_clk,
    q00,
    p_reg_reg_1,
    p_reg_reg_2,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7);
  output [23:0]P;
  output FiltCoeff_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]q00;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input [7:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;
  input [1:0]p_reg_reg_5;
  input [7:0]p_reg_reg_6;
  input [7:0]p_reg_reg_7;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [1:0]p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire [7:0]p_reg_reg_7;
  wire [15:0]q00;
  wire [7:0]tmp_2_fu_521_p7;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_2_fu_521_p7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2F202020)) 
    p_reg_reg_i_1__4
       (.I0(p_reg_reg_1),
        .I1(p_reg_reg_2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .O(FiltCoeff_ce0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_1__5
       (.I0(p_reg_reg_3[7]),
        .I1(p_reg_reg_4[7]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[0]),
        .I4(p_reg_reg_6[7]),
        .I5(p_reg_reg_7[7]),
        .O(tmp_2_fu_521_p7[7]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_2__4
       (.I0(p_reg_reg_3[6]),
        .I1(p_reg_reg_4[6]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[0]),
        .I4(p_reg_reg_6[6]),
        .I5(p_reg_reg_7[6]),
        .O(tmp_2_fu_521_p7[6]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_3[5]),
        .I1(p_reg_reg_4[5]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[0]),
        .I4(p_reg_reg_6[5]),
        .I5(p_reg_reg_7[5]),
        .O(tmp_2_fu_521_p7[5]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_3[4]),
        .I1(p_reg_reg_4[4]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[0]),
        .I4(p_reg_reg_6[4]),
        .I5(p_reg_reg_7[4]),
        .O(tmp_2_fu_521_p7[4]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_3[3]),
        .I1(p_reg_reg_4[3]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[0]),
        .I4(p_reg_reg_6[3]),
        .I5(p_reg_reg_7[3]),
        .O(tmp_2_fu_521_p7[3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_3[2]),
        .I1(p_reg_reg_4[2]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[0]),
        .I4(p_reg_reg_6[2]),
        .I5(p_reg_reg_7[2]),
        .O(tmp_2_fu_521_p7[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_3[1]),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[0]),
        .I4(p_reg_reg_6[1]),
        .I5(p_reg_reg_7[1]),
        .O(tmp_2_fu_521_p7[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_3[0]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[0]),
        .I4(p_reg_reg_6[0]),
        .I5(p_reg_reg_7[0]),
        .O(tmp_2_fu_521_p7[0]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_35
   (P,
    p_reg_reg_0,
    FiltCoeff_ce0,
    ap_clk,
    q00,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5);
  output [23:0]P;
  input p_reg_reg_0;
  input FiltCoeff_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [1:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;
  input [7:0]p_reg_reg_5;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [1:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire [15:0]q00;
  wire [7:0]tmp_6_fu_431_p7;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_6_fu_431_p7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_1__6
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2[7]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[7]),
        .I5(p_reg_reg_5[7]),
        .O(tmp_6_fu_431_p7[7]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_2__5
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2[6]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[6]),
        .I5(p_reg_reg_5[6]),
        .O(tmp_6_fu_431_p7[6]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2[5]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[5]),
        .I5(p_reg_reg_5[5]),
        .O(tmp_6_fu_431_p7[5]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2[4]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[4]),
        .I5(p_reg_reg_5[4]),
        .O(tmp_6_fu_431_p7[4]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2[3]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[3]),
        .I5(p_reg_reg_5[3]),
        .O(tmp_6_fu_431_p7[3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2[2]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[2]),
        .I5(p_reg_reg_5[2]),
        .O(tmp_6_fu_431_p7[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2[1]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[1]),
        .I5(p_reg_reg_5[1]),
        .O(tmp_6_fu_431_p7[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2[0]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[0]),
        .I5(p_reg_reg_5[0]),
        .O(tmp_6_fu_431_p7[0]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_36
   (P,
    p_reg_reg_0,
    FiltCoeff_ce0,
    ap_clk,
    q00,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5);
  output [23:0]P;
  input p_reg_reg_0;
  input FiltCoeff_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [1:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;
  input [7:0]p_reg_reg_5;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]lhs_fu_341_p7;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [1:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lhs_fu_341_p7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_2__6
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2[7]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[7]),
        .I5(p_reg_reg_5[7]),
        .O(lhs_fu_341_p7[7]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_3__1
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2[6]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[6]),
        .I5(p_reg_reg_5[6]),
        .O(lhs_fu_341_p7[6]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2[5]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[5]),
        .I5(p_reg_reg_5[5]),
        .O(lhs_fu_341_p7[5]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2[4]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[4]),
        .I5(p_reg_reg_5[4]),
        .O(lhs_fu_341_p7[4]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2[3]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[3]),
        .I5(p_reg_reg_5[3]),
        .O(lhs_fu_341_p7[3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_7__1
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2[2]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[2]),
        .I5(p_reg_reg_5[2]),
        .O(lhs_fu_341_p7[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2[1]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[1]),
        .I5(p_reg_reg_5[1]),
        .O(lhs_fu_341_p7[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2[0]),
        .I2(p_reg_reg_3[1]),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[0]),
        .I5(p_reg_reg_5[0]),
        .O(lhs_fu_341_p7[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1
   (P,
    p_reg_reg,
    FiltCoeff_1_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [24:0]P;
  input p_reg_reg;
  input FiltCoeff_1_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_34 bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_15
   (P,
    p_reg_reg,
    FiltCoeff_1_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [24:0]P;
  input p_reg_reg;
  input FiltCoeff_1_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_33 bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_16
   (P,
    FiltCoeff_1_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter2,
    p_reg_reg_2,
    p_reg_reg_3,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_4);
  output [24:0]P;
  output FiltCoeff_1_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;
  input ap_enable_reg_pp0_iter2;
  input p_reg_reg_2;
  input [1:0]p_reg_reg_3;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input p_reg_reg_4;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [1:0]p_reg_reg_3;
  wire p_reg_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
   (P,
    FiltCoeff_1_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    Q,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter2,
    p_reg_reg_3,
    p_reg_reg_4,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_5);
  output [24:0]P;
  output FiltCoeff_1_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [23:0]p_reg_reg_2;
  input ap_enable_reg_pp0_iter2;
  input p_reg_reg_3;
  input [1:0]p_reg_reg_4;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input p_reg_reg_5;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2F202020)) 
    p_reg_reg_i_1__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(p_reg_reg_3),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .O(FiltCoeff_1_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__3
       (.I0(p_reg_reg_5),
        .I1(p_reg_reg_3),
        .O(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_33
   (P,
    p_reg_reg_0,
    FiltCoeff_1_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
    ap_clk,
    p_reg_reg_1,
    Q,
    p_reg_reg_2);
  output [24:0]P;
  input p_reg_reg_0;
  input FiltCoeff_1_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [23:0]p_reg_reg_2;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_34
   (P,
    p_reg_reg_0,
    FiltCoeff_1_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
    ap_clk,
    p_reg_reg_1,
    Q,
    p_reg_reg_2);
  output [24:0]P;
  input p_reg_reg_0;
  input FiltCoeff_1_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [23:0]p_reg_reg_2;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1
   (P,
    p_reg_reg,
    FiltCoeff_2_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [25:0]P;
  input p_reg_reg;
  input FiltCoeff_2_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [24:0]p_reg_reg_1;

  wire [7:0]A;
  wire FiltCoeff_2_ce0;
  wire [25:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_32 bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.A(A),
        .FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_17
   (P,
    p_reg_reg,
    FiltCoeff_2_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [25:0]P;
  input p_reg_reg;
  input FiltCoeff_2_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [24:0]p_reg_reg_1;

  wire [7:0]A;
  wire FiltCoeff_2_ce0;
  wire [25:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_31 bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.A(A),
        .FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_18
   (P,
    FiltCoeff_2_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_4);
  output [25:0]P;
  output FiltCoeff_2_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [24:0]p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input p_reg_reg_4;

  wire [7:0]A;
  wire FiltCoeff_2_ce0;
  wire [25:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.A(A),
        .FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
   (P,
    FiltCoeff_2_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_5);
  output [25:0]P;
  output FiltCoeff_2_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [24:0]p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input p_reg_reg_5;

  wire [7:0]A;
  wire FiltCoeff_2_ce0;
  wire [25:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [24:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2F202020)) 
    p_reg_reg_i_1__2
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_4),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .O(FiltCoeff_2_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__2
       (.I0(p_reg_reg_5),
        .I1(p_reg_reg_4),
        .O(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_31
   (P,
    p_reg_reg_0,
    FiltCoeff_2_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [25:0]P;
  input p_reg_reg_0;
  input FiltCoeff_2_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [24:0]p_reg_reg_2;

  wire [7:0]A;
  wire FiltCoeff_2_ce0;
  wire [25:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [24:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_32
   (P,
    p_reg_reg_0,
    FiltCoeff_2_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [25:0]P;
  input p_reg_reg_0;
  input FiltCoeff_2_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [24:0]p_reg_reg_2;

  wire [7:0]A;
  wire FiltCoeff_2_ce0;
  wire [25:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [24:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1
   (P,
    p_reg_reg,
    FiltCoeff_3_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [25:0]P;
  input p_reg_reg;
  input FiltCoeff_3_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;

  wire [7:0]A;
  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_30 bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.A(A),
        .FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_19
   (P,
    p_reg_reg,
    FiltCoeff_3_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [25:0]P;
  input p_reg_reg;
  input FiltCoeff_3_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;

  wire [7:0]A;
  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_29 bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.A(A),
        .FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_20
   (P,
    FiltCoeff_3_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_4);
  output [25:0]P;
  output FiltCoeff_3_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input p_reg_reg_4;

  wire [7:0]A;
  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.A(A),
        .FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
   (P,
    FiltCoeff_3_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_5);
  output [25:0]P;
  output FiltCoeff_3_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input p_reg_reg_5;

  wire [7:0]A;
  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2F202020)) 
    p_reg_reg_i_1__1
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_4),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .O(FiltCoeff_3_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__1
       (.I0(p_reg_reg_5),
        .I1(p_reg_reg_4),
        .O(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_29
   (P,
    p_reg_reg_0,
    FiltCoeff_3_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [25:0]P;
  input p_reg_reg_0;
  input FiltCoeff_3_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;

  wire [7:0]A;
  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_30
   (P,
    p_reg_reg_0,
    FiltCoeff_3_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [25:0]P;
  input p_reg_reg_0;
  input FiltCoeff_3_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;

  wire [7:0]A;
  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1
   (P,
    p_reg_reg,
    FiltCoeff_4_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [26:0]P;
  input p_reg_reg;
  input FiltCoeff_4_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;

  wire [7:0]A;
  wire FiltCoeff_4_ce0;
  wire [26:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_28 bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.A(A),
        .FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_21
   (P,
    p_reg_reg,
    FiltCoeff_4_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [26:0]P;
  input p_reg_reg;
  input FiltCoeff_4_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;

  wire [7:0]A;
  wire FiltCoeff_4_ce0;
  wire [26:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_27 bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.A(A),
        .FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_22
   (P,
    FiltCoeff_4_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_4);
  output [26:0]P;
  output FiltCoeff_4_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  input p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input p_reg_reg_4;

  wire [7:0]A;
  wire FiltCoeff_4_ce0;
  wire [26:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.A(A),
        .FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
   (P,
    FiltCoeff_4_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    p_reg_reg_5);
  output [26:0]P;
  output FiltCoeff_4_ce0;
  output grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input p_reg_reg_5;

  wire [7:0]A;
  wire FiltCoeff_4_ce0;
  wire [26:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2F202020)) 
    p_reg_reg_i_1__0
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_4),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .O(FiltCoeff_4_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__0
       (.I0(p_reg_reg_5),
        .I1(p_reg_reg_4),
        .O(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_27
   (P,
    p_reg_reg_0,
    FiltCoeff_4_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [26:0]P;
  input p_reg_reg_0;
  input FiltCoeff_4_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;

  wire [7:0]A;
  wire FiltCoeff_4_ce0;
  wire [26:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_28
   (P,
    p_reg_reg_0,
    FiltCoeff_4_ce0,
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [26:0]P;
  input p_reg_reg_0;
  input FiltCoeff_4_ce0;
  input grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;

  wire [7:0]A;
  wire FiltCoeff_4_ce0;
  wire [26:0]P;
  wire ap_clk;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_ce0),
        .CEB2(p_reg_reg_0),
        .CEC(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1
   (P,
    p_reg_reg,
    p_reg_reg_0,
    FiltCoeff_5_ce0,
    sum_22_reg_14120,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    \icmp_ln968_reg_1438_reg[0] );
  output [14:0]P;
  output p_reg_reg;
  input p_reg_reg_0;
  input FiltCoeff_5_ce0;
  input sum_22_reg_14120;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [26:0]p_reg_reg_2;
  input \icmp_ln968_reg_1438_reg[0] ;

  wire [7:0]A;
  wire FiltCoeff_5_ce0;
  wire [14:0]P;
  wire ap_clk;
  wire \icmp_ln968_reg_1438_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [26:0]p_reg_reg_2;
  wire sum_22_reg_14120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_26 bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .\icmp_ln968_reg_1438_reg[0] (\icmp_ln968_reg_1438_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .sum_22_reg_14120(sum_22_reg_14120));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_23
   (P,
    p_reg_reg,
    p_reg_reg_0,
    FiltCoeff_5_ce0,
    sum_22_reg_14120,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    \icmp_ln968_1_reg_1454_reg[0] );
  output [14:0]P;
  output p_reg_reg;
  input p_reg_reg_0;
  input FiltCoeff_5_ce0;
  input sum_22_reg_14120;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [26:0]p_reg_reg_2;
  input \icmp_ln968_1_reg_1454_reg[0] ;

  wire [7:0]A;
  wire FiltCoeff_5_ce0;
  wire [14:0]P;
  wire ap_clk;
  wire \icmp_ln968_1_reg_1454_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [26:0]p_reg_reg_2;
  wire sum_22_reg_14120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_25 bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .\icmp_ln968_1_reg_1454_reg[0] (\icmp_ln968_1_reg_1454_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .sum_22_reg_14120(sum_22_reg_14120));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_24
   (P,
    ap_enable_reg_pp0_iter5_reg,
    FiltCoeff_5_ce0,
    sum_22_reg_14120,
    ap_enable_reg_pp0_iter5_reg_0,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1,
    p_reg_reg_2,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    ap_enable_reg_pp0_iter12,
    and_ln757_reg_984_pp0_iter20_reg,
    ap_enable_reg_pp0_iter21,
    stream_scaled_full_n,
    icmp_ln715_reg_937_pp0_iter20_reg,
    \icmp_ln968_2_reg_1470_reg[0] ,
    p_0_in,
    p_reg_reg_3,
    icmp_ln676_reg_988,
    stream_upsampled_empty_n);
  output [14:0]P;
  output ap_enable_reg_pp0_iter5_reg;
  output FiltCoeff_5_ce0;
  output sum_22_reg_14120;
  output ap_enable_reg_pp0_iter5_reg_0;
  output p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [26:0]p_reg_reg_1;
  input p_reg_reg_2;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input ap_enable_reg_pp0_iter12;
  input and_ln757_reg_984_pp0_iter20_reg;
  input ap_enable_reg_pp0_iter21;
  input stream_scaled_full_n;
  input icmp_ln715_reg_937_pp0_iter20_reg;
  input \icmp_ln968_2_reg_1470_reg[0] ;
  input [0:0]p_0_in;
  input p_reg_reg_3;
  input icmp_ln676_reg_988;
  input stream_upsampled_empty_n;

  wire [7:0]A;
  wire FiltCoeff_5_ce0;
  wire [14:0]P;
  wire [1:0]Q;
  wire and_ln757_reg_984_pp0_iter20_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire icmp_ln676_reg_988;
  wire icmp_ln715_reg_937_pp0_iter20_reg;
  wire \icmp_ln968_2_reg_1470_reg[0] ;
  wire [0:0]p_0_in;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [26:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire sum_22_reg_14120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .P(P),
        .Q(Q),
        .and_ln757_reg_984_pp0_iter20_reg(and_ln757_reg_984_pp0_iter20_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg_0),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .icmp_ln676_reg_988(icmp_ln676_reg_988),
        .icmp_ln715_reg_937_pp0_iter20_reg(icmp_ln715_reg_937_pp0_iter20_reg),
        .\icmp_ln968_2_reg_1470_reg[0] (\icmp_ln968_2_reg_1470_reg[0] ),
        .p_0_in(p_0_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .sum_22_reg_14120(sum_22_reg_14120));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
   (P,
    ap_enable_reg_pp0_iter5_reg,
    FiltCoeff_5_ce0,
    sum_22_reg_14120,
    ap_enable_reg_pp0_iter5_reg_0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    p_reg_reg_3,
    Q,
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
    ap_enable_reg_pp0_iter12,
    and_ln757_reg_984_pp0_iter20_reg,
    ap_enable_reg_pp0_iter21,
    stream_scaled_full_n,
    icmp_ln715_reg_937_pp0_iter20_reg,
    \icmp_ln968_2_reg_1470_reg[0] ,
    p_0_in,
    p_reg_reg_4,
    icmp_ln676_reg_988,
    stream_upsampled_empty_n);
  output [14:0]P;
  output ap_enable_reg_pp0_iter5_reg;
  output FiltCoeff_5_ce0;
  output sum_22_reg_14120;
  output ap_enable_reg_pp0_iter5_reg_0;
  output p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [26:0]p_reg_reg_2;
  input p_reg_reg_3;
  input [1:0]Q;
  input grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  input ap_enable_reg_pp0_iter12;
  input and_ln757_reg_984_pp0_iter20_reg;
  input ap_enable_reg_pp0_iter21;
  input stream_scaled_full_n;
  input icmp_ln715_reg_937_pp0_iter20_reg;
  input \icmp_ln968_2_reg_1470_reg[0] ;
  input [0:0]p_0_in;
  input p_reg_reg_4;
  input icmp_ln676_reg_988;
  input stream_upsampled_empty_n;

  wire [7:0]A;
  wire FiltCoeff_5_ce0;
  wire [14:0]P;
  wire [1:0]Q;
  wire and_ln757_reg_984_pp0_iter20_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
  wire icmp_ln676_reg_988;
  wire icmp_ln715_reg_937_pp0_iter20_reg;
  wire \icmp_ln968_2_reg_1470_reg[0] ;
  wire mem_reg_i_10__0_n_5;
  wire [0:0]p_0_in;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [26:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_99;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire sum_22_reg_14120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter5_reg_0),
        .O(ap_enable_reg_pp0_iter5_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln968_2_reg_1470[0]_i_1 
       (.I0(\icmp_ln968_2_reg_1470_reg[0] ),
        .I1(P[14]),
        .O(p_reg_reg_0));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_i_10__0
       (.I0(and_ln757_reg_984_pp0_iter20_reg),
        .I1(ap_enable_reg_pp0_iter21),
        .I2(stream_scaled_full_n),
        .I3(icmp_ln715_reg_937_pp0_iter20_reg),
        .O(mem_reg_i_10__0_n_5));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    mem_reg_i_9__0
       (.I0(p_0_in),
        .I1(p_reg_reg_4),
        .I2(icmp_ln676_reg_988),
        .I3(stream_upsampled_empty_n),
        .I4(mem_reg_i_10__0_n_5),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_enable_reg_pp0_iter5_reg),
        .CEA2(ap_enable_reg_pp0_iter5_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_ce0),
        .CEB2(ap_enable_reg_pp0_iter5_reg),
        .CEC(sum_22_reg_14120),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_enable_reg_pp0_iter5_reg),
        .CEP(ap_enable_reg_pp0_iter5_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2F202020)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg_3),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
        .O(FiltCoeff_5_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .O(sum_22_reg_14120));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_25
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    FiltCoeff_5_ce0,
    sum_22_reg_14120,
    ap_clk,
    p_reg_reg_2,
    A,
    p_reg_reg_3,
    \icmp_ln968_1_reg_1454_reg[0] );
  output [14:0]P;
  output p_reg_reg_0;
  input p_reg_reg_1;
  input FiltCoeff_5_ce0;
  input sum_22_reg_14120;
  input ap_clk;
  input [15:0]p_reg_reg_2;
  input [7:0]A;
  input [26:0]p_reg_reg_3;
  input \icmp_ln968_1_reg_1454_reg[0] ;

  wire [7:0]A;
  wire FiltCoeff_5_ce0;
  wire [14:0]P;
  wire ap_clk;
  wire \icmp_ln968_1_reg_1454_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [26:0]p_reg_reg_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_99;
  wire sum_22_reg_14120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln968_1_reg_1454[0]_i_1 
       (.I0(\icmp_ln968_1_reg_1454_reg[0] ),
        .I1(P[14]),
        .O(p_reg_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[15],p_reg_reg_2[15],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_1),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_ce0),
        .CEB2(p_reg_reg_1),
        .CEC(sum_22_reg_14120),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_26
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    FiltCoeff_5_ce0,
    sum_22_reg_14120,
    ap_clk,
    p_reg_reg_2,
    A,
    p_reg_reg_3,
    \icmp_ln968_reg_1438_reg[0] );
  output [14:0]P;
  output p_reg_reg_0;
  input p_reg_reg_1;
  input FiltCoeff_5_ce0;
  input sum_22_reg_14120;
  input ap_clk;
  input [15:0]p_reg_reg_2;
  input [7:0]A;
  input [26:0]p_reg_reg_3;
  input \icmp_ln968_reg_1438_reg[0] ;

  wire [7:0]A;
  wire FiltCoeff_5_ce0;
  wire [14:0]P;
  wire ap_clk;
  wire \icmp_ln968_reg_1438_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [26:0]p_reg_reg_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_99;
  wire sum_22_reg_14120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln968_reg_1438[0]_i_1 
       (.I0(\icmp_ln968_reg_1438_reg[0] ),
        .I1(P[14]),
        .O(p_reg_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[15],p_reg_reg_2[15],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_1),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_ce0),
        .CEB2(p_reg_reg_1),
        .CEC(sum_22_reg_14120),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_reg_ap_uint_9_s
   (xReadPos_fu_168,
    p_1_in,
    and_ln757_fu_407_p2,
    D,
    \d_read_reg_22_reg[5]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    ap_enable_reg_pp0_iter3,
    icmp_ln715_reg_937_pp0_iter2_reg,
    \xReadPos_fu_168_reg[0] ,
    CO,
    \d_read_reg_22_reg[8]_0 );
  output xReadPos_fu_168;
  output p_1_in;
  output and_ln757_fu_407_p2;
  output [1:0]D;
  output [5:0]\d_read_reg_22_reg[5]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln715_reg_937_pp0_iter2_reg;
  input \xReadPos_fu_168_reg[0] ;
  input [0:0]CO;
  input [8:0]\d_read_reg_22_reg[8]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire and_ln757_fu_407_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [8:0]ap_return_int_reg;
  wire [8:0]d_read_reg_22;
  wire [5:0]\d_read_reg_22_reg[5]_0 ;
  wire [8:0]\d_read_reg_22_reg[8]_0 ;
  wire icmp_ln715_reg_937_pp0_iter2_reg;
  wire p_1_in;
  wire xReadPos_fu_168;
  wire \xReadPos_fu_168_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ArrayLoc_reg_979[0]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[6]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ArrayLoc_reg_979[1]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[7]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_974[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[0]),
        .O(\d_read_reg_22_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_974[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[1]),
        .O(\d_read_reg_22_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_974[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[2]),
        .O(\d_read_reg_22_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_974[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[3]),
        .O(\d_read_reg_22_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_974[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[4]),
        .O(\d_read_reg_22_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseH_0_reg_974[5]_i_2 
       (.I0(d_read_reg_22[5]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[5]),
        .O(\d_read_reg_22_reg[5]_0 [5]));
  LUT4 #(
    .INIT(16'hB080)) 
    \and_ln757_reg_984[0]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_ce_reg),
        .I2(CO),
        .I3(ap_return_int_reg[8]),
        .O(and_ln757_fu_407_p2));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \xReadPos_fu_168[0]_i_2 
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln715_reg_937_pp0_iter2_reg),
        .I3(\xReadPos_fu_168_reg[0] ),
        .O(xReadPos_fu_168));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \xReadPos_fu_168[0]_i_4 
       (.I0(ap_return_int_reg[6]),
        .I1(d_read_reg_22[6]),
        .I2(ap_return_int_reg[7]),
        .I3(ap_ce_reg),
        .I4(d_read_reg_22[7]),
        .O(p_1_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    MultiPixStream2AXIvideo_U0_ap_done,
    internal_empty_n_reg,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    Q,
    \ap_CS_fsm_reg[7] ,
    MultiPixStream2AXIvideo_U0_ap_start,
    stream_out_422_empty_n,
    ap_enable_reg_pp0_iter1,
    B_V_data_1_sel_wr_reg_0,
    ap_rst_n,
    \B_V_data_1_payload_B_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [1:0]D;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output internal_empty_n_reg;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input [3:0]Q;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input stream_out_422_empty_n;
  input ap_enable_reg_pp0_iter1;
  input B_V_data_1_sel_wr_reg_0;
  input ap_rst_n;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire internal_empty_n_reg;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire stream_out_422_empty_n;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(Q[2]),
        .I1(stream_out_422_empty_n),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(B_V_data_1_sel_wr_reg_0),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(SS));
  LUT6 #(
    .INIT(64'hF444FFFF44444444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q[0]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \int_isr[0]_i_3 
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \mOutPtr[1]_i_2 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(Q[3]),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both_41
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_video_TVALID_int_regslice,
    E,
    D,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg,
    SS,
    ap_clk,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
    axi_data_V_2_fu_801,
    \axi_data_V_2_fu_80_reg[0] ,
    \axi_data_V_2_fu_80_reg[23] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
    p_14_in,
    \axi_data_V_fu_98_reg[23] ,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_video_TVALID_int_regslice;
  output [0:0]E;
  output [23:0]D;
  output [23:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  input axi_data_V_2_fu_801;
  input \axi_data_V_2_fu_80_reg[0] ;
  input [23:0]\axi_data_V_2_fu_80_reg[23] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  input p_14_in;
  input [23:0]\axi_data_V_fu_98_reg[23] ;
  input [23:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_data_V_2_fu_801;
  wire \axi_data_V_2_fu_80_reg[0] ;
  wire [23:0]\axi_data_V_2_fu_80_reg[23] ;
  wire [23:0]\axi_data_V_fu_98_reg[23] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  wire [23:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg;
  wire p_14_in;
  wire [23:0]s_axis_video_TDATA;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \axi_data_V_2_fu_80[23]_i_1 
       (.I0(Q),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(axi_data_V_2_fu_801),
        .O(E));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_2_fu_80[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I3(\axi_data_V_2_fu_80_reg[0] ),
        .I4(\axi_data_V_2_fu_80_reg[23] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I5(\axi_data_V_fu_98_reg[23] [0]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[10]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I5(\axi_data_V_fu_98_reg[23] [10]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[10]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[11]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I5(\axi_data_V_fu_98_reg[23] [11]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[11]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[12]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I5(\axi_data_V_fu_98_reg[23] [12]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[12]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[13]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I5(\axi_data_V_fu_98_reg[23] [13]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[13]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[14]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I5(\axi_data_V_fu_98_reg[23] [14]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[14]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[15]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I5(\axi_data_V_fu_98_reg[23] [15]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[15]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[16]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I5(\axi_data_V_fu_98_reg[23] [16]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[16]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[17]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I5(\axi_data_V_fu_98_reg[23] [17]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[17]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[18]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I5(\axi_data_V_fu_98_reg[23] [18]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[18]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[19]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I5(\axi_data_V_fu_98_reg[23] [19]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[19]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[1]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I5(\axi_data_V_fu_98_reg[23] [1]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[20]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I5(\axi_data_V_fu_98_reg[23] [20]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[20]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[21]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I5(\axi_data_V_fu_98_reg[23] [21]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[21]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[22]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I5(\axi_data_V_fu_98_reg[23] [22]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[22]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[23]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I5(\axi_data_V_fu_98_reg[23] [23]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[23]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[2]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I5(\axi_data_V_fu_98_reg[23] [2]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[3]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I5(\axi_data_V_fu_98_reg[23] [3]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[3]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[4]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I5(\axi_data_V_fu_98_reg[23] [4]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[4]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[5]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I5(\axi_data_V_fu_98_reg[23] [5]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[5]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[6]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I5(\axi_data_V_fu_98_reg[23] [6]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[6]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[7]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I5(\axi_data_V_fu_98_reg[23] [7]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[7]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[8]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I5(\axi_data_V_fu_98_reg[23] [8]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[8]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_V_fu_98[9]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I5(\axi_data_V_fu_98_reg[23] [9]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    axi_last_V_reg_311,
    ap_rst_n);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input axi_last_V_reg_311;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_reg_311;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(axi_last_V_reg_311),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_V_reg_311),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_38
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[0]_0 ,
    ap_rst_n);
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_42
   (s_axis_video_TLAST_int_regslice,
    \B_V_data_1_payload_B_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg,
    SS,
    ap_clk,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TLAST,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    axi_last_V_fu_48,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
    p_14_in,
    axi_last_V_2_reg_132);
  output s_axis_video_TLAST_int_regslice;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TLAST;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input axi_last_V_fu_48;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  input p_14_in;
  input axi_last_V_2_reg_132;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_2_reg_132;
  wire axi_last_V_fu_48;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg;
  wire p_14_in;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_last_V_fu_102[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg),
        .I1(p_14_in),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(axi_last_V_2_reg_132),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_fu_48[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(axi_last_V_fu_48),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_80[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "bd_3a92_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_43
   (D,
    ap_done_reg1,
    \B_V_data_1_payload_B_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    SS,
    ap_clk,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
    ap_done_cache,
    s_axis_video_TVALID_int_regslice,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TUSER);
  output [0:0]D;
  output ap_done_reg1;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input [0:0]SS;
  input ap_clk;
  input [1:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  input ap_done_cache;
  input s_axis_video_TVALID_int_regslice;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_reg1;
  wire ap_rst_n;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(SS));
  LUT4 #(
    .INIT(16'h8C88)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_reg1),
        .I1(Q[1]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .I3(ap_done_cache),
        .O(D));
  LUT5 #(
    .INIT(32'hE0004000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .I4(B_V_data_1_payload_B),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'h88C0FFFF88C00000)) 
    ap_done_cache_i_1
       (.I0(B_V_data_1_payload_B),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hABFFAAAAEFFFAAAA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg),
        .I5(B_V_data_1_payload_B),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_clk,
    MultiPixStream2AXIvideo_U0_ap_done,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    v_hcresampler_core_1_U0_ap_start,
    start_once_reg,
    SS);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input v_hcresampler_core_1_U0_ap_start;
  input start_once_reg;
  input [0:0]SS;

  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__5_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_5;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire v_hcresampler_core_1_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(MultiPixStream2AXIvideo_U0_ap_done),
        .I3(internal_empty_n_reg_0),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_5),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_done),
        .I2(start_once_reg),
        .I3(v_hcresampler_core_1_U0_ap_start),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core
   (tmp_reg_786_pp0_iter2_reg,
    tmp_reg_786_pp0_iter3_reg,
    select_ln1632_reg_401,
    ap_enable_reg_pp0_iter4,
    ap_block_pp0_stage0_01001,
    in,
    E,
    Q,
    \y_fu_58_reg[14]_0 ,
    \y_fu_58_reg[7]_0 ,
    \y_fu_58_reg[13]_0 ,
    internal_empty_n_reg,
    \tmp_reg_786_pp0_iter1_reg_reg[0] ,
    shiftReg_ce,
    mOutPtr110_out,
    ap_clk,
    \loopWidth_reg_386_reg[15]_0 ,
    O,
    \trunc_ln1597_reg_391_reg[7]_0 ,
    \trunc_ln1597_reg_391_reg[11]_0 ,
    \select_ln1632_reg_401_reg[2]_0 ,
    SS,
    ap_rst_n,
    \mOutPtr_reg[4] ,
    CO,
    stream_in_empty_n,
    stream_upsampled_full_n,
    bPassThruHcr1_channel_dout,
    out,
    icmp_ln1643_fu_283_p2_carry__0,
    v_hcresampler_core_U0_ap_start,
    \ap_CS_fsm_reg[6]_i_2 ,
    hscale_core_polyphase_U0_stream_upsampled_read,
    stream_upsampled_empty_n,
    \pixbuf_y_val_V_21_out_load_reg_838_reg[0] );
  output tmp_reg_786_pp0_iter2_reg;
  output tmp_reg_786_pp0_iter3_reg;
  output [0:0]select_ln1632_reg_401;
  output ap_enable_reg_pp0_iter4;
  output ap_block_pp0_stage0_01001;
  output [23:0]in;
  output [0:0]E;
  output [2:0]Q;
  output [14:0]\y_fu_58_reg[14]_0 ;
  output [2:0]\y_fu_58_reg[7]_0 ;
  output [2:0]\y_fu_58_reg[13]_0 ;
  output [0:0]internal_empty_n_reg;
  output \tmp_reg_786_pp0_iter1_reg_reg[0] ;
  output shiftReg_ce;
  output mOutPtr110_out;
  input ap_clk;
  input [3:0]\loopWidth_reg_386_reg[15]_0 ;
  input [3:0]O;
  input [3:0]\trunc_ln1597_reg_391_reg[7]_0 ;
  input [3:0]\trunc_ln1597_reg_391_reg[11]_0 ;
  input \select_ln1632_reg_401_reg[2]_0 ;
  input [0:0]SS;
  input ap_rst_n;
  input \mOutPtr_reg[4] ;
  input [0:0]CO;
  input stream_in_empty_n;
  input stream_upsampled_full_n;
  input bPassThruHcr1_channel_dout;
  input [23:0]out;
  input [15:0]icmp_ln1643_fu_283_p2_carry__0;
  input v_hcresampler_core_U0_ap_start;
  input [11:0]\ap_CS_fsm_reg[6]_i_2 ;
  input hscale_core_polyphase_U0_stream_upsampled_read;
  input stream_upsampled_empty_n;
  input [0:0]\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2_n_5 ;
  wire [11:0]\ap_CS_fsm_reg[6]_i_2 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst_n;
  wire bPassThruHcr1_channel_dout;
  wire cmp361000_fu_214_p2;
  wire cmp361000_reg_406;
  wire \cmp361000_reg_406[0]_i_10_n_5 ;
  wire \cmp361000_reg_406[0]_i_11_n_5 ;
  wire \cmp361000_reg_406[0]_i_12_n_5 ;
  wire \cmp361000_reg_406[0]_i_13_n_5 ;
  wire \cmp361000_reg_406[0]_i_14_n_5 ;
  wire \cmp361000_reg_406[0]_i_15_n_5 ;
  wire \cmp361000_reg_406[0]_i_16_n_5 ;
  wire \cmp361000_reg_406[0]_i_17_n_5 ;
  wire \cmp361000_reg_406[0]_i_18_n_5 ;
  wire \cmp361000_reg_406[0]_i_1_n_5 ;
  wire \cmp361000_reg_406[0]_i_4_n_5 ;
  wire \cmp361000_reg_406[0]_i_5_n_5 ;
  wire \cmp361000_reg_406[0]_i_6_n_5 ;
  wire \cmp361000_reg_406[0]_i_7_n_5 ;
  wire \cmp361000_reg_406[0]_i_8_n_5 ;
  wire \cmp361000_reg_406[0]_i_9_n_5 ;
  wire \cmp361000_reg_406_reg[0]_i_2_n_7 ;
  wire \cmp361000_reg_406_reg[0]_i_2_n_8 ;
  wire \cmp361000_reg_406_reg[0]_i_3_n_5 ;
  wire \cmp361000_reg_406_reg[0]_i_3_n_6 ;
  wire \cmp361000_reg_406_reg[0]_i_3_n_7 ;
  wire \cmp361000_reg_406_reg[0]_i_3_n_8 ;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_n_111;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire [15:0]icmp_ln1643_fu_283_p2_carry__0;
  wire [23:0]in;
  wire [0:0]internal_empty_n_reg;
  wire [15:15]loopWidth_reg_386;
  wire [3:0]\loopWidth_reg_386_reg[15]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [23:0]out;
  wire [7:0]p_0_0_0_0_0511_21058_lcssa1084_fu_102;
  wire [7:0]p_0_0_0_0_05191009_lcssa1031_fu_62;
  wire p_0_0_0_0_05191015_lcssa1040_fu_740;
  wire [7:0]p_0_0_0_0_0_21061_lcssa1087_fu_106;
  wire [7:0]p_0_1_0_0_01011_lcssa1034_fu_66;
  wire [7:0]p_0_1_0_0_01017_lcssa1043_fu_78;
  wire [7:0]p_0_1_0_0_01021_lcssa1046_fu_82;
  wire [7:0]p_0_2_0_0_01013_lcssa1037_fu_70;
  wire [7:0]p_lcssa10541072_fu_90;
  wire [7:0]p_lcssa10561078_fu_94;
  wire [7:0]p_lcssa10571081_fu_98;
  wire [7:0]p_lcssa1066_fu_86;
  wire p_lcssa1066_fu_860;
  wire [7:0]pixbuf_y_val_V_15_fu_114;
  wire pixbuf_y_val_V_15_fu_1140;
  wire [7:0]pixbuf_y_val_V_16_fu_118;
  wire pixbuf_y_val_V_16_fu_1180;
  wire [7:0]pixbuf_y_val_V_16_load_reg_418;
  wire [7:0]pixbuf_y_val_V_17_fu_122;
  wire [7:0]pixbuf_y_val_V_17_load_reg_423;
  wire [7:0]pixbuf_y_val_V_18_fu_126;
  wire [7:0]pixbuf_y_val_V_18_load_reg_428;
  wire [7:0]pixbuf_y_val_V_1_fu_122;
  wire [0:0]\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ;
  wire [7:0]pixbuf_y_val_V_6_reg_790;
  wire [7:0]pixbuf_y_val_V_7_reg_796;
  wire [7:0]pixbuf_y_val_V_8_reg_801;
  wire [7:0]pixbuf_y_val_V_fu_110;
  wire [0:0]select_ln1632_reg_401;
  wire \select_ln1632_reg_401_reg[2]_0 ;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;
  wire \tmp_reg_786_pp0_iter1_reg_reg[0] ;
  wire tmp_reg_786_pp0_iter2_reg;
  wire tmp_reg_786_pp0_iter3_reg;
  wire [14:0]trunc_ln1597_reg_391;
  wire [3:0]\trunc_ln1597_reg_391_reg[11]_0 ;
  wire [3:0]\trunc_ln1597_reg_391_reg[7]_0 ;
  wire v_hcresampler_core_U0_ap_start;
  wire [14:0]y_4_fu_231_p2;
  wire [14:0]y_4_reg_413;
  wire \y_4_reg_413_reg[12]_i_1_n_5 ;
  wire \y_4_reg_413_reg[12]_i_1_n_6 ;
  wire \y_4_reg_413_reg[12]_i_1_n_7 ;
  wire \y_4_reg_413_reg[12]_i_1_n_8 ;
  wire \y_4_reg_413_reg[14]_i_1_n_8 ;
  wire \y_4_reg_413_reg[4]_i_1_n_5 ;
  wire \y_4_reg_413_reg[4]_i_1_n_6 ;
  wire \y_4_reg_413_reg[4]_i_1_n_7 ;
  wire \y_4_reg_413_reg[4]_i_1_n_8 ;
  wire \y_4_reg_413_reg[8]_i_1_n_5 ;
  wire \y_4_reg_413_reg[8]_i_1_n_6 ;
  wire \y_4_reg_413_reg[8]_i_1_n_7 ;
  wire \y_4_reg_413_reg[8]_i_1_n_8 ;
  wire [2:0]\y_fu_58_reg[13]_0 ;
  wire [14:0]\y_fu_58_reg[14]_0 ;
  wire [2:0]\y_fu_58_reg[7]_0 ;
  wire [3:3]\NLW_cmp361000_reg_406_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp361000_reg_406_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp361000_reg_406_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_y_4_reg_413_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_4_reg_413_reg[14]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4474)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(Q[2]),
        .I4(\ap_CS_fsm[1]_i_2_n_5 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[0]),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state7),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[2]),
        .I1(CO),
        .I2(cmp361000_reg_406),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_10 
       (.I0(\y_fu_58_reg[14]_0 [13]),
        .I1(\ap_CS_fsm_reg[6]_i_2 [11]),
        .I2(\y_fu_58_reg[14]_0 [12]),
        .I3(\ap_CS_fsm_reg[6]_i_2 [10]),
        .O(\y_fu_58_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_11 
       (.I0(\y_fu_58_reg[14]_0 [11]),
        .I1(\ap_CS_fsm_reg[6]_i_2 [9]),
        .I2(\y_fu_58_reg[14]_0 [10]),
        .I3(\ap_CS_fsm_reg[6]_i_2 [8]),
        .O(\y_fu_58_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_12 
       (.I0(\y_fu_58_reg[14]_0 [9]),
        .I1(\ap_CS_fsm_reg[6]_i_2 [7]),
        .I2(\y_fu_58_reg[14]_0 [8]),
        .I3(\ap_CS_fsm_reg[6]_i_2 [6]),
        .O(\y_fu_58_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_17 
       (.I0(\y_fu_58_reg[14]_0 [7]),
        .I1(\ap_CS_fsm_reg[6]_i_2 [5]),
        .I2(\y_fu_58_reg[14]_0 [6]),
        .I3(\ap_CS_fsm_reg[6]_i_2 [4]),
        .O(\y_fu_58_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_18 
       (.I0(\y_fu_58_reg[14]_0 [5]),
        .I1(\ap_CS_fsm_reg[6]_i_2 [3]),
        .I2(\y_fu_58_reg[14]_0 [4]),
        .I3(\ap_CS_fsm_reg[6]_i_2 [2]),
        .O(\y_fu_58_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_19 
       (.I0(\y_fu_58_reg[14]_0 [3]),
        .I1(\ap_CS_fsm_reg[6]_i_2 [1]),
        .I2(\y_fu_58_reg[14]_0 [2]),
        .I3(\ap_CS_fsm_reg[6]_i_2 [0]),
        .O(\y_fu_58_reg[7]_0 [0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp361000_reg_406[0]_i_1 
       (.I0(cmp361000_fu_214_p2),
        .I1(Q[1]),
        .I2(cmp361000_reg_406),
        .O(\cmp361000_reg_406[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_406[0]_i_10 
       (.I0(trunc_ln1597_reg_391[1]),
        .I1(trunc_ln1597_reg_391[0]),
        .O(\cmp361000_reg_406[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_406[0]_i_11 
       (.I0(trunc_ln1597_reg_391[9]),
        .I1(trunc_ln1597_reg_391[8]),
        .O(\cmp361000_reg_406[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_406[0]_i_12 
       (.I0(trunc_ln1597_reg_391[6]),
        .I1(trunc_ln1597_reg_391[7]),
        .O(\cmp361000_reg_406[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_406[0]_i_13 
       (.I0(trunc_ln1597_reg_391[4]),
        .I1(trunc_ln1597_reg_391[5]),
        .O(\cmp361000_reg_406[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_406[0]_i_14 
       (.I0(trunc_ln1597_reg_391[3]),
        .I1(trunc_ln1597_reg_391[2]),
        .O(\cmp361000_reg_406[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_406[0]_i_15 
       (.I0(trunc_ln1597_reg_391[8]),
        .I1(trunc_ln1597_reg_391[9]),
        .O(\cmp361000_reg_406[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_406[0]_i_16 
       (.I0(trunc_ln1597_reg_391[7]),
        .I1(trunc_ln1597_reg_391[6]),
        .O(\cmp361000_reg_406[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_406[0]_i_17 
       (.I0(trunc_ln1597_reg_391[5]),
        .I1(trunc_ln1597_reg_391[4]),
        .O(\cmp361000_reg_406[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_406[0]_i_18 
       (.I0(trunc_ln1597_reg_391[2]),
        .I1(trunc_ln1597_reg_391[3]),
        .O(\cmp361000_reg_406[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp361000_reg_406[0]_i_4 
       (.I0(trunc_ln1597_reg_391[14]),
        .I1(loopWidth_reg_386),
        .O(\cmp361000_reg_406[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_406[0]_i_5 
       (.I0(trunc_ln1597_reg_391[12]),
        .I1(trunc_ln1597_reg_391[13]),
        .O(\cmp361000_reg_406[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_406[0]_i_6 
       (.I0(trunc_ln1597_reg_391[10]),
        .I1(trunc_ln1597_reg_391[11]),
        .O(\cmp361000_reg_406[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_406[0]_i_7 
       (.I0(trunc_ln1597_reg_391[14]),
        .I1(loopWidth_reg_386),
        .O(\cmp361000_reg_406[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_406[0]_i_8 
       (.I0(trunc_ln1597_reg_391[13]),
        .I1(trunc_ln1597_reg_391[12]),
        .O(\cmp361000_reg_406[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_406[0]_i_9 
       (.I0(trunc_ln1597_reg_391[11]),
        .I1(trunc_ln1597_reg_391[10]),
        .O(\cmp361000_reg_406[0]_i_9_n_5 ));
  FDRE \cmp361000_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp361000_reg_406[0]_i_1_n_5 ),
        .Q(cmp361000_reg_406),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp361000_reg_406_reg[0]_i_2 
       (.CI(\cmp361000_reg_406_reg[0]_i_3_n_5 ),
        .CO({\NLW_cmp361000_reg_406_reg[0]_i_2_CO_UNCONNECTED [3],cmp361000_fu_214_p2,\cmp361000_reg_406_reg[0]_i_2_n_7 ,\cmp361000_reg_406_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp361000_reg_406[0]_i_4_n_5 ,\cmp361000_reg_406[0]_i_5_n_5 ,\cmp361000_reg_406[0]_i_6_n_5 }),
        .O(\NLW_cmp361000_reg_406_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp361000_reg_406[0]_i_7_n_5 ,\cmp361000_reg_406[0]_i_8_n_5 ,\cmp361000_reg_406[0]_i_9_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp361000_reg_406_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\cmp361000_reg_406_reg[0]_i_3_n_5 ,\cmp361000_reg_406_reg[0]_i_3_n_6 ,\cmp361000_reg_406_reg[0]_i_3_n_7 ,\cmp361000_reg_406_reg[0]_i_3_n_8 }),
        .CYINIT(\cmp361000_reg_406[0]_i_10_n_5 ),
        .DI({\cmp361000_reg_406[0]_i_11_n_5 ,\cmp361000_reg_406[0]_i_12_n_5 ,\cmp361000_reg_406[0]_i_13_n_5 ,\cmp361000_reg_406[0]_i_14_n_5 }),
        .O(\NLW_cmp361000_reg_406_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp361000_reg_406[0]_i_15_n_5 ,\cmp361000_reg_406[0]_i_16_n_5 ,\cmp361000_reg_406[0]_i_17_n_5 ,\cmp361000_reg_406[0]_i_18_n_5 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152
       (.CO(CO),
        .D(ap_NS_fsm[6:5]),
        .E(p_lcssa1066_fu_860),
        .\PixArray_val_V_21_053_fu_148_reg[7] (p_0_0_0_0_05191009_lcssa1031_fu_62),
        .\PixArray_val_V_23_055_fu_156_reg[7] (p_0_2_0_0_01013_lcssa1037_fu_70),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (pixbuf_y_val_V_15_fu_1140),
        .\ap_CS_fsm_reg[5]_0 (pixbuf_y_val_V_16_fu_1180),
        .\ap_CS_fsm_reg[5]_1 (E),
        .\ap_CS_fsm_reg[6] ({ap_CS_fsm_state6,ap_CS_fsm_state5,Q[2]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst_n(ap_rst_n),
        .bPassThruHcr1_channel_dout(bPassThruHcr1_channel_dout),
        .cmp361000_reg_406(cmp361000_reg_406),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_n_111),
        .hscale_core_polyphase_U0_stream_upsampled_read(hscale_core_polyphase_U0_stream_upsampled_read),
        .\icmp_ln1636_reg_762_reg[0]_0 (ap_block_pp0_stage0_01001),
        .icmp_ln1643_fu_283_p2_carry__0_0(icmp_ln1643_fu_283_p2_carry__0),
        .in(in),
        .internal_empty_n_reg(internal_empty_n_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .out(out[15:0]),
        .\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o),
        .\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o),
        .\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o),
        .\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o),
        .\p_lcssa10541072_fu_90_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o),
        .\p_lcssa10541072_fu_90_reg[7]_0 (p_lcssa10541072_fu_90),
        .\p_lcssa10541072_fu_90_reg[7]_1 (p_lcssa10571081_fu_98),
        .\p_lcssa10541072_fu_90_reg[7]_2 (p_0_1_0_0_01021_lcssa1046_fu_82),
        .\p_lcssa10561078_fu_94_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o),
        .\p_lcssa10561078_fu_94_reg[7]_0 (p_0_0_0_0_0511_21058_lcssa1084_fu_102),
        .\p_lcssa10571081_fu_98_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o),
        .\p_lcssa10571081_fu_98_reg[7]_0 (p_0_0_0_0_0_21061_lcssa1087_fu_106),
        .\p_lcssa1066_fu_86_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o),
        .\p_lcssa1066_fu_86_reg[7]_0 (p_lcssa1066_fu_86),
        .\p_lcssa1066_fu_86_reg[7]_1 (p_lcssa10561078_fu_94),
        .\p_lcssa1066_fu_86_reg[7]_2 (p_0_1_0_0_01017_lcssa1043_fu_78),
        .\pixbuf_y_val_V_1_fu_122_reg[7]_0 (pixbuf_y_val_V_1_fu_122),
        .\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 (\pixbuf_y_val_V_21_out_load_reg_838_reg[0] ),
        .\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 (pixbuf_y_val_V_15_fu_114),
        .\pixbuf_y_val_V_2_fu_126_reg[7]_0 (pixbuf_y_val_V_fu_110),
        .\pixbuf_y_val_V_3_fu_130_reg[7]_0 (pixbuf_y_val_V_16_load_reg_418),
        .\pixbuf_y_val_V_4_fu_134_reg[7]_0 (pixbuf_y_val_V_17_load_reg_423),
        .\pixbuf_y_val_V_5_fu_138_reg[7]_0 (pixbuf_y_val_V_18_load_reg_428),
        .\pixbuf_y_val_V_6_reg_790_reg[7]_0 (pixbuf_y_val_V_6_reg_790),
        .\pixbuf_y_val_V_7_reg_796_reg[7]_0 (pixbuf_y_val_V_7_reg_796),
        .\pixbuf_y_val_V_8_reg_801_reg[7]_0 (pixbuf_y_val_V_8_reg_801),
        .select_ln1632_reg_401(select_ln1632_reg_401),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .stream_upsampled_full_n(stream_upsampled_full_n),
        .\tmp_reg_786_pp0_iter1_reg_reg[0]_0 (\tmp_reg_786_pp0_iter1_reg_reg[0] ),
        .tmp_reg_786_pp0_iter2_reg(tmp_reg_786_pp0_iter2_reg),
        .tmp_reg_786_pp0_iter3_reg(tmp_reg_786_pp0_iter3_reg),
        .trunc_ln1597_reg_391(trunc_ln1597_reg_391));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_n_111),
        .Q(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .R(SS));
  FDRE \loopWidth_reg_386_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_386_reg[15]_0 [3]),
        .Q(loopWidth_reg_386),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o[0]),
        .Q(p_0_0_0_0_0511_21058_lcssa1084_fu_102[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o[1]),
        .Q(p_0_0_0_0_0511_21058_lcssa1084_fu_102[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o[2]),
        .Q(p_0_0_0_0_0511_21058_lcssa1084_fu_102[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o[3]),
        .Q(p_0_0_0_0_0511_21058_lcssa1084_fu_102[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o[4]),
        .Q(p_0_0_0_0_0511_21058_lcssa1084_fu_102[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o[5]),
        .Q(p_0_0_0_0_0511_21058_lcssa1084_fu_102[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o[6]),
        .Q(p_0_0_0_0_0511_21058_lcssa1084_fu_102[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o[7]),
        .Q(p_0_0_0_0_0511_21058_lcssa1084_fu_102[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_62[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_62[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_62[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_62[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_62[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_62[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_62[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_62[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_05191015_lcssa1040_fu_74[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(cmp361000_reg_406),
        .O(p_0_0_0_0_05191015_lcssa1040_fu_740));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05191015_lcssa1040_fu_740),
        .D(pixbuf_y_val_V_1_fu_122[0]),
        .Q(pixbuf_y_val_V_fu_110[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05191015_lcssa1040_fu_740),
        .D(pixbuf_y_val_V_1_fu_122[1]),
        .Q(pixbuf_y_val_V_fu_110[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05191015_lcssa1040_fu_740),
        .D(pixbuf_y_val_V_1_fu_122[2]),
        .Q(pixbuf_y_val_V_fu_110[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05191015_lcssa1040_fu_740),
        .D(pixbuf_y_val_V_1_fu_122[3]),
        .Q(pixbuf_y_val_V_fu_110[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05191015_lcssa1040_fu_740),
        .D(pixbuf_y_val_V_1_fu_122[4]),
        .Q(pixbuf_y_val_V_fu_110[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05191015_lcssa1040_fu_740),
        .D(pixbuf_y_val_V_1_fu_122[5]),
        .Q(pixbuf_y_val_V_fu_110[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05191015_lcssa1040_fu_740),
        .D(pixbuf_y_val_V_1_fu_122[6]),
        .Q(pixbuf_y_val_V_fu_110[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_05191015_lcssa1040_fu_740),
        .D(pixbuf_y_val_V_1_fu_122[7]),
        .Q(pixbuf_y_val_V_fu_110[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o[0]),
        .Q(p_0_0_0_0_0_21061_lcssa1087_fu_106[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o[1]),
        .Q(p_0_0_0_0_0_21061_lcssa1087_fu_106[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o[2]),
        .Q(p_0_0_0_0_0_21061_lcssa1087_fu_106[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o[3]),
        .Q(p_0_0_0_0_0_21061_lcssa1087_fu_106[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o[4]),
        .Q(p_0_0_0_0_0_21061_lcssa1087_fu_106[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o[5]),
        .Q(p_0_0_0_0_0_21061_lcssa1087_fu_106[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o[6]),
        .Q(p_0_0_0_0_0_21061_lcssa1087_fu_106[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o[7]),
        .Q(p_0_0_0_0_0_21061_lcssa1087_fu_106[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_66[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01017_lcssa1043_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o[0]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_78[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01017_lcssa1043_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o[1]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_78[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01017_lcssa1043_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o[2]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_78[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01017_lcssa1043_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o[3]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_78[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01017_lcssa1043_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o[4]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_78[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01017_lcssa1043_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o[5]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_78[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01017_lcssa1043_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o[6]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_78[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o[7]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_78[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01021_lcssa1046_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o[0]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_82[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01021_lcssa1046_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o[1]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_82[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01021_lcssa1046_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o[2]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_82[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01021_lcssa1046_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o[3]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_82[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01021_lcssa1046_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o[4]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_82[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01021_lcssa1046_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o[5]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_82[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01021_lcssa1046_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o[6]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_82[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o[7]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_82[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_70[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_70[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_70[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_70[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_70[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_70[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_70[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_70[7]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o[0]),
        .Q(p_lcssa10541072_fu_90[0]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o[1]),
        .Q(p_lcssa10541072_fu_90[1]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o[2]),
        .Q(p_lcssa10541072_fu_90[2]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o[3]),
        .Q(p_lcssa10541072_fu_90[3]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o[4]),
        .Q(p_lcssa10541072_fu_90[4]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o[5]),
        .Q(p_lcssa10541072_fu_90[5]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o[6]),
        .Q(p_lcssa10541072_fu_90[6]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o[7]),
        .Q(p_lcssa10541072_fu_90[7]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o[0]),
        .Q(p_lcssa10561078_fu_94[0]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o[1]),
        .Q(p_lcssa10561078_fu_94[1]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o[2]),
        .Q(p_lcssa10561078_fu_94[2]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o[3]),
        .Q(p_lcssa10561078_fu_94[3]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o[4]),
        .Q(p_lcssa10561078_fu_94[4]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o[5]),
        .Q(p_lcssa10561078_fu_94[5]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o[6]),
        .Q(p_lcssa10561078_fu_94[6]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o[7]),
        .Q(p_lcssa10561078_fu_94[7]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o[0]),
        .Q(p_lcssa10571081_fu_98[0]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o[1]),
        .Q(p_lcssa10571081_fu_98[1]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o[2]),
        .Q(p_lcssa10571081_fu_98[2]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o[3]),
        .Q(p_lcssa10571081_fu_98[3]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o[4]),
        .Q(p_lcssa10571081_fu_98[4]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o[5]),
        .Q(p_lcssa10571081_fu_98[5]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o[6]),
        .Q(p_lcssa10571081_fu_98[6]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o[7]),
        .Q(p_lcssa10571081_fu_98[7]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o[0]),
        .Q(p_lcssa1066_fu_86[0]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o[1]),
        .Q(p_lcssa1066_fu_86[1]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o[2]),
        .Q(p_lcssa1066_fu_86[2]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o[3]),
        .Q(p_lcssa1066_fu_86[3]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o[4]),
        .Q(p_lcssa1066_fu_86[4]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o[5]),
        .Q(p_lcssa1066_fu_86[5]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o[6]),
        .Q(p_lcssa1066_fu_86[6]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa1066_fu_860),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o[7]),
        .Q(p_lcssa1066_fu_86[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1140),
        .D(pixbuf_y_val_V_6_reg_790[0]),
        .Q(pixbuf_y_val_V_15_fu_114[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1140),
        .D(pixbuf_y_val_V_6_reg_790[1]),
        .Q(pixbuf_y_val_V_15_fu_114[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1140),
        .D(pixbuf_y_val_V_6_reg_790[2]),
        .Q(pixbuf_y_val_V_15_fu_114[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1140),
        .D(pixbuf_y_val_V_6_reg_790[3]),
        .Q(pixbuf_y_val_V_15_fu_114[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1140),
        .D(pixbuf_y_val_V_6_reg_790[4]),
        .Q(pixbuf_y_val_V_15_fu_114[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1140),
        .D(pixbuf_y_val_V_6_reg_790[5]),
        .Q(pixbuf_y_val_V_15_fu_114[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1140),
        .D(pixbuf_y_val_V_6_reg_790[6]),
        .Q(pixbuf_y_val_V_15_fu_114[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_15_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_15_fu_1140),
        .D(pixbuf_y_val_V_6_reg_790[7]),
        .Q(pixbuf_y_val_V_15_fu_114[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_6_reg_790[0]),
        .Q(pixbuf_y_val_V_16_fu_118[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_6_reg_790[1]),
        .Q(pixbuf_y_val_V_16_fu_118[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_6_reg_790[2]),
        .Q(pixbuf_y_val_V_16_fu_118[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_6_reg_790[3]),
        .Q(pixbuf_y_val_V_16_fu_118[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_6_reg_790[4]),
        .Q(pixbuf_y_val_V_16_fu_118[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_6_reg_790[5]),
        .Q(pixbuf_y_val_V_16_fu_118[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_6_reg_790[6]),
        .Q(pixbuf_y_val_V_16_fu_118[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_6_reg_790[7]),
        .Q(pixbuf_y_val_V_16_fu_118[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_16_fu_118[0]),
        .Q(pixbuf_y_val_V_16_load_reg_418[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_16_fu_118[1]),
        .Q(pixbuf_y_val_V_16_load_reg_418[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_16_fu_118[2]),
        .Q(pixbuf_y_val_V_16_load_reg_418[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_16_fu_118[3]),
        .Q(pixbuf_y_val_V_16_load_reg_418[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_16_fu_118[4]),
        .Q(pixbuf_y_val_V_16_load_reg_418[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_16_fu_118[5]),
        .Q(pixbuf_y_val_V_16_load_reg_418[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_16_fu_118[6]),
        .Q(pixbuf_y_val_V_16_load_reg_418[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_16_load_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_16_fu_118[7]),
        .Q(pixbuf_y_val_V_16_load_reg_418[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_7_reg_796[0]),
        .Q(pixbuf_y_val_V_17_fu_122[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_7_reg_796[1]),
        .Q(pixbuf_y_val_V_17_fu_122[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_7_reg_796[2]),
        .Q(pixbuf_y_val_V_17_fu_122[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_7_reg_796[3]),
        .Q(pixbuf_y_val_V_17_fu_122[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_7_reg_796[4]),
        .Q(pixbuf_y_val_V_17_fu_122[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_7_reg_796[5]),
        .Q(pixbuf_y_val_V_17_fu_122[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_7_reg_796[6]),
        .Q(pixbuf_y_val_V_17_fu_122[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_7_reg_796[7]),
        .Q(pixbuf_y_val_V_17_fu_122[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_17_fu_122[0]),
        .Q(pixbuf_y_val_V_17_load_reg_423[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_17_fu_122[1]),
        .Q(pixbuf_y_val_V_17_load_reg_423[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_17_fu_122[2]),
        .Q(pixbuf_y_val_V_17_load_reg_423[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_17_fu_122[3]),
        .Q(pixbuf_y_val_V_17_load_reg_423[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_423_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_17_fu_122[4]),
        .Q(pixbuf_y_val_V_17_load_reg_423[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_423_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_17_fu_122[5]),
        .Q(pixbuf_y_val_V_17_load_reg_423[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_423_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_17_fu_122[6]),
        .Q(pixbuf_y_val_V_17_load_reg_423[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_17_load_reg_423_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_17_fu_122[7]),
        .Q(pixbuf_y_val_V_17_load_reg_423[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_8_reg_801[0]),
        .Q(pixbuf_y_val_V_18_fu_126[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_8_reg_801[1]),
        .Q(pixbuf_y_val_V_18_fu_126[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_8_reg_801[2]),
        .Q(pixbuf_y_val_V_18_fu_126[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_8_reg_801[3]),
        .Q(pixbuf_y_val_V_18_fu_126[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_8_reg_801[4]),
        .Q(pixbuf_y_val_V_18_fu_126[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_8_reg_801[5]),
        .Q(pixbuf_y_val_V_18_fu_126[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_8_reg_801[6]),
        .Q(pixbuf_y_val_V_18_fu_126[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_16_fu_1180),
        .D(pixbuf_y_val_V_8_reg_801[7]),
        .Q(pixbuf_y_val_V_18_fu_126[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_18_fu_126[0]),
        .Q(pixbuf_y_val_V_18_load_reg_428[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_18_fu_126[1]),
        .Q(pixbuf_y_val_V_18_load_reg_428[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_18_fu_126[2]),
        .Q(pixbuf_y_val_V_18_load_reg_428[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_18_fu_126[3]),
        .Q(pixbuf_y_val_V_18_load_reg_428[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_18_fu_126[4]),
        .Q(pixbuf_y_val_V_18_load_reg_428[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_18_fu_126[5]),
        .Q(pixbuf_y_val_V_18_load_reg_428[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_18_fu_126[6]),
        .Q(pixbuf_y_val_V_18_load_reg_428[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_18_load_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_18_fu_126[7]),
        .Q(pixbuf_y_val_V_18_load_reg_428[7]),
        .R(1'b0));
  FDRE \select_ln1632_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln1632_reg_401_reg[2]_0 ),
        .Q(select_ln1632_reg_401),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(O[0]),
        .Q(trunc_ln1597_reg_391[0]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_391_reg[11]_0 [2]),
        .Q(trunc_ln1597_reg_391[10]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_391_reg[11]_0 [3]),
        .Q(trunc_ln1597_reg_391[11]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_386_reg[15]_0 [0]),
        .Q(trunc_ln1597_reg_391[12]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_386_reg[15]_0 [1]),
        .Q(trunc_ln1597_reg_391[13]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_386_reg[15]_0 [2]),
        .Q(trunc_ln1597_reg_391[14]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(O[1]),
        .Q(trunc_ln1597_reg_391[1]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(O[2]),
        .Q(trunc_ln1597_reg_391[2]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(O[3]),
        .Q(trunc_ln1597_reg_391[3]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_391_reg[7]_0 [0]),
        .Q(trunc_ln1597_reg_391[4]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_391_reg[7]_0 [1]),
        .Q(trunc_ln1597_reg_391[5]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_391_reg[7]_0 [2]),
        .Q(trunc_ln1597_reg_391[6]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_391_reg[7]_0 [3]),
        .Q(trunc_ln1597_reg_391[7]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_391_reg[11]_0 [0]),
        .Q(trunc_ln1597_reg_391[8]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_391_reg[11]_0 [1]),
        .Q(trunc_ln1597_reg_391[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_4_reg_413[0]_i_1 
       (.I0(\y_fu_58_reg[14]_0 [0]),
        .O(y_4_fu_231_p2[0]));
  FDRE \y_4_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[0]),
        .Q(y_4_reg_413[0]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[10]),
        .Q(y_4_reg_413[10]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[11]),
        .Q(y_4_reg_413[11]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[12]),
        .Q(y_4_reg_413[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_4_reg_413_reg[12]_i_1 
       (.CI(\y_4_reg_413_reg[8]_i_1_n_5 ),
        .CO({\y_4_reg_413_reg[12]_i_1_n_5 ,\y_4_reg_413_reg[12]_i_1_n_6 ,\y_4_reg_413_reg[12]_i_1_n_7 ,\y_4_reg_413_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_4_fu_231_p2[12:9]),
        .S(\y_fu_58_reg[14]_0 [12:9]));
  FDRE \y_4_reg_413_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[13]),
        .Q(y_4_reg_413[13]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[14]),
        .Q(y_4_reg_413[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_4_reg_413_reg[14]_i_1 
       (.CI(\y_4_reg_413_reg[12]_i_1_n_5 ),
        .CO({\NLW_y_4_reg_413_reg[14]_i_1_CO_UNCONNECTED [3:1],\y_4_reg_413_reg[14]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_4_reg_413_reg[14]_i_1_O_UNCONNECTED [3:2],y_4_fu_231_p2[14:13]}),
        .S({1'b0,1'b0,\y_fu_58_reg[14]_0 [14:13]}));
  FDRE \y_4_reg_413_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[1]),
        .Q(y_4_reg_413[1]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[2]),
        .Q(y_4_reg_413[2]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[3]),
        .Q(y_4_reg_413[3]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[4]),
        .Q(y_4_reg_413[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_4_reg_413_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\y_4_reg_413_reg[4]_i_1_n_5 ,\y_4_reg_413_reg[4]_i_1_n_6 ,\y_4_reg_413_reg[4]_i_1_n_7 ,\y_4_reg_413_reg[4]_i_1_n_8 }),
        .CYINIT(\y_fu_58_reg[14]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_4_fu_231_p2[4:1]),
        .S(\y_fu_58_reg[14]_0 [4:1]));
  FDRE \y_4_reg_413_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[5]),
        .Q(y_4_reg_413[5]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[6]),
        .Q(y_4_reg_413[6]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[7]),
        .Q(y_4_reg_413[7]),
        .R(1'b0));
  FDRE \y_4_reg_413_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[8]),
        .Q(y_4_reg_413[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_4_reg_413_reg[8]_i_1 
       (.CI(\y_4_reg_413_reg[4]_i_1_n_5 ),
        .CO({\y_4_reg_413_reg[8]_i_1_n_5 ,\y_4_reg_413_reg[8]_i_1_n_6 ,\y_4_reg_413_reg[8]_i_1_n_7 ,\y_4_reg_413_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_4_fu_231_p2[8:5]),
        .S(\y_fu_58_reg[14]_0 [8:5]));
  FDRE \y_4_reg_413_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(y_4_fu_231_p2[9]),
        .Q(y_4_reg_413[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_58[14]_i_1 
       (.I0(Q[0]),
        .I1(v_hcresampler_core_U0_ap_start),
        .O(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[0]),
        .Q(\y_fu_58_reg[14]_0 [0]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[10]),
        .Q(\y_fu_58_reg[14]_0 [10]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[11]),
        .Q(\y_fu_58_reg[14]_0 [11]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[12]),
        .Q(\y_fu_58_reg[14]_0 [12]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[13]),
        .Q(\y_fu_58_reg[14]_0 [13]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[14]),
        .Q(\y_fu_58_reg[14]_0 [14]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[1]),
        .Q(\y_fu_58_reg[14]_0 [1]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[2]),
        .Q(\y_fu_58_reg[14]_0 [2]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[3]),
        .Q(\y_fu_58_reg[14]_0 [3]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[4]),
        .Q(\y_fu_58_reg[14]_0 [4]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[5]),
        .Q(\y_fu_58_reg[14]_0 [5]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[6]),
        .Q(\y_fu_58_reg[14]_0 [6]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[7]),
        .Q(\y_fu_58_reg[14]_0 [7]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[8]),
        .Q(\y_fu_58_reg[14]_0 [8]),
        .R(ap_NS_fsm11_out));
  FDRE \y_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_4_reg_413[9]),
        .Q(\y_fu_58_reg[14]_0 [9]),
        .R(ap_NS_fsm11_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1
   (start_once_reg,
    in,
    Q,
    v_hcresampler_core_1_U0_stream_scaled_read,
    v_hcresampler_core_1_U0_ap_ready,
    \y_fu_60_reg[14]_0 ,
    \y_fu_60_reg[7]_0 ,
    \y_fu_60_reg[13]_0 ,
    mOutPtr110_out,
    shiftReg_ce,
    \tmp_reg_925_pp0_iter1_reg_reg[0] ,
    start_once_reg_reg_0,
    ap_clk,
    \loopWidth_reg_473_reg[15]_0 ,
    \trunc_ln1597_reg_478_reg[3]_0 ,
    \trunc_ln1597_reg_478_reg[7]_0 ,
    \trunc_ln1597_reg_478_reg[11]_0 ,
    SS,
    ap_rst_n,
    bPassThruHcr2_dout,
    \ap_CS_fsm_reg[6]_0 ,
    stream_scaled_empty_n,
    stream_out_422_full_n,
    out,
    icmp_ln1643_fu_389_p2_carry__0,
    v_hcresampler_core_1_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \ap_CS_fsm_reg[6]_i_2__0 ,
    \mOutPtr_reg[4] );
  output start_once_reg;
  output [23:0]in;
  output [1:0]Q;
  output v_hcresampler_core_1_U0_stream_scaled_read;
  output v_hcresampler_core_1_U0_ap_ready;
  output [14:0]\y_fu_60_reg[14]_0 ;
  output [3:0]\y_fu_60_reg[7]_0 ;
  output [2:0]\y_fu_60_reg[13]_0 ;
  output mOutPtr110_out;
  output shiftReg_ce;
  output \tmp_reg_925_pp0_iter1_reg_reg[0] ;
  output start_once_reg_reg_0;
  input ap_clk;
  input [3:0]\loopWidth_reg_473_reg[15]_0 ;
  input [3:0]\trunc_ln1597_reg_478_reg[3]_0 ;
  input [3:0]\trunc_ln1597_reg_478_reg[7]_0 ;
  input [3:0]\trunc_ln1597_reg_478_reg[11]_0 ;
  input [0:0]SS;
  input ap_rst_n;
  input bPassThruHcr2_dout;
  input [0:0]\ap_CS_fsm_reg[6]_0 ;
  input stream_scaled_empty_n;
  input stream_out_422_full_n;
  input [23:0]out;
  input [15:0]icmp_ln1643_fu_389_p2_carry__0;
  input v_hcresampler_core_1_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [13:0]\ap_CS_fsm_reg[6]_i_2__0 ;
  input \mOutPtr_reg[4] ;

  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire [13:0]\ap_CS_fsm_reg[6]_i_2__0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_rst_n;
  wire bPassThruHcr2_dout;
  wire cmp361000_fu_237_p2;
  wire cmp361000_reg_498;
  wire \cmp361000_reg_498[0]_i_10_n_5 ;
  wire \cmp361000_reg_498[0]_i_11_n_5 ;
  wire \cmp361000_reg_498[0]_i_12_n_5 ;
  wire \cmp361000_reg_498[0]_i_13_n_5 ;
  wire \cmp361000_reg_498[0]_i_14_n_5 ;
  wire \cmp361000_reg_498[0]_i_15_n_5 ;
  wire \cmp361000_reg_498[0]_i_16_n_5 ;
  wire \cmp361000_reg_498[0]_i_17_n_5 ;
  wire \cmp361000_reg_498[0]_i_18_n_5 ;
  wire \cmp361000_reg_498[0]_i_19_n_5 ;
  wire \cmp361000_reg_498[0]_i_1_n_5 ;
  wire \cmp361000_reg_498[0]_i_4_n_5 ;
  wire \cmp361000_reg_498[0]_i_5_n_5 ;
  wire \cmp361000_reg_498[0]_i_6_n_5 ;
  wire \cmp361000_reg_498[0]_i_7_n_5 ;
  wire \cmp361000_reg_498[0]_i_8_n_5 ;
  wire \cmp361000_reg_498[0]_i_9_n_5 ;
  wire \cmp361000_reg_498_reg[0]_i_2_n_6 ;
  wire \cmp361000_reg_498_reg[0]_i_2_n_7 ;
  wire \cmp361000_reg_498_reg[0]_i_2_n_8 ;
  wire \cmp361000_reg_498_reg[0]_i_3_n_5 ;
  wire \cmp361000_reg_498_reg[0]_i_3_n_6 ;
  wire \cmp361000_reg_498_reg[0]_i_3_n_7 ;
  wire \cmp361000_reg_498_reg[0]_i_3_n_8 ;
  wire [7:0]filt_res1_fu_64;
  wire filt_res1_fu_640;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_n_108;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o;
  wire [7:0]grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o;
  wire [15:0]icmp_ln1643_fu_389_p2_carry__0;
  wire [23:0]in;
  wire [15:15]loopWidth_reg_473;
  wire [3:0]\loopWidth_reg_473_reg[15]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire not_read16_reg_493;
  wire \not_read16_reg_493[0]_i_1_n_5 ;
  wire [23:0]out;
  wire p_0_0_0_0_0511_21058_lcssa1084_fu_1080;
  wire [7:0]p_0_0_0_0_0511_21060_fu_144;
  wire [7:0]p_0_0_0_0_05191009_lcssa1031_fu_68;
  wire [7:0]p_0_0_0_0_0_21063_fu_148;
  wire [7:0]p_0_1_0_0_01011_lcssa1034_fu_72;
  wire [7:0]p_0_1_0_0_01017_lcssa1043_fu_84;
  wire [7:0]p_0_1_0_0_01021_lcssa1046_fu_88;
  wire [7:0]p_0_2_0_0_01013_lcssa1037_fu_76;
  wire [7:0]p_lcssa10541072_fu_96;
  wire [7:0]p_lcssa10561078_fu_100;
  wire p_lcssa10561078_fu_1000;
  wire [7:0]p_lcssa10571081_fu_104;
  wire [7:0]p_lcssa1066_fu_92;
  wire [7:0]pixbuf_y_val_V_11_reg_929;
  wire [7:0]pixbuf_y_val_V_12_reg_936;
  wire [7:0]pixbuf_y_val_V_13_reg_942;
  wire [7:0]pixbuf_y_val_V_1_fu_120;
  wire pixbuf_y_val_V_1_fu_1200;
  wire [7:0]pixbuf_y_val_V_2_fu_124;
  wire [7:0]pixbuf_y_val_V_2_load_reg_510;
  wire [7:0]pixbuf_y_val_V_3_fu_128;
  wire [7:0]pixbuf_y_val_V_3_load_reg_515;
  wire [7:0]pixbuf_y_val_V_4_fu_132;
  wire pixbuf_y_val_V_4_fu_1320;
  wire [7:0]pixbuf_y_val_V_4_load_reg_520;
  wire [7:0]pixbuf_y_val_V_5_fu_152;
  wire [7:0]pixbuf_y_val_V_fu_116;
  wire \select_ln1632_reg_488[1]_i_1_n_5 ;
  wire \select_ln1632_reg_488_reg_n_5_[1] ;
  wire shiftReg_ce;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_5;
  wire start_once_reg_reg_0;
  wire stream_out_422_full_n;
  wire stream_scaled_empty_n;
  wire \tmp_reg_925_pp0_iter1_reg_reg[0] ;
  wire [14:0]trunc_ln1597_reg_478;
  wire [3:0]\trunc_ln1597_reg_478_reg[11]_0 ;
  wire [3:0]\trunc_ln1597_reg_478_reg[3]_0 ;
  wire [3:0]\trunc_ln1597_reg_478_reg[7]_0 ;
  wire v_hcresampler_core_1_U0_ap_ready;
  wire v_hcresampler_core_1_U0_ap_start;
  wire v_hcresampler_core_1_U0_stream_scaled_read;
  wire [14:0]y_2_fu_254_p2;
  wire [14:0]y_2_reg_505;
  wire \y_2_reg_505_reg[12]_i_1_n_5 ;
  wire \y_2_reg_505_reg[12]_i_1_n_6 ;
  wire \y_2_reg_505_reg[12]_i_1_n_7 ;
  wire \y_2_reg_505_reg[12]_i_1_n_8 ;
  wire \y_2_reg_505_reg[14]_i_1_n_8 ;
  wire \y_2_reg_505_reg[4]_i_1_n_5 ;
  wire \y_2_reg_505_reg[4]_i_1_n_6 ;
  wire \y_2_reg_505_reg[4]_i_1_n_7 ;
  wire \y_2_reg_505_reg[4]_i_1_n_8 ;
  wire \y_2_reg_505_reg[8]_i_1_n_5 ;
  wire \y_2_reg_505_reg[8]_i_1_n_6 ;
  wire \y_2_reg_505_reg[8]_i_1_n_7 ;
  wire \y_2_reg_505_reg[8]_i_1_n_8 ;
  wire [2:0]\y_fu_60_reg[13]_0 ;
  wire [14:0]\y_fu_60_reg[14]_0 ;
  wire [3:0]\y_fu_60_reg[7]_0 ;
  wire [3:0]\NLW_cmp361000_reg_498_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp361000_reg_498_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_y_2_reg_505_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_2_reg_505_reg[14]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0F0F0FFF22222222)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(v_hcresampler_core_1_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_NS_fsm16_out),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(ap_NS_fsm[3]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(cmp361000_reg_498),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_10__0 
       (.I0(\y_fu_60_reg[14]_0 [13]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0 [13]),
        .I2(\y_fu_60_reg[14]_0 [12]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0 [12]),
        .O(\y_fu_60_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_11__0 
       (.I0(\y_fu_60_reg[14]_0 [11]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0 [11]),
        .I2(\y_fu_60_reg[14]_0 [10]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0 [10]),
        .O(\y_fu_60_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_12__0 
       (.I0(\y_fu_60_reg[14]_0 [9]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0 [9]),
        .I2(\y_fu_60_reg[14]_0 [8]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0 [8]),
        .O(\y_fu_60_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_17__0 
       (.I0(\y_fu_60_reg[14]_0 [7]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0 [7]),
        .I2(\y_fu_60_reg[14]_0 [6]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0 [6]),
        .O(\y_fu_60_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_18__0 
       (.I0(\y_fu_60_reg[14]_0 [5]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0 [5]),
        .I2(\y_fu_60_reg[14]_0 [4]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0 [4]),
        .O(\y_fu_60_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_19__0 
       (.I0(\y_fu_60_reg[14]_0 [3]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0 [3]),
        .I2(\y_fu_60_reg[14]_0 [2]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0 [2]),
        .O(\y_fu_60_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_20__0 
       (.I0(\y_fu_60_reg[14]_0 [1]),
        .I1(\ap_CS_fsm_reg[6]_i_2__0 [1]),
        .I2(\y_fu_60_reg[14]_0 [0]),
        .I3(\ap_CS_fsm_reg[6]_i_2__0 [0]),
        .O(\y_fu_60_reg[7]_0 [0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp361000_reg_498[0]_i_1 
       (.I0(cmp361000_fu_237_p2),
        .I1(ap_CS_fsm_state3),
        .I2(cmp361000_reg_498),
        .O(\cmp361000_reg_498[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_498[0]_i_10 
       (.I0(trunc_ln1597_reg_478[10]),
        .I1(trunc_ln1597_reg_478[11]),
        .O(\cmp361000_reg_498[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_498[0]_i_11 
       (.I0(trunc_ln1597_reg_478[8]),
        .I1(trunc_ln1597_reg_478[9]),
        .O(\cmp361000_reg_498[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_498[0]_i_12 
       (.I0(trunc_ln1597_reg_478[7]),
        .I1(trunc_ln1597_reg_478[6]),
        .O(\cmp361000_reg_498[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_498[0]_i_13 
       (.I0(trunc_ln1597_reg_478[5]),
        .I1(trunc_ln1597_reg_478[4]),
        .O(\cmp361000_reg_498[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_498[0]_i_14 
       (.I0(trunc_ln1597_reg_478[3]),
        .I1(trunc_ln1597_reg_478[2]),
        .O(\cmp361000_reg_498[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_498[0]_i_15 
       (.I0(trunc_ln1597_reg_478[1]),
        .I1(trunc_ln1597_reg_478[0]),
        .O(\cmp361000_reg_498[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_498[0]_i_16 
       (.I0(trunc_ln1597_reg_478[6]),
        .I1(trunc_ln1597_reg_478[7]),
        .O(\cmp361000_reg_498[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_498[0]_i_17 
       (.I0(trunc_ln1597_reg_478[4]),
        .I1(trunc_ln1597_reg_478[5]),
        .O(\cmp361000_reg_498[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_498[0]_i_18 
       (.I0(trunc_ln1597_reg_478[2]),
        .I1(trunc_ln1597_reg_478[3]),
        .O(\cmp361000_reg_498[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_498[0]_i_19 
       (.I0(trunc_ln1597_reg_478[0]),
        .I1(trunc_ln1597_reg_478[1]),
        .O(\cmp361000_reg_498[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp361000_reg_498[0]_i_4 
       (.I0(trunc_ln1597_reg_478[14]),
        .I1(loopWidth_reg_473),
        .O(\cmp361000_reg_498[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_498[0]_i_5 
       (.I0(trunc_ln1597_reg_478[13]),
        .I1(trunc_ln1597_reg_478[12]),
        .O(\cmp361000_reg_498[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_498[0]_i_6 
       (.I0(trunc_ln1597_reg_478[11]),
        .I1(trunc_ln1597_reg_478[10]),
        .O(\cmp361000_reg_498[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp361000_reg_498[0]_i_7 
       (.I0(trunc_ln1597_reg_478[9]),
        .I1(trunc_ln1597_reg_478[8]),
        .O(\cmp361000_reg_498[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_498[0]_i_8 
       (.I0(trunc_ln1597_reg_478[14]),
        .I1(loopWidth_reg_473),
        .O(\cmp361000_reg_498[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp361000_reg_498[0]_i_9 
       (.I0(trunc_ln1597_reg_478[12]),
        .I1(trunc_ln1597_reg_478[13]),
        .O(\cmp361000_reg_498[0]_i_9_n_5 ));
  FDRE \cmp361000_reg_498_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp361000_reg_498[0]_i_1_n_5 ),
        .Q(cmp361000_reg_498),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp361000_reg_498_reg[0]_i_2 
       (.CI(\cmp361000_reg_498_reg[0]_i_3_n_5 ),
        .CO({cmp361000_fu_237_p2,\cmp361000_reg_498_reg[0]_i_2_n_6 ,\cmp361000_reg_498_reg[0]_i_2_n_7 ,\cmp361000_reg_498_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp361000_reg_498[0]_i_4_n_5 ,\cmp361000_reg_498[0]_i_5_n_5 ,\cmp361000_reg_498[0]_i_6_n_5 ,\cmp361000_reg_498[0]_i_7_n_5 }),
        .O(\NLW_cmp361000_reg_498_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp361000_reg_498[0]_i_8_n_5 ,\cmp361000_reg_498[0]_i_9_n_5 ,\cmp361000_reg_498[0]_i_10_n_5 ,\cmp361000_reg_498[0]_i_11_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp361000_reg_498_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\cmp361000_reg_498_reg[0]_i_3_n_5 ,\cmp361000_reg_498_reg[0]_i_3_n_6 ,\cmp361000_reg_498_reg[0]_i_3_n_7 ,\cmp361000_reg_498_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp361000_reg_498[0]_i_12_n_5 ,\cmp361000_reg_498[0]_i_13_n_5 ,\cmp361000_reg_498[0]_i_14_n_5 ,\cmp361000_reg_498[0]_i_15_n_5 }),
        .O(\NLW_cmp361000_reg_498_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp361000_reg_498[0]_i_16_n_5 ,\cmp361000_reg_498[0]_i_17_n_5 ,\cmp361000_reg_498[0]_i_18_n_5 ,\cmp361000_reg_498[0]_i_19_n_5 }));
  FDRE \filt_res1_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_fu_640),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o[0]),
        .Q(filt_res1_fu_64[0]),
        .R(1'b0));
  FDRE \filt_res1_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_fu_640),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o[1]),
        .Q(filt_res1_fu_64[1]),
        .R(1'b0));
  FDRE \filt_res1_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_fu_640),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o[2]),
        .Q(filt_res1_fu_64[2]),
        .R(1'b0));
  FDRE \filt_res1_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_fu_640),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o[3]),
        .Q(filt_res1_fu_64[3]),
        .R(1'b0));
  FDRE \filt_res1_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_fu_640),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o[4]),
        .Q(filt_res1_fu_64[4]),
        .R(1'b0));
  FDRE \filt_res1_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_fu_640),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o[5]),
        .Q(filt_res1_fu_64[5]),
        .R(1'b0));
  FDRE \filt_res1_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_fu_640),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o[6]),
        .Q(filt_res1_fu_64[6]),
        .R(1'b0));
  FDRE \filt_res1_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_fu_640),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o[7]),
        .Q(filt_res1_fu_64[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166
       (.D(ap_NS_fsm[6:5]),
        .E(filt_res1_fu_640),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68),
        .\SRL_SIG_reg[15][15]_srl16 (p_0_1_0_0_01011_lcssa1034_fu_72),
        .\SRL_SIG_reg[15][23]_srl16 (p_0_2_0_0_01013_lcssa1037_fu_76),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_n_108),
        .\ap_CS_fsm_reg[6] ({ap_CS_fsm_state6,ap_CS_fsm_state5,Q[1]}),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(v_hcresampler_core_1_U0_stream_scaled_read),
        .ap_enable_reg_pp0_iter2_reg_0(p_lcssa10561078_fu_1000),
        .ap_enable_reg_pp0_iter3_reg_0(pixbuf_y_val_V_1_fu_1200),
        .ap_rst_n(ap_rst_n),
        .bPassThruHcr2_dout(bPassThruHcr2_dout),
        .cmp361000_reg_498(cmp361000_reg_498),
        .\filt_res1_4_reg_988_reg[7]_0 (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o),
        .\filt_res1_fu_64_reg[7] (filt_res1_fu_64),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .\icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0 (pixbuf_y_val_V_4_fu_1320),
        .icmp_ln1643_fu_389_p2_carry__0_0(icmp_ln1643_fu_389_p2_carry__0),
        .in(in),
        .\lhs_V_reg_948_reg[7]_0 (p_lcssa10541072_fu_96),
        .\lhs_reg_958_reg[7]_0 (p_lcssa1066_fu_92),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .not_read16_reg_493(not_read16_reg_493),
        .\odd_col_reg_905_reg[0]_0 (\select_ln1632_reg_488_reg_n_5_[1] ),
        .out(out),
        .\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 (p_0_0_0_0_0511_21060_fu_144),
        .\p_0_0_0_0_0_21063_fu_148_reg[7]_0 (p_0_0_0_0_0_21063_fu_148),
        .\p_0_1_0_0_01020_fu_160_reg[7]_0 (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o),
        .\p_0_1_0_0_01020_fu_160_reg[7]_1 (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o),
        .\p_0_1_0_0_01020_fu_160_reg[7]_2 (p_0_1_0_0_01017_lcssa1043_fu_84),
        .\p_0_1_0_0_01024_fu_164_reg[7]_0 (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o),
        .\p_0_1_0_0_01024_fu_164_reg[7]_1 (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o),
        .\p_0_1_0_0_01024_fu_164_reg[7]_2 (p_0_1_0_0_01021_lcssa1046_fu_88),
        .\pixbuf_y_val_V_10_fu_156_reg[7]_0 (pixbuf_y_val_V_fu_116),
        .\pixbuf_y_val_V_11_reg_929_reg[7]_0 (pixbuf_y_val_V_11_reg_929),
        .\pixbuf_y_val_V_12_reg_936_reg[7]_0 (pixbuf_y_val_V_12_reg_936),
        .\pixbuf_y_val_V_13_reg_942_reg[7]_0 (pixbuf_y_val_V_13_reg_942),
        .\pixbuf_y_val_V_5_fu_152_reg[7]_0 (pixbuf_y_val_V_5_fu_152),
        .\pixbuf_y_val_V_7_fu_168_reg[7]_0 (pixbuf_y_val_V_2_load_reg_510),
        .\pixbuf_y_val_V_8_fu_172_reg[7]_0 (pixbuf_y_val_V_3_load_reg_515),
        .\pixbuf_y_val_V_9_fu_176_reg[7]_0 (pixbuf_y_val_V_4_load_reg_520),
        .\rhs_V_reg_953_reg[7]_0 (p_lcssa10571081_fu_104),
        .\rhs_reg_963_reg[7]_0 (p_lcssa10561078_fu_100),
        .shiftReg_ce(shiftReg_ce),
        .stream_out_422_full_n(stream_out_422_full_n),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .\tmp_2_reg_978_reg[7]_0 (pixbuf_y_val_V_1_fu_120),
        .\tmp_reg_925_pp0_iter1_reg_reg[0]_0 (\tmp_reg_925_pp0_iter1_reg_reg[0] ),
        .trunc_ln1597_reg_478(trunc_ln1597_reg_478));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_n_108),
        .Q(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h40)) 
    internal_full_n_i_2__3
       (.I0(start_once_reg),
        .I1(v_hcresampler_core_1_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(start_once_reg_reg_0));
  FDRE \loopWidth_reg_473_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_473_reg[15]_0 [3]),
        .Q(loopWidth_reg_473),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[2]_i_3 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .O(v_hcresampler_core_1_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \not_read16_reg_493[0]_i_1 
       (.I0(bPassThruHcr2_dout),
        .I1(ap_CS_fsm_state3),
        .I2(not_read16_reg_493),
        .O(\not_read16_reg_493[0]_i_1_n_5 ));
  FDRE \not_read16_reg_493_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\not_read16_reg_493[0]_i_1_n_5 ),
        .Q(not_read16_reg_493),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_108[7]_i_1 
       (.I0(cmp361000_reg_498),
        .I1(ap_CS_fsm_state7),
        .O(p_0_0_0_0_0511_21058_lcssa1084_fu_1080));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0511_21060_fu_144[0]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0511_21060_fu_144[1]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0511_21060_fu_144[2]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0511_21060_fu_144[3]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0511_21060_fu_144[4]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0511_21060_fu_144[5]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0511_21060_fu_144[6]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0511_21060_fu_144[7]),
        .Q(p_0_1_0_0_01017_lcssa1043_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[0]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[1]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[2]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[3]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[4]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[5]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[6]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191009_lcssa1031_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[7]),
        .Q(p_0_0_0_0_05191009_lcssa1031_fu_68[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(pixbuf_y_val_V_5_fu_152[0]),
        .Q(pixbuf_y_val_V_fu_116[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(pixbuf_y_val_V_5_fu_152[1]),
        .Q(pixbuf_y_val_V_fu_116[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(pixbuf_y_val_V_5_fu_152[2]),
        .Q(pixbuf_y_val_V_fu_116[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(pixbuf_y_val_V_5_fu_152[3]),
        .Q(pixbuf_y_val_V_fu_116[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(pixbuf_y_val_V_5_fu_152[4]),
        .Q(pixbuf_y_val_V_fu_116[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(pixbuf_y_val_V_5_fu_152[5]),
        .Q(pixbuf_y_val_V_fu_116[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(pixbuf_y_val_V_5_fu_152[6]),
        .Q(pixbuf_y_val_V_fu_116[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(pixbuf_y_val_V_5_fu_152[7]),
        .Q(pixbuf_y_val_V_fu_116[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0_21063_fu_148[0]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0_21063_fu_148[1]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0_21063_fu_148[2]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0_21063_fu_148[3]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0_21063_fu_148[4]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0_21063_fu_148[5]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0_21063_fu_148[6]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0511_21058_lcssa1084_fu_1080),
        .D(p_0_0_0_0_0_21063_fu_148[7]),
        .Q(p_0_1_0_0_01021_lcssa1046_fu_88[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[8]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_72[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[9]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_72[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[10]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_72[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[11]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_72[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[12]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_72[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[13]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_72[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[14]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_72[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01011_lcssa1034_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[15]),
        .Q(p_0_1_0_0_01011_lcssa1034_fu_72[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[16]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_76[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[17]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_76[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[18]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_76[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[19]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_76[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[20]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_76[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[21]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_76[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[22]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_76[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_01013_lcssa1037_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_1_U0_stream_scaled_read),
        .D(out[23]),
        .Q(p_0_2_0_0_01013_lcssa1037_fu_76[7]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o[0]),
        .Q(p_lcssa10541072_fu_96[0]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o[1]),
        .Q(p_lcssa10541072_fu_96[1]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o[2]),
        .Q(p_lcssa10541072_fu_96[2]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o[3]),
        .Q(p_lcssa10541072_fu_96[3]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o[4]),
        .Q(p_lcssa10541072_fu_96[4]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o[5]),
        .Q(p_lcssa10541072_fu_96[5]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o[6]),
        .Q(p_lcssa10541072_fu_96[6]),
        .R(1'b0));
  FDRE \p_lcssa10541072_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o[7]),
        .Q(p_lcssa10541072_fu_96[7]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o[0]),
        .Q(p_lcssa10561078_fu_100[0]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o[1]),
        .Q(p_lcssa10561078_fu_100[1]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o[2]),
        .Q(p_lcssa10561078_fu_100[2]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o[3]),
        .Q(p_lcssa10561078_fu_100[3]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o[4]),
        .Q(p_lcssa10561078_fu_100[4]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o[5]),
        .Q(p_lcssa10561078_fu_100[5]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o[6]),
        .Q(p_lcssa10561078_fu_100[6]),
        .R(1'b0));
  FDRE \p_lcssa10561078_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o[7]),
        .Q(p_lcssa10561078_fu_100[7]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o[0]),
        .Q(p_lcssa10571081_fu_104[0]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o[1]),
        .Q(p_lcssa10571081_fu_104[1]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o[2]),
        .Q(p_lcssa10571081_fu_104[2]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o[3]),
        .Q(p_lcssa10571081_fu_104[3]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o[4]),
        .Q(p_lcssa10571081_fu_104[4]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o[5]),
        .Q(p_lcssa10571081_fu_104[5]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o[6]),
        .Q(p_lcssa10571081_fu_104[6]),
        .R(1'b0));
  FDRE \p_lcssa10571081_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o[7]),
        .Q(p_lcssa10571081_fu_104[7]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o[0]),
        .Q(p_lcssa1066_fu_92[0]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o[1]),
        .Q(p_lcssa1066_fu_92[1]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o[2]),
        .Q(p_lcssa1066_fu_92[2]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o[3]),
        .Q(p_lcssa1066_fu_92[3]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o[4]),
        .Q(p_lcssa1066_fu_92[4]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o[5]),
        .Q(p_lcssa1066_fu_92[5]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o[6]),
        .Q(p_lcssa1066_fu_92[6]),
        .R(1'b0));
  FDRE \p_lcssa1066_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa10561078_fu_1000),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o[7]),
        .Q(p_lcssa1066_fu_92[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1200),
        .D(pixbuf_y_val_V_11_reg_929[0]),
        .Q(pixbuf_y_val_V_1_fu_120[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1200),
        .D(pixbuf_y_val_V_11_reg_929[1]),
        .Q(pixbuf_y_val_V_1_fu_120[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1200),
        .D(pixbuf_y_val_V_11_reg_929[2]),
        .Q(pixbuf_y_val_V_1_fu_120[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1200),
        .D(pixbuf_y_val_V_11_reg_929[3]),
        .Q(pixbuf_y_val_V_1_fu_120[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1200),
        .D(pixbuf_y_val_V_11_reg_929[4]),
        .Q(pixbuf_y_val_V_1_fu_120[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1200),
        .D(pixbuf_y_val_V_11_reg_929[5]),
        .Q(pixbuf_y_val_V_1_fu_120[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1200),
        .D(pixbuf_y_val_V_11_reg_929[6]),
        .Q(pixbuf_y_val_V_1_fu_120[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_1200),
        .D(pixbuf_y_val_V_11_reg_929[7]),
        .Q(pixbuf_y_val_V_1_fu_120[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_11_reg_929[0]),
        .Q(pixbuf_y_val_V_2_fu_124[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_11_reg_929[1]),
        .Q(pixbuf_y_val_V_2_fu_124[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_11_reg_929[2]),
        .Q(pixbuf_y_val_V_2_fu_124[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_11_reg_929[3]),
        .Q(pixbuf_y_val_V_2_fu_124[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_11_reg_929[4]),
        .Q(pixbuf_y_val_V_2_fu_124[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_11_reg_929[5]),
        .Q(pixbuf_y_val_V_2_fu_124[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_11_reg_929[6]),
        .Q(pixbuf_y_val_V_2_fu_124[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_11_reg_929[7]),
        .Q(pixbuf_y_val_V_2_fu_124[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_2_fu_124[0]),
        .Q(pixbuf_y_val_V_2_load_reg_510[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_2_fu_124[1]),
        .Q(pixbuf_y_val_V_2_load_reg_510[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_2_fu_124[2]),
        .Q(pixbuf_y_val_V_2_load_reg_510[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_2_fu_124[3]),
        .Q(pixbuf_y_val_V_2_load_reg_510[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_2_fu_124[4]),
        .Q(pixbuf_y_val_V_2_load_reg_510[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_2_fu_124[5]),
        .Q(pixbuf_y_val_V_2_load_reg_510[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_2_fu_124[6]),
        .Q(pixbuf_y_val_V_2_load_reg_510[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_load_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_2_fu_124[7]),
        .Q(pixbuf_y_val_V_2_load_reg_510[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_12_reg_936[0]),
        .Q(pixbuf_y_val_V_3_fu_128[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_12_reg_936[1]),
        .Q(pixbuf_y_val_V_3_fu_128[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_12_reg_936[2]),
        .Q(pixbuf_y_val_V_3_fu_128[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_12_reg_936[3]),
        .Q(pixbuf_y_val_V_3_fu_128[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_12_reg_936[4]),
        .Q(pixbuf_y_val_V_3_fu_128[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_12_reg_936[5]),
        .Q(pixbuf_y_val_V_3_fu_128[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_12_reg_936[6]),
        .Q(pixbuf_y_val_V_3_fu_128[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_12_reg_936[7]),
        .Q(pixbuf_y_val_V_3_fu_128[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_3_fu_128[0]),
        .Q(pixbuf_y_val_V_3_load_reg_515[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_515_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_3_fu_128[1]),
        .Q(pixbuf_y_val_V_3_load_reg_515[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_515_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_3_fu_128[2]),
        .Q(pixbuf_y_val_V_3_load_reg_515[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_515_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_3_fu_128[3]),
        .Q(pixbuf_y_val_V_3_load_reg_515[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_515_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_3_fu_128[4]),
        .Q(pixbuf_y_val_V_3_load_reg_515[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_515_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_3_fu_128[5]),
        .Q(pixbuf_y_val_V_3_load_reg_515[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_515_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_3_fu_128[6]),
        .Q(pixbuf_y_val_V_3_load_reg_515[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_load_reg_515_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_3_fu_128[7]),
        .Q(pixbuf_y_val_V_3_load_reg_515[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_13_reg_942[0]),
        .Q(pixbuf_y_val_V_4_fu_132[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_13_reg_942[1]),
        .Q(pixbuf_y_val_V_4_fu_132[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_13_reg_942[2]),
        .Q(pixbuf_y_val_V_4_fu_132[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_13_reg_942[3]),
        .Q(pixbuf_y_val_V_4_fu_132[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_13_reg_942[4]),
        .Q(pixbuf_y_val_V_4_fu_132[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_13_reg_942[5]),
        .Q(pixbuf_y_val_V_4_fu_132[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_13_reg_942[6]),
        .Q(pixbuf_y_val_V_4_fu_132[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_4_fu_1320),
        .D(pixbuf_y_val_V_13_reg_942[7]),
        .Q(pixbuf_y_val_V_4_fu_132[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_4_fu_132[0]),
        .Q(pixbuf_y_val_V_4_load_reg_520[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_4_fu_132[1]),
        .Q(pixbuf_y_val_V_4_load_reg_520[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_4_fu_132[2]),
        .Q(pixbuf_y_val_V_4_load_reg_520[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_4_fu_132[3]),
        .Q(pixbuf_y_val_V_4_load_reg_520[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_4_fu_132[4]),
        .Q(pixbuf_y_val_V_4_load_reg_520[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_4_fu_132[5]),
        .Q(pixbuf_y_val_V_4_load_reg_520[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_4_fu_132[6]),
        .Q(pixbuf_y_val_V_4_load_reg_520[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_load_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(pixbuf_y_val_V_4_fu_132[7]),
        .Q(pixbuf_y_val_V_4_load_reg_520[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \select_ln1632_reg_488[1]_i_1 
       (.I0(\select_ln1632_reg_488_reg_n_5_[1] ),
        .I1(ap_CS_fsm_state3),
        .I2(bPassThruHcr2_dout),
        .O(\select_ln1632_reg_488[1]_i_1_n_5 ));
  FDRE \select_ln1632_reg_488_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln1632_reg_488[1]_i_1_n_5 ),
        .Q(\select_ln1632_reg_488_reg_n_5_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hBBB0B0B0)) 
    start_once_reg_i_1
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(Q[1]),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(v_hcresampler_core_1_U0_ap_start),
        .O(start_once_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_5),
        .Q(start_once_reg),
        .R(SS));
  FDRE \trunc_ln1597_reg_478_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[3]_0 [0]),
        .Q(trunc_ln1597_reg_478[0]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[11]_0 [2]),
        .Q(trunc_ln1597_reg_478[10]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[11]_0 [3]),
        .Q(trunc_ln1597_reg_478[11]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_473_reg[15]_0 [0]),
        .Q(trunc_ln1597_reg_478[12]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_473_reg[15]_0 [1]),
        .Q(trunc_ln1597_reg_478[13]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_473_reg[15]_0 [2]),
        .Q(trunc_ln1597_reg_478[14]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[3]_0 [1]),
        .Q(trunc_ln1597_reg_478[1]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[3]_0 [2]),
        .Q(trunc_ln1597_reg_478[2]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[3]_0 [3]),
        .Q(trunc_ln1597_reg_478[3]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[7]_0 [0]),
        .Q(trunc_ln1597_reg_478[4]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[7]_0 [1]),
        .Q(trunc_ln1597_reg_478[5]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[7]_0 [2]),
        .Q(trunc_ln1597_reg_478[6]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[7]_0 [3]),
        .Q(trunc_ln1597_reg_478[7]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[11]_0 [0]),
        .Q(trunc_ln1597_reg_478[8]),
        .R(1'b0));
  FDRE \trunc_ln1597_reg_478_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln1597_reg_478_reg[11]_0 [1]),
        .Q(trunc_ln1597_reg_478[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_505[0]_i_1 
       (.I0(\y_fu_60_reg[14]_0 [0]),
        .O(y_2_fu_254_p2[0]));
  FDRE \y_2_reg_505_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[0]),
        .Q(y_2_reg_505[0]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[10]),
        .Q(y_2_reg_505[10]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[11]),
        .Q(y_2_reg_505[11]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[12]),
        .Q(y_2_reg_505[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_505_reg[12]_i_1 
       (.CI(\y_2_reg_505_reg[8]_i_1_n_5 ),
        .CO({\y_2_reg_505_reg[12]_i_1_n_5 ,\y_2_reg_505_reg[12]_i_1_n_6 ,\y_2_reg_505_reg[12]_i_1_n_7 ,\y_2_reg_505_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_254_p2[12:9]),
        .S(\y_fu_60_reg[14]_0 [12:9]));
  FDRE \y_2_reg_505_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[13]),
        .Q(y_2_reg_505[13]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[14]),
        .Q(y_2_reg_505[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_505_reg[14]_i_1 
       (.CI(\y_2_reg_505_reg[12]_i_1_n_5 ),
        .CO({\NLW_y_2_reg_505_reg[14]_i_1_CO_UNCONNECTED [3:1],\y_2_reg_505_reg[14]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_2_reg_505_reg[14]_i_1_O_UNCONNECTED [3:2],y_2_fu_254_p2[14:13]}),
        .S({1'b0,1'b0,\y_fu_60_reg[14]_0 [14:13]}));
  FDRE \y_2_reg_505_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[1]),
        .Q(y_2_reg_505[1]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[2]),
        .Q(y_2_reg_505[2]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[3]),
        .Q(y_2_reg_505[3]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[4]),
        .Q(y_2_reg_505[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_505_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\y_2_reg_505_reg[4]_i_1_n_5 ,\y_2_reg_505_reg[4]_i_1_n_6 ,\y_2_reg_505_reg[4]_i_1_n_7 ,\y_2_reg_505_reg[4]_i_1_n_8 }),
        .CYINIT(\y_fu_60_reg[14]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_254_p2[4:1]),
        .S(\y_fu_60_reg[14]_0 [4:1]));
  FDRE \y_2_reg_505_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[5]),
        .Q(y_2_reg_505[5]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[6]),
        .Q(y_2_reg_505[6]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[7]),
        .Q(y_2_reg_505[7]),
        .R(1'b0));
  FDRE \y_2_reg_505_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[8]),
        .Q(y_2_reg_505[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_505_reg[8]_i_1 
       (.CI(\y_2_reg_505_reg[4]_i_1_n_5 ),
        .CO({\y_2_reg_505_reg[8]_i_1_n_5 ,\y_2_reg_505_reg[8]_i_1_n_6 ,\y_2_reg_505_reg[8]_i_1_n_7 ,\y_2_reg_505_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_254_p2[8:5]),
        .S(\y_fu_60_reg[14]_0 [8:5]));
  FDRE \y_2_reg_505_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_254_p2[9]),
        .Q(y_2_reg_505[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \y_fu_60[14]_i_1 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(v_hcresampler_core_1_U0_ap_start),
        .O(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[0]),
        .Q(\y_fu_60_reg[14]_0 [0]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[10]),
        .Q(\y_fu_60_reg[14]_0 [10]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[11]),
        .Q(\y_fu_60_reg[14]_0 [11]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[12]),
        .Q(\y_fu_60_reg[14]_0 [12]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[13]),
        .Q(\y_fu_60_reg[14]_0 [13]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[14]),
        .Q(\y_fu_60_reg[14]_0 [14]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[1]),
        .Q(\y_fu_60_reg[14]_0 [1]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[2]),
        .Q(\y_fu_60_reg[14]_0 [2]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[3]),
        .Q(\y_fu_60_reg[14]_0 [3]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[4]),
        .Q(\y_fu_60_reg[14]_0 [4]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[5]),
        .Q(\y_fu_60_reg[14]_0 [5]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[6]),
        .Q(\y_fu_60_reg[14]_0 [6]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[7]),
        .Q(\y_fu_60_reg[14]_0 [7]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[8]),
        .Q(\y_fu_60_reg[14]_0 [8]),
        .R(ap_NS_fsm16_out));
  FDRE \y_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_505[9]),
        .Q(\y_fu_60_reg[14]_0 [9]),
        .R(ap_NS_fsm16_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2
   (in,
    D,
    E,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter3_reg_0,
    \icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \pixbuf_y_val_V_5_fu_152_reg[7]_0 ,
    \p_0_0_0_0_0511_21060_fu_144_reg[7]_0 ,
    \p_0_0_0_0_0_21063_fu_148_reg[7]_0 ,
    \pixbuf_y_val_V_13_reg_942_reg[7]_0 ,
    \p_0_1_0_0_01020_fu_160_reg[7]_0 ,
    \p_0_1_0_0_01020_fu_160_reg[7]_1 ,
    \p_0_1_0_0_01024_fu_164_reg[7]_0 ,
    \p_0_1_0_0_01024_fu_164_reg[7]_1 ,
    \filt_res1_4_reg_988_reg[7]_0 ,
    \ap_CS_fsm_reg[4] ,
    mOutPtr110_out,
    shiftReg_ce,
    \tmp_reg_925_pp0_iter1_reg_reg[0]_0 ,
    \pixbuf_y_val_V_12_reg_936_reg[7]_0 ,
    \pixbuf_y_val_V_11_reg_929_reg[7]_0 ,
    ap_clk,
    SS,
    ap_rst_n,
    bPassThruHcr2_dout,
    Q,
    \filt_res1_fu_64_reg[7] ,
    \SRL_SIG_reg[15][15]_srl16 ,
    \SRL_SIG_reg[15][23]_srl16 ,
    not_read16_reg_493,
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    cmp361000_reg_498,
    stream_scaled_empty_n,
    stream_out_422_full_n,
    \pixbuf_y_val_V_7_fu_168_reg[7]_0 ,
    \pixbuf_y_val_V_8_fu_172_reg[7]_0 ,
    \pixbuf_y_val_V_9_fu_176_reg[7]_0 ,
    \pixbuf_y_val_V_10_fu_156_reg[7]_0 ,
    out,
    \p_0_1_0_0_01024_fu_164_reg[7]_2 ,
    \p_0_1_0_0_01020_fu_160_reg[7]_2 ,
    trunc_ln1597_reg_478,
    icmp_ln1643_fu_389_p2_carry__0_0,
    \rhs_reg_963_reg[7]_0 ,
    \lhs_reg_958_reg[7]_0 ,
    \rhs_V_reg_953_reg[7]_0 ,
    \lhs_V_reg_948_reg[7]_0 ,
    \tmp_2_reg_978_reg[7]_0 ,
    \mOutPtr_reg[4] ,
    \odd_col_reg_905_reg[0]_0 );
  output [23:0]in;
  output [1:0]D;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]ap_enable_reg_pp0_iter3_reg_0;
  output [0:0]\icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0 ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [7:0]\pixbuf_y_val_V_5_fu_152_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_0_21063_fu_148_reg[7]_0 ;
  output [7:0]\pixbuf_y_val_V_13_reg_942_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_01020_fu_160_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_01020_fu_160_reg[7]_1 ;
  output [7:0]\p_0_1_0_0_01024_fu_164_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_01024_fu_164_reg[7]_1 ;
  output [7:0]\filt_res1_4_reg_988_reg[7]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output mOutPtr110_out;
  output shiftReg_ce;
  output \tmp_reg_925_pp0_iter1_reg_reg[0]_0 ;
  output [7:0]\pixbuf_y_val_V_12_reg_936_reg[7]_0 ;
  output [7:0]\pixbuf_y_val_V_11_reg_929_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input bPassThruHcr2_dout;
  input [7:0]Q;
  input [7:0]\filt_res1_fu_64_reg[7] ;
  input [7:0]\SRL_SIG_reg[15][15]_srl16 ;
  input [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  input not_read16_reg_493;
  input grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg;
  input [2:0]\ap_CS_fsm_reg[6] ;
  input [0:0]\ap_CS_fsm_reg[6]_0 ;
  input cmp361000_reg_498;
  input stream_scaled_empty_n;
  input stream_out_422_full_n;
  input [7:0]\pixbuf_y_val_V_7_fu_168_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_8_fu_172_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_9_fu_176_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_10_fu_156_reg[7]_0 ;
  input [23:0]out;
  input [7:0]\p_0_1_0_0_01024_fu_164_reg[7]_2 ;
  input [7:0]\p_0_1_0_0_01020_fu_160_reg[7]_2 ;
  input [14:0]trunc_ln1597_reg_478;
  input [15:0]icmp_ln1643_fu_389_p2_carry__0_0;
  input [7:0]\rhs_reg_963_reg[7]_0 ;
  input [7:0]\lhs_reg_958_reg[7]_0 ;
  input [7:0]\rhs_V_reg_953_reg[7]_0 ;
  input [7:0]\lhs_V_reg_948_reg[7]_0 ;
  input [7:0]\tmp_2_reg_978_reg[7]_0 ;
  input \mOutPtr_reg[4] ;
  input \odd_col_reg_905_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_7_n_5 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ;
  wire [7:0]\SRL_SIG_reg[15][15]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  wire [0:0]SS;
  wire [9:2]add_ln1541_1_fu_690_p2;
  wire [9:2]add_ln1541_4_fu_729_p2;
  wire \ap_CS_fsm_reg[4] ;
  wire [2:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_5;
  wire [0:0]ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_5;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire bPassThruHcr2_dout;
  wire cmp148_reg_9150;
  wire cmp148_reg_915_pp0_iter1_reg;
  wire \cmp148_reg_915_reg_n_5_[0] ;
  wire cmp361000_reg_498;
  wire \conv263_cast_cast_cast_cast_cast_cast_reg_896[1]_i_1_n_5 ;
  wire [1:1]conv263_cast_cast_cast_cast_cast_cast_reg_896_reg;
  wire [7:0]filt_res1_4_reg_988;
  wire filt_res1_4_reg_9880;
  wire \filt_res1_4_reg_988[1]_i_2_n_5 ;
  wire \filt_res1_4_reg_988[1]_i_3_n_5 ;
  wire \filt_res1_4_reg_988[1]_i_4_n_5 ;
  wire \filt_res1_4_reg_988[1]_i_5_n_5 ;
  wire \filt_res1_4_reg_988[1]_i_6_n_5 ;
  wire \filt_res1_4_reg_988[1]_i_7_n_5 ;
  wire \filt_res1_4_reg_988[5]_i_2_n_5 ;
  wire \filt_res1_4_reg_988[5]_i_3_n_5 ;
  wire \filt_res1_4_reg_988[5]_i_4_n_5 ;
  wire \filt_res1_4_reg_988[5]_i_5_n_5 ;
  wire \filt_res1_4_reg_988[5]_i_6_n_5 ;
  wire \filt_res1_4_reg_988[5]_i_7_n_5 ;
  wire \filt_res1_4_reg_988[5]_i_8_n_5 ;
  wire \filt_res1_4_reg_988[5]_i_9_n_5 ;
  wire \filt_res1_4_reg_988[7]_i_2_n_5 ;
  wire \filt_res1_4_reg_988[7]_i_3_n_5 ;
  wire \filt_res1_4_reg_988[7]_i_4_n_5 ;
  wire \filt_res1_4_reg_988_reg[1]_i_1_n_5 ;
  wire \filt_res1_4_reg_988_reg[1]_i_1_n_6 ;
  wire \filt_res1_4_reg_988_reg[1]_i_1_n_7 ;
  wire \filt_res1_4_reg_988_reg[1]_i_1_n_8 ;
  wire \filt_res1_4_reg_988_reg[5]_i_1_n_5 ;
  wire \filt_res1_4_reg_988_reg[5]_i_1_n_6 ;
  wire \filt_res1_4_reg_988_reg[5]_i_1_n_7 ;
  wire \filt_res1_4_reg_988_reg[5]_i_1_n_8 ;
  wire [7:0]\filt_res1_4_reg_988_reg[7]_0 ;
  wire \filt_res1_4_reg_988_reg[7]_i_1_n_8 ;
  wire [7:0]\filt_res1_fu_64_reg[7] ;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready;
  wire grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg;
  wire icmp_ln1636_fu_367_p2;
  wire icmp_ln1636_fu_367_p2_carry_n_5;
  wire icmp_ln1636_fu_367_p2_carry_n_6;
  wire icmp_ln1636_fu_367_p2_carry_n_7;
  wire icmp_ln1636_fu_367_p2_carry_n_8;
  wire icmp_ln1636_reg_901_pp0_iter1_reg;
  wire icmp_ln1636_reg_901_pp0_iter2_reg;
  wire [0:0]\icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0 ;
  wire \icmp_ln1636_reg_901_reg_n_5_[0] ;
  wire icmp_ln1643_fu_389_p2;
  wire [15:0]icmp_ln1643_fu_389_p2_carry__0_0;
  wire icmp_ln1643_fu_389_p2_carry__0_n_6;
  wire icmp_ln1643_fu_389_p2_carry__0_n_7;
  wire icmp_ln1643_fu_389_p2_carry__0_n_8;
  wire icmp_ln1643_fu_389_p2_carry_n_5;
  wire icmp_ln1643_fu_389_p2_carry_n_6;
  wire icmp_ln1643_fu_389_p2_carry_n_7;
  wire icmp_ln1643_fu_389_p2_carry_n_8;
  wire icmp_ln1643_reg_911;
  wire [23:0]in;
  wire [7:0]lhs_V_fu_525_p3;
  wire [7:0]lhs_V_reg_948;
  wire lhs_V_reg_9480;
  wire [7:0]\lhs_V_reg_948_reg[7]_0 ;
  wire [7:0]lhs_fu_539_p3;
  wire [7:0]lhs_reg_958;
  wire [7:0]\lhs_reg_958_reg[7]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire not_read16_reg_493;
  wire odd_col_reg_905;
  wire odd_col_reg_905_pp0_iter1_reg;
  wire odd_col_reg_905_pp0_iter2_reg;
  wire odd_col_reg_905_pp0_iter3_reg;
  wire \odd_col_reg_905_reg[0]_0 ;
  wire [23:0]out;
  wire out_x_fu_379_p2_carry__0_n_5;
  wire out_x_fu_379_p2_carry__0_n_6;
  wire out_x_fu_379_p2_carry__0_n_7;
  wire out_x_fu_379_p2_carry__0_n_8;
  wire out_x_fu_379_p2_carry__1_n_5;
  wire out_x_fu_379_p2_carry__1_n_6;
  wire out_x_fu_379_p2_carry__1_n_7;
  wire out_x_fu_379_p2_carry__1_n_8;
  wire out_x_fu_379_p2_carry__2_n_6;
  wire out_x_fu_379_p2_carry__2_n_7;
  wire out_x_fu_379_p2_carry__2_n_8;
  wire out_x_fu_379_p2_carry_n_12;
  wire out_x_fu_379_p2_carry_n_5;
  wire out_x_fu_379_p2_carry_n_6;
  wire out_x_fu_379_p2_carry_n_7;
  wire out_x_fu_379_p2_carry_n_8;
  wire [7:0]\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_21063_fu_148_reg[7]_0 ;
  wire [7:0]p_0_1_0_0_01020_fu_160;
  wire [7:0]\p_0_1_0_0_01020_fu_160_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_01020_fu_160_reg[7]_1 ;
  wire [7:0]\p_0_1_0_0_01020_fu_160_reg[7]_2 ;
  wire [7:0]p_0_1_0_0_01024_fu_164;
  wire [7:0]\p_0_1_0_0_01024_fu_164_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_01024_fu_164_reg[7]_1 ;
  wire [7:0]\p_0_1_0_0_01024_fu_164_reg[7]_2 ;
  wire p_0_in;
  wire p_7_in;
  wire [7:0]pixbuf_y_val_V_10_fu_156;
  wire [7:0]\pixbuf_y_val_V_10_fu_156_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_11_reg_929_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_12_reg_936_reg[7]_0 ;
  wire \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ;
  wire [7:0]\pixbuf_y_val_V_13_reg_942_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_5_fu_152_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_7_fu_168;
  wire [7:0]\pixbuf_y_val_V_7_fu_168_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_8_fu_172;
  wire [7:0]\pixbuf_y_val_V_8_fu_172_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_9_fu_176;
  wire [7:0]\pixbuf_y_val_V_9_fu_176_reg[7]_0 ;
  wire [8:1]ret_V_2_fu_557_p2;
  wire [8:0]ret_V_2_reg_968;
  wire \ret_V_2_reg_968[3]_i_2_n_5 ;
  wire \ret_V_2_reg_968[4]_i_2_n_5 ;
  wire \ret_V_2_reg_968[5]_i_2_n_5 ;
  wire \ret_V_2_reg_968[6]_i_2_n_5 ;
  wire \ret_V_2_reg_968[8]_i_2_n_5 ;
  wire [8:1]ret_V_4_fu_567_p2;
  wire [8:0]ret_V_4_reg_973;
  wire \ret_V_4_reg_973[3]_i_2_n_5 ;
  wire \ret_V_4_reg_973[4]_i_2_n_5 ;
  wire \ret_V_4_reg_973[5]_i_2_n_5 ;
  wire \ret_V_4_reg_973[6]_i_2_n_5 ;
  wire \ret_V_4_reg_973[8]_i_2_n_5 ;
  wire [7:0]rhs_V_fu_532_p3;
  wire [7:0]\rhs_V_reg_953_reg[7]_0 ;
  wire [7:0]rhs_fu_546_p3;
  wire [7:0]\rhs_reg_963_reg[7]_0 ;
  wire shiftReg_ce;
  wire stream_out_422_full_n;
  wire stream_scaled_empty_n;
  wire [7:0]tmp_2_fu_657_p6;
  wire [7:0]tmp_2_reg_978;
  wire [7:0]\tmp_2_reg_978_reg[7]_0 ;
  wire tmp_reg_925;
  wire tmp_reg_925_pp0_iter1_reg;
  wire \tmp_reg_925_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_reg_925_pp0_iter2_reg;
  wire tmp_reg_925_pp0_iter3_reg;
  wire [14:0]trunc_ln1597_reg_478;
  wire [7:0]trunc_ln2_reg_983;
  wire \trunc_ln2_reg_983[1]_i_2_n_5 ;
  wire \trunc_ln2_reg_983[1]_i_3_n_5 ;
  wire \trunc_ln2_reg_983[1]_i_4_n_5 ;
  wire \trunc_ln2_reg_983[1]_i_5_n_5 ;
  wire \trunc_ln2_reg_983[1]_i_6_n_5 ;
  wire \trunc_ln2_reg_983[1]_i_7_n_5 ;
  wire \trunc_ln2_reg_983[5]_i_2_n_5 ;
  wire \trunc_ln2_reg_983[5]_i_3_n_5 ;
  wire \trunc_ln2_reg_983[5]_i_4_n_5 ;
  wire \trunc_ln2_reg_983[5]_i_5_n_5 ;
  wire \trunc_ln2_reg_983[5]_i_6_n_5 ;
  wire \trunc_ln2_reg_983[5]_i_7_n_5 ;
  wire \trunc_ln2_reg_983[5]_i_8_n_5 ;
  wire \trunc_ln2_reg_983[5]_i_9_n_5 ;
  wire \trunc_ln2_reg_983[7]_i_3_n_5 ;
  wire \trunc_ln2_reg_983[7]_i_4_n_5 ;
  wire \trunc_ln2_reg_983[7]_i_5_n_5 ;
  wire \trunc_ln2_reg_983_reg[1]_i_1_n_5 ;
  wire \trunc_ln2_reg_983_reg[1]_i_1_n_6 ;
  wire \trunc_ln2_reg_983_reg[1]_i_1_n_7 ;
  wire \trunc_ln2_reg_983_reg[1]_i_1_n_8 ;
  wire \trunc_ln2_reg_983_reg[5]_i_1_n_5 ;
  wire \trunc_ln2_reg_983_reg[5]_i_1_n_6 ;
  wire \trunc_ln2_reg_983_reg[5]_i_1_n_7 ;
  wire \trunc_ln2_reg_983_reg[5]_i_1_n_8 ;
  wire \trunc_ln2_reg_983_reg[7]_i_2_n_8 ;
  wire [14:0]x_4_fu_373_p2;
  wire x_fu_140;
  wire \x_fu_140_reg_n_5_[0] ;
  wire \x_fu_140_reg_n_5_[10] ;
  wire \x_fu_140_reg_n_5_[11] ;
  wire \x_fu_140_reg_n_5_[12] ;
  wire \x_fu_140_reg_n_5_[13] ;
  wire \x_fu_140_reg_n_5_[14] ;
  wire \x_fu_140_reg_n_5_[1] ;
  wire \x_fu_140_reg_n_5_[2] ;
  wire \x_fu_140_reg_n_5_[3] ;
  wire \x_fu_140_reg_n_5_[4] ;
  wire \x_fu_140_reg_n_5_[5] ;
  wire \x_fu_140_reg_n_5_[6] ;
  wire \x_fu_140_reg_n_5_[7] ;
  wire \x_fu_140_reg_n_5_[8] ;
  wire \x_fu_140_reg_n_5_[9] ;
  wire [8:1]zext_ln1541_1_fu_677_p1;
  wire [0:0]zext_ln1541_2_fu_553_p1;
  wire [8:1]zext_ln1541_5_fu_716_p1;
  wire [0:0]zext_ln1541_6_fu_563_p1;
  wire [1:0]\NLW_filt_res1_4_reg_988_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_filt_res1_4_reg_988_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_filt_res1_4_reg_988_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1636_fu_367_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln1636_fu_367_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1636_fu_367_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1643_fu_389_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1643_fu_389_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_379_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_379_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_379_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_out_x_fu_379_p2_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_out_x_fu_379_p2_carry__2_O_UNCONNECTED;
  wire [1:0]\NLW_trunc_ln2_reg_983_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln2_reg_983_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln2_reg_983_reg[7]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000888888A8)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__2 
       (.I0(stream_out_422_full_n),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I2(bPassThruHcr2_dout),
        .I3(tmp_reg_925_pp0_iter1_reg),
        .I4(\SRL_SIG_reg[15][0]_srl16_i_8__0_n_5 ),
        .I5(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__2 
       (.I0(tmp_2_reg_978[0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(bPassThruHcr2_dout),
        .I4(Q[0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(tmp_reg_925_pp0_iter3_reg),
        .I2(bPassThruHcr2_dout),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG_reg[15][0]_srl16_i_8__0 
       (.I0(icmp_ln1636_reg_901_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .O(\SRL_SIG_reg[15][0]_srl16_i_8__0_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \SRL_SIG_reg[15][0]_srl16_i_9__0 
       (.I0(\ap_CS_fsm_reg[6] [2]),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__2 
       (.I0(\filt_res1_fu_64_reg[7] [2]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(trunc_ln2_reg_983[2]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][15]_srl16 [2]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__2 
       (.I0(\filt_res1_fu_64_reg[7] [3]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(trunc_ln2_reg_983[3]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][15]_srl16 [3]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__2 
       (.I0(\filt_res1_fu_64_reg[7] [4]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(trunc_ln2_reg_983[4]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][15]_srl16 [4]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__2 
       (.I0(\filt_res1_fu_64_reg[7] [5]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(trunc_ln2_reg_983[5]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][15]_srl16 [5]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__2 
       (.I0(\filt_res1_fu_64_reg[7] [6]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(trunc_ln2_reg_983[6]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][15]_srl16 [6]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__2 
       (.I0(\filt_res1_fu_64_reg[7] [7]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(trunc_ln2_reg_983[7]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][15]_srl16 [7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [0]),
        .I1(bPassThruHcr2_dout),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [1]),
        .I1(bPassThruHcr2_dout),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [2]),
        .I1(bPassThruHcr2_dout),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [3]),
        .I1(bPassThruHcr2_dout),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__2 
       (.I0(tmp_2_reg_978[1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(bPassThruHcr2_dout),
        .I4(Q[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [4]),
        .I1(bPassThruHcr2_dout),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [5]),
        .I1(bPassThruHcr2_dout),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [6]),
        .I1(bPassThruHcr2_dout),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__2 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [7]),
        .I1(bPassThruHcr2_dout),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__2 
       (.I0(tmp_2_reg_978[2]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(bPassThruHcr2_dout),
        .I4(Q[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__2 
       (.I0(tmp_2_reg_978[3]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(bPassThruHcr2_dout),
        .I4(Q[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__2 
       (.I0(tmp_2_reg_978[4]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(bPassThruHcr2_dout),
        .I4(Q[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__2 
       (.I0(tmp_2_reg_978[5]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(bPassThruHcr2_dout),
        .I4(Q[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__2 
       (.I0(tmp_2_reg_978[6]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(bPassThruHcr2_dout),
        .I4(Q[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__2 
       (.I0(tmp_2_reg_978[7]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_925_pp0_iter3_reg),
        .I3(bPassThruHcr2_dout),
        .I4(Q[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__2 
       (.I0(\filt_res1_fu_64_reg[7] [0]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(trunc_ln2_reg_983[0]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][15]_srl16 [0]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__2 
       (.I0(\filt_res1_fu_64_reg[7] [1]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(trunc_ln2_reg_983[1]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][15]_srl16 [1]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(icmp_ln1636_reg_901_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  (* srl_name = "inst/\v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__1
       (.I0(icmp_ln1636_fu_367_p2),
        .I1(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .O(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \cmp148_reg_915_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp148_reg_915_reg_n_5_[0] ),
        .Q(cmp148_reg_915_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp148_reg_915_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\cmp148_reg_915_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \conv263_cast_cast_cast_cast_cast_cast_reg_896[1]_i_1 
       (.I0(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(not_read16_reg_493),
        .O(\conv263_cast_cast_cast_cast_cast_cast_reg_896[1]_i_1_n_5 ));
  FDRE \conv263_cast_cast_cast_cast_cast_cast_reg_896_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conv263_cast_cast_cast_cast_cast_cast_reg_896[1]_i_1_n_5 ),
        .Q(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .R(1'b0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_4_reg_988[1]_i_2 
       (.I0(lhs_V_reg_948[2]),
        .I1(zext_ln1541_5_fu_716_p1[2]),
        .I2(ret_V_4_reg_973[2]),
        .O(\filt_res1_4_reg_988[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \filt_res1_4_reg_988[1]_i_3 
       (.I0(ret_V_4_reg_973[2]),
        .I1(lhs_V_reg_948[2]),
        .I2(zext_ln1541_5_fu_716_p1[2]),
        .O(\filt_res1_4_reg_988[1]_i_3_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_4_reg_988[1]_i_4 
       (.I0(lhs_V_reg_948[3]),
        .I1(zext_ln1541_5_fu_716_p1[3]),
        .I2(ret_V_4_reg_973[3]),
        .I3(\filt_res1_4_reg_988[1]_i_2_n_5 ),
        .O(\filt_res1_4_reg_988[1]_i_4_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \filt_res1_4_reg_988[1]_i_5 
       (.I0(lhs_V_reg_948[2]),
        .I1(zext_ln1541_5_fu_716_p1[2]),
        .I2(ret_V_4_reg_973[2]),
        .I3(zext_ln1541_5_fu_716_p1[1]),
        .I4(lhs_V_reg_948[1]),
        .O(\filt_res1_4_reg_988[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \filt_res1_4_reg_988[1]_i_6 
       (.I0(lhs_V_reg_948[1]),
        .I1(zext_ln1541_5_fu_716_p1[1]),
        .I2(ret_V_4_reg_973[1]),
        .O(\filt_res1_4_reg_988[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \filt_res1_4_reg_988[1]_i_7 
       (.I0(ret_V_4_reg_973[0]),
        .I1(lhs_V_reg_948[0]),
        .O(\filt_res1_4_reg_988[1]_i_7_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_4_reg_988[5]_i_2 
       (.I0(lhs_V_reg_948[6]),
        .I1(zext_ln1541_5_fu_716_p1[6]),
        .I2(ret_V_4_reg_973[6]),
        .O(\filt_res1_4_reg_988[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_4_reg_988[5]_i_3 
       (.I0(lhs_V_reg_948[5]),
        .I1(zext_ln1541_5_fu_716_p1[5]),
        .I2(ret_V_4_reg_973[5]),
        .O(\filt_res1_4_reg_988[5]_i_3_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_4_reg_988[5]_i_4 
       (.I0(lhs_V_reg_948[4]),
        .I1(zext_ln1541_5_fu_716_p1[4]),
        .I2(ret_V_4_reg_973[4]),
        .O(\filt_res1_4_reg_988[5]_i_4_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_4_reg_988[5]_i_5 
       (.I0(lhs_V_reg_948[3]),
        .I1(zext_ln1541_5_fu_716_p1[3]),
        .I2(ret_V_4_reg_973[3]),
        .O(\filt_res1_4_reg_988[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_4_reg_988[5]_i_6 
       (.I0(\filt_res1_4_reg_988[5]_i_2_n_5 ),
        .I1(zext_ln1541_5_fu_716_p1[7]),
        .I2(lhs_V_reg_948[7]),
        .I3(ret_V_4_reg_973[7]),
        .O(\filt_res1_4_reg_988[5]_i_6_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_4_reg_988[5]_i_7 
       (.I0(lhs_V_reg_948[6]),
        .I1(zext_ln1541_5_fu_716_p1[6]),
        .I2(ret_V_4_reg_973[6]),
        .I3(\filt_res1_4_reg_988[5]_i_3_n_5 ),
        .O(\filt_res1_4_reg_988[5]_i_7_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_4_reg_988[5]_i_8 
       (.I0(lhs_V_reg_948[5]),
        .I1(zext_ln1541_5_fu_716_p1[5]),
        .I2(ret_V_4_reg_973[5]),
        .I3(\filt_res1_4_reg_988[5]_i_4_n_5 ),
        .O(\filt_res1_4_reg_988[5]_i_8_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \filt_res1_4_reg_988[5]_i_9 
       (.I0(lhs_V_reg_948[4]),
        .I1(zext_ln1541_5_fu_716_p1[4]),
        .I2(ret_V_4_reg_973[4]),
        .I3(\filt_res1_4_reg_988[5]_i_5_n_5 ),
        .O(\filt_res1_4_reg_988[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \filt_res1_4_reg_988[7]_i_2 
       (.I0(lhs_V_reg_948[7]),
        .I1(zext_ln1541_5_fu_716_p1[7]),
        .I2(ret_V_4_reg_973[7]),
        .O(\filt_res1_4_reg_988[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \filt_res1_4_reg_988[7]_i_3 
       (.I0(zext_ln1541_5_fu_716_p1[8]),
        .I1(ret_V_4_reg_973[8]),
        .O(\filt_res1_4_reg_988[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \filt_res1_4_reg_988[7]_i_4 
       (.I0(ret_V_4_reg_973[7]),
        .I1(zext_ln1541_5_fu_716_p1[7]),
        .I2(lhs_V_reg_948[7]),
        .I3(zext_ln1541_5_fu_716_p1[8]),
        .I4(ret_V_4_reg_973[8]),
        .O(\filt_res1_4_reg_988[7]_i_4_n_5 ));
  FDRE \filt_res1_4_reg_988_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_4_fu_729_p2[2]),
        .Q(filt_res1_4_reg_988[0]),
        .R(1'b0));
  FDRE \filt_res1_4_reg_988_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_4_fu_729_p2[3]),
        .Q(filt_res1_4_reg_988[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_4_reg_988_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\filt_res1_4_reg_988_reg[1]_i_1_n_5 ,\filt_res1_4_reg_988_reg[1]_i_1_n_6 ,\filt_res1_4_reg_988_reg[1]_i_1_n_7 ,\filt_res1_4_reg_988_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\filt_res1_4_reg_988[1]_i_2_n_5 ,\filt_res1_4_reg_988[1]_i_3_n_5 ,ret_V_4_reg_973[1:0]}),
        .O({add_ln1541_4_fu_729_p2[3:2],\NLW_filt_res1_4_reg_988_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\filt_res1_4_reg_988[1]_i_4_n_5 ,\filt_res1_4_reg_988[1]_i_5_n_5 ,\filt_res1_4_reg_988[1]_i_6_n_5 ,\filt_res1_4_reg_988[1]_i_7_n_5 }));
  FDRE \filt_res1_4_reg_988_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_4_fu_729_p2[4]),
        .Q(filt_res1_4_reg_988[2]),
        .R(1'b0));
  FDRE \filt_res1_4_reg_988_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_4_fu_729_p2[5]),
        .Q(filt_res1_4_reg_988[3]),
        .R(1'b0));
  FDRE \filt_res1_4_reg_988_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_4_fu_729_p2[6]),
        .Q(filt_res1_4_reg_988[4]),
        .R(1'b0));
  FDRE \filt_res1_4_reg_988_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_4_fu_729_p2[7]),
        .Q(filt_res1_4_reg_988[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_4_reg_988_reg[5]_i_1 
       (.CI(\filt_res1_4_reg_988_reg[1]_i_1_n_5 ),
        .CO({\filt_res1_4_reg_988_reg[5]_i_1_n_5 ,\filt_res1_4_reg_988_reg[5]_i_1_n_6 ,\filt_res1_4_reg_988_reg[5]_i_1_n_7 ,\filt_res1_4_reg_988_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\filt_res1_4_reg_988[5]_i_2_n_5 ,\filt_res1_4_reg_988[5]_i_3_n_5 ,\filt_res1_4_reg_988[5]_i_4_n_5 ,\filt_res1_4_reg_988[5]_i_5_n_5 }),
        .O(add_ln1541_4_fu_729_p2[7:4]),
        .S({\filt_res1_4_reg_988[5]_i_6_n_5 ,\filt_res1_4_reg_988[5]_i_7_n_5 ,\filt_res1_4_reg_988[5]_i_8_n_5 ,\filt_res1_4_reg_988[5]_i_9_n_5 }));
  FDRE \filt_res1_4_reg_988_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_4_fu_729_p2[8]),
        .Q(filt_res1_4_reg_988[6]),
        .R(1'b0));
  FDRE \filt_res1_4_reg_988_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_4_fu_729_p2[9]),
        .Q(filt_res1_4_reg_988[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \filt_res1_4_reg_988_reg[7]_i_1 
       (.CI(\filt_res1_4_reg_988_reg[5]_i_1_n_5 ),
        .CO({\NLW_filt_res1_4_reg_988_reg[7]_i_1_CO_UNCONNECTED [3:1],\filt_res1_4_reg_988_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\filt_res1_4_reg_988[7]_i_2_n_5 }),
        .O({\NLW_filt_res1_4_reg_988_reg[7]_i_1_O_UNCONNECTED [3:2],add_ln1541_4_fu_729_p2[9:8]}),
        .S({1'b0,1'b0,\filt_res1_4_reg_988[7]_i_3_n_5 ,\filt_res1_4_reg_988[7]_i_4_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_64[0]_i_1 
       (.I0(filt_res1_4_reg_988[0]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(\filt_res1_fu_64_reg[7] [0]),
        .O(\filt_res1_4_reg_988_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_64[1]_i_1 
       (.I0(filt_res1_4_reg_988[1]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(\filt_res1_fu_64_reg[7] [1]),
        .O(\filt_res1_4_reg_988_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_64[2]_i_1 
       (.I0(filt_res1_4_reg_988[2]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(\filt_res1_fu_64_reg[7] [2]),
        .O(\filt_res1_4_reg_988_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_64[3]_i_1 
       (.I0(filt_res1_4_reg_988[3]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(\filt_res1_fu_64_reg[7] [3]),
        .O(\filt_res1_4_reg_988_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_64[4]_i_1 
       (.I0(filt_res1_4_reg_988[4]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(\filt_res1_fu_64_reg[7] [4]),
        .O(\filt_res1_4_reg_988_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_64[5]_i_1 
       (.I0(filt_res1_4_reg_988[5]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(\filt_res1_fu_64_reg[7] [5]),
        .O(\filt_res1_4_reg_988_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_64[6]_i_1 
       (.I0(filt_res1_4_reg_988[6]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(\filt_res1_fu_64_reg[7] [6]),
        .O(\filt_res1_4_reg_988_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \filt_res1_fu_64[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg[6] [2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_64[7]_i_2 
       (.I0(filt_res1_4_reg_988[7]),
        .I1(odd_col_reg_905_pp0_iter3_reg),
        .I2(\filt_res1_fu_64_reg[7] [7]),
        .O(\filt_res1_4_reg_988_reg[7]_0 [7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1636_fu_367_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91}),
        .E(x_fu_140),
        .Q(pixbuf_y_val_V_8_fu_172),
        .S(flow_control_loop_pipe_sequential_init_U_n_84),
        .SR(flow_control_loop_pipe_sequential_init_U_n_6),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .bPassThruHcr2_dout(bPassThruHcr2_dout),
        .cmp148_reg_9150(cmp148_reg_9150),
        .\cmp148_reg_915_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\cmp148_reg_915_reg[0]_0 (\cmp148_reg_915_reg_n_5_[0] ),
        .cmp361000_reg_498(cmp361000_reg_498),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87}),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115}),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2({flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119}),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3(flow_control_loop_pipe_sequential_init_U_n_152),
        .grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4(flow_control_loop_pipe_sequential_init_U_n_153),
        .icmp_ln1636_reg_901_pp0_iter1_reg(icmp_ln1636_reg_901_pp0_iter1_reg),
        .icmp_ln1643_fu_389_p2_carry__0(icmp_ln1643_fu_389_p2_carry__0_0),
        .icmp_ln1643_reg_911(icmp_ln1643_reg_911),
        .\icmp_ln1643_reg_911_reg[0] (flow_control_loop_pipe_sequential_init_U_n_151),
        .\icmp_ln1643_reg_911_reg[0]_0 (icmp_ln1643_fu_389_p2),
        .\int_WidthOut_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .\int_WidthOut_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}),
        .\odd_col_reg_905_reg[0] (\odd_col_reg_905_reg[0]_0 ),
        .out(out),
        .\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75}),
        .\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83}),
        .\p_0_0_0_0_0511_21060_fu_144_reg[7] (p_0_1_0_0_01020_fu_160),
        .\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}),
        .\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59}),
        .\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67}),
        .\p_0_0_0_0_0_21063_fu_148_reg[7] (p_0_1_0_0_01024_fu_164),
        .\p_0_1_0_0_01020_fu_160_reg[7] (\icmp_ln1636_reg_901_reg_n_5_[0] ),
        .\p_0_1_0_0_01020_fu_160_reg[7]_0 (\p_0_1_0_0_01020_fu_160_reg[7]_2 ),
        .\p_0_1_0_0_01024_fu_164_reg[7] (\p_0_1_0_0_01024_fu_164_reg[7]_2 ),
        .\pixbuf_y_val_V_10_fu_156_reg[7] (\pixbuf_y_val_V_10_fu_156_reg[7]_0 ),
        .\pixbuf_y_val_V_2_load_reg_510_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .\pixbuf_y_val_V_3_load_reg_515_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\pixbuf_y_val_V_4_load_reg_520_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .\pixbuf_y_val_V_5_fu_152_reg[7] (pixbuf_y_val_V_10_fu_156),
        .\pixbuf_y_val_V_7_fu_168_reg[7] (\pixbuf_y_val_V_7_fu_168_reg[7]_0 ),
        .\pixbuf_y_val_V_8_fu_172_reg[7] (\pixbuf_y_val_V_8_fu_172_reg[7]_0 ),
        .\pixbuf_y_val_V_8_fu_172_reg[7]_0 (pixbuf_y_val_V_9_fu_176),
        .\pixbuf_y_val_V_9_fu_176_reg[7] (\pixbuf_y_val_V_9_fu_176_reg[7]_0 ),
        .\pixbuf_y_val_V_9_fu_176_reg[7]_0 (\pixbuf_y_val_V_5_fu_152_reg[7]_0 ),
        .stream_out_422_full_n(stream_out_422_full_n),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .tmp_reg_925_pp0_iter1_reg(tmp_reg_925_pp0_iter1_reg),
        .tmp_reg_925_pp0_iter3_reg(tmp_reg_925_pp0_iter3_reg),
        .\tmp_reg_925_reg[0] ({\x_fu_140_reg_n_5_[14] ,\x_fu_140_reg_n_5_[13] ,\x_fu_140_reg_n_5_[12] ,\x_fu_140_reg_n_5_[11] ,\x_fu_140_reg_n_5_[10] ,\x_fu_140_reg_n_5_[9] ,\x_fu_140_reg_n_5_[8] ,\x_fu_140_reg_n_5_[7] ,\x_fu_140_reg_n_5_[6] ,\x_fu_140_reg_n_5_[5] ,\x_fu_140_reg_n_5_[4] ,\x_fu_140_reg_n_5_[3] ,\x_fu_140_reg_n_5_[2] ,\x_fu_140_reg_n_5_[1] ,\x_fu_140_reg_n_5_[0] }),
        .trunc_ln1597_reg_478(trunc_ln1597_reg_478),
        .\trunc_ln1597_reg_478_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .\x_fu_140_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146}),
        .\x_fu_140_reg[14] (x_4_fu_373_p2),
        .\x_fu_140_reg[14]_0 ({flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149}),
        .\x_fu_140_reg[3] ({flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138}),
        .\x_fu_140_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}),
        .\x_fu_140_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142}));
  CARRY4 icmp_ln1636_fu_367_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1636_fu_367_p2_carry_n_5,icmp_ln1636_fu_367_p2_carry_n_6,icmp_ln1636_fu_367_p2_carry_n_7,icmp_ln1636_fu_367_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1636_fu_367_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}));
  CARRY4 icmp_ln1636_fu_367_p2_carry__0
       (.CI(icmp_ln1636_fu_367_p2_carry_n_5),
        .CO({NLW_icmp_ln1636_fu_367_p2_carry__0_CO_UNCONNECTED[3:1],icmp_ln1636_fu_367_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1636_fu_367_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_84}));
  FDRE \icmp_ln1636_reg_901_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1636_reg_901_reg_n_5_[0] ),
        .Q(icmp_ln1636_reg_901_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1636_reg_901_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1636_reg_901_pp0_iter1_reg),
        .Q(icmp_ln1636_reg_901_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1636_reg_901_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1636_fu_367_p2),
        .Q(\icmp_ln1636_reg_901_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1643_fu_389_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1643_fu_389_p2_carry_n_5,icmp_ln1643_fu_389_p2_carry_n_6,icmp_ln1643_fu_389_p2_carry_n_7,icmp_ln1643_fu_389_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}),
        .O(NLW_icmp_ln1643_fu_389_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1643_fu_389_p2_carry__0
       (.CI(icmp_ln1643_fu_389_p2_carry_n_5),
        .CO({icmp_ln1643_fu_389_p2,icmp_ln1643_fu_389_p2_carry__0_n_6,icmp_ln1643_fu_389_p2_carry__0_n_7,icmp_ln1643_fu_389_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91}),
        .O(NLW_icmp_ln1643_fu_389_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}));
  FDRE \icmp_ln1643_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(icmp_ln1643_reg_911),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_948[0]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_V_reg_948_reg[7]_0 [0]),
        .O(lhs_V_fu_525_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_948[1]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_V_reg_948_reg[7]_0 [1]),
        .O(lhs_V_fu_525_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_948[2]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[2]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_V_reg_948_reg[7]_0 [2]),
        .O(lhs_V_fu_525_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_948[3]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[3]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_V_reg_948_reg[7]_0 [3]),
        .O(lhs_V_fu_525_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_948[4]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[4]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_V_reg_948_reg[7]_0 [4]),
        .O(lhs_V_fu_525_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_948[5]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[5]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_V_reg_948_reg[7]_0 [5]),
        .O(lhs_V_fu_525_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_948[6]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[6]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_V_reg_948_reg[7]_0 [6]),
        .O(lhs_V_fu_525_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_V_reg_948[7]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[7]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_V_reg_948_reg[7]_0 [7]),
        .O(lhs_V_fu_525_p3[7]));
  FDRE \lhs_V_reg_948_reg[0] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_V_fu_525_p3[0]),
        .Q(lhs_V_reg_948[0]),
        .R(1'b0));
  FDRE \lhs_V_reg_948_reg[1] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_V_fu_525_p3[1]),
        .Q(lhs_V_reg_948[1]),
        .R(1'b0));
  FDRE \lhs_V_reg_948_reg[2] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_V_fu_525_p3[2]),
        .Q(lhs_V_reg_948[2]),
        .R(1'b0));
  FDRE \lhs_V_reg_948_reg[3] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_V_fu_525_p3[3]),
        .Q(lhs_V_reg_948[3]),
        .R(1'b0));
  FDRE \lhs_V_reg_948_reg[4] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_V_fu_525_p3[4]),
        .Q(lhs_V_reg_948[4]),
        .R(1'b0));
  FDRE \lhs_V_reg_948_reg[5] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_V_fu_525_p3[5]),
        .Q(lhs_V_reg_948[5]),
        .R(1'b0));
  FDRE \lhs_V_reg_948_reg[6] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_V_fu_525_p3[6]),
        .Q(lhs_V_reg_948[6]),
        .R(1'b0));
  FDRE \lhs_V_reg_948_reg[7] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_V_fu_525_p3[7]),
        .Q(lhs_V_reg_948[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_958[0]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_reg_958_reg[7]_0 [0]),
        .O(lhs_fu_539_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_958[1]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_reg_958_reg[7]_0 [1]),
        .O(lhs_fu_539_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_958[2]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[2]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_reg_958_reg[7]_0 [2]),
        .O(lhs_fu_539_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_958[3]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[3]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_reg_958_reg[7]_0 [3]),
        .O(lhs_fu_539_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_958[4]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[4]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_reg_958_reg[7]_0 [4]),
        .O(lhs_fu_539_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_958[5]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[5]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_reg_958_reg[7]_0 [5]),
        .O(lhs_fu_539_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_958[6]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[6]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_reg_958_reg[7]_0 [6]),
        .O(lhs_fu_539_p3[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \lhs_reg_958[7]_i_1 
       (.I0(icmp_ln1636_reg_901_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(odd_col_reg_905_pp0_iter1_reg),
        .O(lhs_V_reg_9480));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_958[7]_i_2 
       (.I0(p_0_1_0_0_01020_fu_160[7]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\lhs_reg_958_reg[7]_0 [7]),
        .O(lhs_fu_539_p3[7]));
  FDRE \lhs_reg_958_reg[0] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_fu_539_p3[0]),
        .Q(lhs_reg_958[0]),
        .R(1'b0));
  FDRE \lhs_reg_958_reg[1] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_fu_539_p3[1]),
        .Q(lhs_reg_958[1]),
        .R(1'b0));
  FDRE \lhs_reg_958_reg[2] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_fu_539_p3[2]),
        .Q(lhs_reg_958[2]),
        .R(1'b0));
  FDRE \lhs_reg_958_reg[3] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_fu_539_p3[3]),
        .Q(lhs_reg_958[3]),
        .R(1'b0));
  FDRE \lhs_reg_958_reg[4] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_fu_539_p3[4]),
        .Q(lhs_reg_958[4]),
        .R(1'b0));
  FDRE \lhs_reg_958_reg[5] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_fu_539_p3[5]),
        .Q(lhs_reg_958[5]),
        .R(1'b0));
  FDRE \lhs_reg_958_reg[6] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_fu_539_p3[6]),
        .Q(lhs_reg_958[6]),
        .R(1'b0));
  FDRE \lhs_reg_958_reg[7] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(lhs_fu_539_p3[7]),
        .Q(lhs_reg_958[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAFEFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__2 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_8__0_n_5 ),
        .I2(tmp_reg_925_pp0_iter1_reg),
        .I3(bPassThruHcr2_dout),
        .I4(\SRL_SIG_reg[15][0]_srl16_i_7_n_5 ),
        .I5(stream_out_422_full_n),
        .O(\tmp_reg_925_pp0_iter1_reg_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(stream_scaled_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  FDRE \odd_col_reg_905_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_905),
        .Q(odd_col_reg_905_pp0_iter1_reg),
        .R(1'b0));
  FDRE \odd_col_reg_905_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_905_pp0_iter1_reg),
        .Q(odd_col_reg_905_pp0_iter2_reg),
        .R(1'b0));
  FDRE \odd_col_reg_905_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_905_pp0_iter2_reg),
        .Q(odd_col_reg_905_pp0_iter3_reg),
        .R(1'b0));
  FDRE \odd_col_reg_905_reg[0] 
       (.C(ap_clk),
        .CE(cmp148_reg_9150),
        .D(out_x_fu_379_p2_carry_n_12),
        .Q(odd_col_reg_905),
        .R(1'b0));
  CARRY4 out_x_fu_379_p2_carry
       (.CI(1'b0),
        .CO({out_x_fu_379_p2_carry_n_5,out_x_fu_379_p2_carry_n_6,out_x_fu_379_p2_carry_n_7,out_x_fu_379_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138}),
        .O({NLW_out_x_fu_379_p2_carry_O_UNCONNECTED[3:1],out_x_fu_379_p2_carry_n_12}),
        .S({flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119}));
  CARRY4 out_x_fu_379_p2_carry__0
       (.CI(out_x_fu_379_p2_carry_n_5),
        .CO({out_x_fu_379_p2_carry__0_n_5,out_x_fu_379_p2_carry__0_n_6,out_x_fu_379_p2_carry__0_n_7,out_x_fu_379_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142}),
        .O(NLW_out_x_fu_379_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115}));
  CARRY4 out_x_fu_379_p2_carry__1
       (.CI(out_x_fu_379_p2_carry__0_n_5),
        .CO({out_x_fu_379_p2_carry__1_n_5,out_x_fu_379_p2_carry__1_n_6,out_x_fu_379_p2_carry__1_n_7,out_x_fu_379_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146}),
        .O(NLW_out_x_fu_379_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}));
  CARRY4 out_x_fu_379_p2_carry__2
       (.CI(out_x_fu_379_p2_carry__1_n_5),
        .CO({NLW_out_x_fu_379_p2_carry__2_CO_UNCONNECTED[3],out_x_fu_379_p2_carry__2_n_6,out_x_fu_379_p2_carry__2_n_7,out_x_fu_379_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149}),
        .O({p_0_in,NLW_out_x_fu_379_p2_carry__2_O_UNCONNECTED[2:0]}),
        .S({1'b1,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87}));
  FDRE \p_0_0_0_0_0511_21060_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21060_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21060_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21060_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21060_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21060_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21060_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0511_21060_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \p_0_0_0_0_05191009_lcssa1031_fu_68[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1636_reg_901_reg_n_5_[0] ),
        .I2(icmp_ln1643_reg_911),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\ap_CS_fsm_reg[6] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE \p_0_0_0_0_0_21063_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21063_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21063_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21063_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21063_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21063_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21063_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_21063_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01020_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(p_0_1_0_0_01020_fu_160[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01020_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(p_0_1_0_0_01020_fu_160[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01020_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(p_0_1_0_0_01020_fu_160[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01020_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(p_0_1_0_0_01020_fu_160[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01020_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(p_0_1_0_0_01020_fu_160[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01020_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(p_0_1_0_0_01020_fu_160[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01020_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(p_0_1_0_0_01020_fu_160[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01020_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(p_0_1_0_0_01020_fu_160[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01024_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(p_0_1_0_0_01024_fu_164[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01024_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(p_0_1_0_0_01024_fu_164[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01024_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(p_0_1_0_0_01024_fu_164[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01024_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(p_0_1_0_0_01024_fu_164[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01024_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_1_0_0_01024_fu_164[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01024_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(p_0_1_0_0_01024_fu_164[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01024_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_1_0_0_01024_fu_164[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_01024_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_1_0_0_01024_fu_164[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10541072_fu_96[0]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [0]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10541072_fu_96[1]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [1]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10541072_fu_96[2]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[2]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [2]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10541072_fu_96[3]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[3]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [3]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10541072_fu_96[4]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[4]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [4]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10541072_fu_96[5]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[5]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [5]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10541072_fu_96[6]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[6]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [6]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10541072_fu_96[7]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[7]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [7]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10561078_fu_100[0]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [0]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10561078_fu_100[1]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [1]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10561078_fu_100[2]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[2]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [2]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10561078_fu_100[3]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[3]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [3]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10561078_fu_100[4]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[4]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [4]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10561078_fu_100[5]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[5]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [5]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10561078_fu_100[6]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[6]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [6]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'h2000)) 
    \p_lcssa10561078_fu_100[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1636_reg_901_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\ap_CS_fsm_reg[6] [2]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10561078_fu_100[7]_i_2 
       (.I0(p_0_1_0_0_01020_fu_160[7]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [7]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10571081_fu_104[0]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [0]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10571081_fu_104[1]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [1]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10571081_fu_104[2]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[2]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [2]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10571081_fu_104[3]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[3]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [3]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10571081_fu_104[4]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[4]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [4]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10571081_fu_104[5]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[5]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [5]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10571081_fu_104[6]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[6]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [6]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa10571081_fu_104[7]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[7]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [7]),
        .O(\p_0_1_0_0_01024_fu_164_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa1066_fu_92[0]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [0]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa1066_fu_92[1]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [1]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa1066_fu_92[2]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[2]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [2]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa1066_fu_92[3]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[3]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [3]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa1066_fu_92[4]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[4]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [4]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa1066_fu_92[5]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[5]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [5]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa1066_fu_92[6]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[6]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [6]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa1066_fu_92[7]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[7]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [7]),
        .O(\p_0_1_0_0_01020_fu_160_reg[7]_1 [7]));
  FDRE \pixbuf_y_val_V_10_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(pixbuf_y_val_V_10_fu_156[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(pixbuf_y_val_V_10_fu_156[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(pixbuf_y_val_V_10_fu_156[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(pixbuf_y_val_V_10_fu_156[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(pixbuf_y_val_V_10_fu_156[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(pixbuf_y_val_V_10_fu_156[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(pixbuf_y_val_V_10_fu_156[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_10_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_153),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(pixbuf_y_val_V_10_fu_156[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_7_fu_168[0]),
        .Q(\pixbuf_y_val_V_11_reg_929_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_929_reg[1] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_7_fu_168[1]),
        .Q(\pixbuf_y_val_V_11_reg_929_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_929_reg[2] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_7_fu_168[2]),
        .Q(\pixbuf_y_val_V_11_reg_929_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_929_reg[3] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_7_fu_168[3]),
        .Q(\pixbuf_y_val_V_11_reg_929_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_929_reg[4] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_7_fu_168[4]),
        .Q(\pixbuf_y_val_V_11_reg_929_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_929_reg[5] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_7_fu_168[5]),
        .Q(\pixbuf_y_val_V_11_reg_929_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_929_reg[6] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_7_fu_168[6]),
        .Q(\pixbuf_y_val_V_11_reg_929_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_11_reg_929_reg[7] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_7_fu_168[7]),
        .Q(\pixbuf_y_val_V_11_reg_929_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_936_reg[0] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_8_fu_172[0]),
        .Q(\pixbuf_y_val_V_12_reg_936_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_936_reg[1] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_8_fu_172[1]),
        .Q(\pixbuf_y_val_V_12_reg_936_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_936_reg[2] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_8_fu_172[2]),
        .Q(\pixbuf_y_val_V_12_reg_936_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_936_reg[3] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_8_fu_172[3]),
        .Q(\pixbuf_y_val_V_12_reg_936_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_936_reg[4] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_8_fu_172[4]),
        .Q(\pixbuf_y_val_V_12_reg_936_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_936_reg[5] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_8_fu_172[5]),
        .Q(\pixbuf_y_val_V_12_reg_936_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_936_reg[6] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_8_fu_172[6]),
        .Q(\pixbuf_y_val_V_12_reg_936_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_12_reg_936_reg[7] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_8_fu_172[7]),
        .Q(\pixbuf_y_val_V_12_reg_936_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \pixbuf_y_val_V_13_reg_942[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ));
  FDRE \pixbuf_y_val_V_13_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_9_fu_176[0]),
        .Q(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_9_fu_176[1]),
        .Q(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_9_fu_176[2]),
        .Q(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_9_fu_176[3]),
        .Q(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_9_fu_176[4]),
        .Q(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_9_fu_176[5]),
        .Q(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_9_fu_176[6]),
        .Q(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_13_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_13_reg_942[7]_i_1_n_5 ),
        .D(pixbuf_y_val_V_9_fu_176[7]),
        .Q(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \pixbuf_y_val_V_1_fu_120[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg[6] [2]),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT3 #(
    .INIT(8'h80)) 
    \pixbuf_y_val_V_4_fu_132[7]_i_1 
       (.I0(icmp_ln1636_reg_901_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg[6] [2]),
        .O(\icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0 ));
  FDRE \pixbuf_y_val_V_5_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\pixbuf_y_val_V_5_fu_152_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\pixbuf_y_val_V_5_fu_152_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\pixbuf_y_val_V_5_fu_152_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\pixbuf_y_val_V_5_fu_152_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\pixbuf_y_val_V_5_fu_152_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\pixbuf_y_val_V_5_fu_152_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\pixbuf_y_val_V_5_fu_152_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\pixbuf_y_val_V_5_fu_152_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(pixbuf_y_val_V_7_fu_168[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(pixbuf_y_val_V_7_fu_168[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(pixbuf_y_val_V_7_fu_168[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(pixbuf_y_val_V_7_fu_168[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(pixbuf_y_val_V_7_fu_168[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(pixbuf_y_val_V_7_fu_168[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(pixbuf_y_val_V_7_fu_168[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(pixbuf_y_val_V_7_fu_168[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(pixbuf_y_val_V_8_fu_172[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(pixbuf_y_val_V_8_fu_172[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(pixbuf_y_val_V_8_fu_172[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(pixbuf_y_val_V_8_fu_172[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(pixbuf_y_val_V_8_fu_172[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(pixbuf_y_val_V_8_fu_172[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(pixbuf_y_val_V_8_fu_172[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(pixbuf_y_val_V_8_fu_172[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(pixbuf_y_val_V_9_fu_176[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(pixbuf_y_val_V_9_fu_176[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(pixbuf_y_val_V_9_fu_176[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(pixbuf_y_val_V_9_fu_176[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(pixbuf_y_val_V_9_fu_176[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(pixbuf_y_val_V_9_fu_176[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(pixbuf_y_val_V_9_fu_176[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_9_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_152),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(pixbuf_y_val_V_9_fu_176[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_2_reg_968[0]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [0]),
        .O(zext_ln1541_2_fu_553_p1));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \ret_V_2_reg_968[1]_i_1 
       (.I0(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(p_0_1_0_0_01020_fu_160[1]),
        .O(ret_V_2_fu_557_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ret_V_2_reg_968[2]_i_1 
       (.I0(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [1]),
        .I1(p_0_1_0_0_01020_fu_160[1]),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [2]),
        .I3(cmp148_reg_915_pp0_iter1_reg),
        .I4(p_0_1_0_0_01020_fu_160[2]),
        .O(ret_V_2_fu_557_p2[2]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_2_reg_968[3]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[2]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [2]),
        .I2(\ret_V_2_reg_968[3]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [3]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[3]),
        .O(ret_V_2_fu_557_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_2_reg_968[3]_i_2 
       (.I0(p_0_1_0_0_01020_fu_160[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [1]),
        .O(\ret_V_2_reg_968[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_2_reg_968[4]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[3]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [3]),
        .I2(\ret_V_2_reg_968[4]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [4]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[4]),
        .O(ret_V_2_fu_557_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \ret_V_2_reg_968[4]_i_2 
       (.I0(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [1]),
        .I1(p_0_1_0_0_01020_fu_160[1]),
        .I2(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [2]),
        .I3(cmp148_reg_915_pp0_iter1_reg),
        .I4(p_0_1_0_0_01020_fu_160[2]),
        .O(\ret_V_2_reg_968[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_2_reg_968[5]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[4]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [4]),
        .I2(\ret_V_2_reg_968[5]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [5]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[5]),
        .O(ret_V_2_fu_557_p2[5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_V_2_reg_968[5]_i_2 
       (.I0(p_0_1_0_0_01020_fu_160[2]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [2]),
        .I2(\ret_V_2_reg_968[3]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [3]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[3]),
        .O(\ret_V_2_reg_968[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_2_reg_968[6]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[5]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [5]),
        .I2(\ret_V_2_reg_968[6]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [6]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[6]),
        .O(ret_V_2_fu_557_p2[6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_V_2_reg_968[6]_i_2 
       (.I0(p_0_1_0_0_01020_fu_160[3]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [3]),
        .I2(\ret_V_2_reg_968[4]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [4]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[4]),
        .O(\ret_V_2_reg_968[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_2_reg_968[7]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[6]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [6]),
        .I2(\ret_V_2_reg_968[8]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [7]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[7]),
        .O(ret_V_2_fu_557_p2[7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_V_2_reg_968[8]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[6]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [6]),
        .I2(\ret_V_2_reg_968[8]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [7]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[7]),
        .O(ret_V_2_fu_557_p2[8]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_V_2_reg_968[8]_i_2 
       (.I0(p_0_1_0_0_01020_fu_160[4]),
        .I1(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [4]),
        .I2(\ret_V_2_reg_968[5]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0511_21060_fu_144_reg[7]_0 [5]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01020_fu_160[5]),
        .O(\ret_V_2_reg_968[8]_i_2_n_5 ));
  FDRE \ret_V_2_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(zext_ln1541_2_fu_553_p1),
        .Q(ret_V_2_reg_968[0]),
        .R(1'b0));
  FDRE \ret_V_2_reg_968_reg[1] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_2_fu_557_p2[1]),
        .Q(ret_V_2_reg_968[1]),
        .R(1'b0));
  FDRE \ret_V_2_reg_968_reg[2] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_2_fu_557_p2[2]),
        .Q(ret_V_2_reg_968[2]),
        .R(1'b0));
  FDRE \ret_V_2_reg_968_reg[3] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_2_fu_557_p2[3]),
        .Q(ret_V_2_reg_968[3]),
        .R(1'b0));
  FDRE \ret_V_2_reg_968_reg[4] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_2_fu_557_p2[4]),
        .Q(ret_V_2_reg_968[4]),
        .R(1'b0));
  FDRE \ret_V_2_reg_968_reg[5] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_2_fu_557_p2[5]),
        .Q(ret_V_2_reg_968[5]),
        .R(1'b0));
  FDRE \ret_V_2_reg_968_reg[6] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_2_fu_557_p2[6]),
        .Q(ret_V_2_reg_968[6]),
        .R(1'b0));
  FDRE \ret_V_2_reg_968_reg[7] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_2_fu_557_p2[7]),
        .Q(ret_V_2_reg_968[7]),
        .R(1'b0));
  FDRE \ret_V_2_reg_968_reg[8] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_2_fu_557_p2[8]),
        .Q(ret_V_2_reg_968[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_4_reg_973[0]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [0]),
        .O(zext_ln1541_6_fu_563_p1));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \ret_V_4_reg_973[1]_i_1 
       (.I0(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(p_0_1_0_0_01024_fu_164[1]),
        .O(ret_V_4_fu_567_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ret_V_4_reg_973[2]_i_1 
       (.I0(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [1]),
        .I1(p_0_1_0_0_01024_fu_164[1]),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [2]),
        .I3(cmp148_reg_915_pp0_iter1_reg),
        .I4(p_0_1_0_0_01024_fu_164[2]),
        .O(ret_V_4_fu_567_p2[2]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_4_reg_973[3]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[2]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [2]),
        .I2(\ret_V_4_reg_973[3]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [3]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[3]),
        .O(ret_V_4_fu_567_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_4_reg_973[3]_i_2 
       (.I0(p_0_1_0_0_01024_fu_164[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [1]),
        .O(\ret_V_4_reg_973[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_4_reg_973[4]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[3]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [3]),
        .I2(\ret_V_4_reg_973[4]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [4]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[4]),
        .O(ret_V_4_fu_567_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \ret_V_4_reg_973[4]_i_2 
       (.I0(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [1]),
        .I1(p_0_1_0_0_01024_fu_164[1]),
        .I2(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [2]),
        .I3(cmp148_reg_915_pp0_iter1_reg),
        .I4(p_0_1_0_0_01024_fu_164[2]),
        .O(\ret_V_4_reg_973[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_4_reg_973[5]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[4]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [4]),
        .I2(\ret_V_4_reg_973[5]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [5]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[5]),
        .O(ret_V_4_fu_567_p2[5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_V_4_reg_973[5]_i_2 
       (.I0(p_0_1_0_0_01024_fu_164[2]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [2]),
        .I2(\ret_V_4_reg_973[3]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [3]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[3]),
        .O(\ret_V_4_reg_973[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_4_reg_973[6]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[5]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [5]),
        .I2(\ret_V_4_reg_973[6]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [6]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[6]),
        .O(ret_V_4_fu_567_p2[6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_V_4_reg_973[6]_i_2 
       (.I0(p_0_1_0_0_01024_fu_164[3]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [3]),
        .I2(\ret_V_4_reg_973[4]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [4]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[4]),
        .O(\ret_V_4_reg_973[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \ret_V_4_reg_973[7]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[6]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [6]),
        .I2(\ret_V_4_reg_973[8]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [7]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[7]),
        .O(ret_V_4_fu_567_p2[7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_V_4_reg_973[8]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[6]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [6]),
        .I2(\ret_V_4_reg_973[8]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [7]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[7]),
        .O(ret_V_4_fu_567_p2[8]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_V_4_reg_973[8]_i_2 
       (.I0(p_0_1_0_0_01024_fu_164[4]),
        .I1(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [4]),
        .I2(\ret_V_4_reg_973[5]_i_2_n_5 ),
        .I3(\p_0_0_0_0_0_21063_fu_148_reg[7]_0 [5]),
        .I4(cmp148_reg_915_pp0_iter1_reg),
        .I5(p_0_1_0_0_01024_fu_164[5]),
        .O(\ret_V_4_reg_973[8]_i_2_n_5 ));
  FDRE \ret_V_4_reg_973_reg[0] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(zext_ln1541_6_fu_563_p1),
        .Q(ret_V_4_reg_973[0]),
        .R(1'b0));
  FDRE \ret_V_4_reg_973_reg[1] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_4_fu_567_p2[1]),
        .Q(ret_V_4_reg_973[1]),
        .R(1'b0));
  FDRE \ret_V_4_reg_973_reg[2] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_4_fu_567_p2[2]),
        .Q(ret_V_4_reg_973[2]),
        .R(1'b0));
  FDRE \ret_V_4_reg_973_reg[3] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_4_fu_567_p2[3]),
        .Q(ret_V_4_reg_973[3]),
        .R(1'b0));
  FDRE \ret_V_4_reg_973_reg[4] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_4_fu_567_p2[4]),
        .Q(ret_V_4_reg_973[4]),
        .R(1'b0));
  FDRE \ret_V_4_reg_973_reg[5] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_4_fu_567_p2[5]),
        .Q(ret_V_4_reg_973[5]),
        .R(1'b0));
  FDRE \ret_V_4_reg_973_reg[6] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_4_fu_567_p2[6]),
        .Q(ret_V_4_reg_973[6]),
        .R(1'b0));
  FDRE \ret_V_4_reg_973_reg[7] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_4_fu_567_p2[7]),
        .Q(ret_V_4_reg_973[7]),
        .R(1'b0));
  FDRE \ret_V_4_reg_973_reg[8] 
       (.C(ap_clk),
        .CE(lhs_V_reg_9480),
        .D(ret_V_4_fu_567_p2[8]),
        .Q(ret_V_4_reg_973[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_953[0]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [0]),
        .O(rhs_V_fu_532_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_953[1]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [1]),
        .O(rhs_V_fu_532_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_953[2]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[2]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [2]),
        .O(rhs_V_fu_532_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_953[3]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[3]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [3]),
        .O(rhs_V_fu_532_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_953[4]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[4]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [4]),
        .O(rhs_V_fu_532_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_953[5]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[5]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [5]),
        .O(rhs_V_fu_532_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_953[6]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[6]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [6]),
        .O(rhs_V_fu_532_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_V_reg_953[7]_i_1 
       (.I0(p_0_1_0_0_01024_fu_164[7]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_V_reg_953_reg[7]_0 [7]),
        .O(rhs_V_fu_532_p3[7]));
  FDRE \rhs_V_reg_953_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_532_p3[0]),
        .Q(zext_ln1541_5_fu_716_p1[1]),
        .R(1'b0));
  FDRE \rhs_V_reg_953_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_532_p3[1]),
        .Q(zext_ln1541_5_fu_716_p1[2]),
        .R(1'b0));
  FDRE \rhs_V_reg_953_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_532_p3[2]),
        .Q(zext_ln1541_5_fu_716_p1[3]),
        .R(1'b0));
  FDRE \rhs_V_reg_953_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_532_p3[3]),
        .Q(zext_ln1541_5_fu_716_p1[4]),
        .R(1'b0));
  FDRE \rhs_V_reg_953_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_532_p3[4]),
        .Q(zext_ln1541_5_fu_716_p1[5]),
        .R(1'b0));
  FDRE \rhs_V_reg_953_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_532_p3[5]),
        .Q(zext_ln1541_5_fu_716_p1[6]),
        .R(1'b0));
  FDRE \rhs_V_reg_953_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_532_p3[6]),
        .Q(zext_ln1541_5_fu_716_p1[7]),
        .R(1'b0));
  FDRE \rhs_V_reg_953_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_V_fu_532_p3[7]),
        .Q(zext_ln1541_5_fu_716_p1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_963[0]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[0]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [0]),
        .O(rhs_fu_546_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_963[1]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[1]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [1]),
        .O(rhs_fu_546_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_963[2]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[2]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [2]),
        .O(rhs_fu_546_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_963[3]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[3]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [3]),
        .O(rhs_fu_546_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_963[4]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[4]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [4]),
        .O(rhs_fu_546_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_963[5]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[5]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [5]),
        .O(rhs_fu_546_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_963[6]_i_1 
       (.I0(p_0_1_0_0_01020_fu_160[6]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [6]),
        .O(rhs_fu_546_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \rhs_reg_963[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln1636_reg_901_pp0_iter1_reg),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_963[7]_i_2 
       (.I0(p_0_1_0_0_01020_fu_160[7]),
        .I1(cmp148_reg_915_pp0_iter1_reg),
        .I2(\rhs_reg_963_reg[7]_0 [7]),
        .O(rhs_fu_546_p3[7]));
  FDRE \rhs_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_546_p3[0]),
        .Q(zext_ln1541_1_fu_677_p1[1]),
        .R(1'b0));
  FDRE \rhs_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_546_p3[1]),
        .Q(zext_ln1541_1_fu_677_p1[2]),
        .R(1'b0));
  FDRE \rhs_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_546_p3[2]),
        .Q(zext_ln1541_1_fu_677_p1[3]),
        .R(1'b0));
  FDRE \rhs_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_546_p3[3]),
        .Q(zext_ln1541_1_fu_677_p1[4]),
        .R(1'b0));
  FDRE \rhs_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_546_p3[4]),
        .Q(zext_ln1541_1_fu_677_p1[5]),
        .R(1'b0));
  FDRE \rhs_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_546_p3[5]),
        .Q(zext_ln1541_1_fu_677_p1[6]),
        .R(1'b0));
  FDRE \rhs_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_546_p3[6]),
        .Q(zext_ln1541_1_fu_677_p1[7]),
        .R(1'b0));
  FDRE \rhs_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rhs_fu_546_p3[7]),
        .Q(zext_ln1541_1_fu_677_p1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_978[0]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [0]),
        .I1(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I2(\tmp_2_reg_978_reg[7]_0 [0]),
        .O(tmp_2_fu_657_p6[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_978[1]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [1]),
        .I1(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I2(\tmp_2_reg_978_reg[7]_0 [1]),
        .O(tmp_2_fu_657_p6[1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_978[2]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [2]),
        .I1(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I2(\tmp_2_reg_978_reg[7]_0 [2]),
        .O(tmp_2_fu_657_p6[2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_978[3]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [3]),
        .I1(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I2(\tmp_2_reg_978_reg[7]_0 [3]),
        .O(tmp_2_fu_657_p6[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_978[4]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [4]),
        .I1(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I2(\tmp_2_reg_978_reg[7]_0 [4]),
        .O(tmp_2_fu_657_p6[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_978[5]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [5]),
        .I1(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I2(\tmp_2_reg_978_reg[7]_0 [5]),
        .O(tmp_2_fu_657_p6[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_978[6]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [6]),
        .I1(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I2(\tmp_2_reg_978_reg[7]_0 [6]),
        .O(tmp_2_fu_657_p6[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_978[7]_i_1 
       (.I0(\pixbuf_y_val_V_13_reg_942_reg[7]_0 [7]),
        .I1(conv263_cast_cast_cast_cast_cast_cast_reg_896_reg),
        .I2(\tmp_2_reg_978_reg[7]_0 [7]),
        .O(tmp_2_fu_657_p6[7]));
  FDRE \tmp_2_reg_978_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_fu_657_p6[0]),
        .Q(tmp_2_reg_978[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_978_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_fu_657_p6[1]),
        .Q(tmp_2_reg_978[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_978_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_fu_657_p6[2]),
        .Q(tmp_2_reg_978[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_978_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_fu_657_p6[3]),
        .Q(tmp_2_reg_978[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_978_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_fu_657_p6[4]),
        .Q(tmp_2_reg_978[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_978_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_fu_657_p6[5]),
        .Q(tmp_2_reg_978[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_978_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_fu_657_p6[6]),
        .Q(tmp_2_reg_978[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_978_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_fu_657_p6[7]),
        .Q(tmp_2_reg_978[7]),
        .R(1'b0));
  FDRE \tmp_reg_925_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_925),
        .Q(tmp_reg_925_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_925_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_925_pp0_iter1_reg),
        .Q(tmp_reg_925_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_925_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_925_pp0_iter2_reg),
        .Q(tmp_reg_925_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_reg_925_reg[0] 
       (.C(ap_clk),
        .CE(cmp148_reg_9150),
        .D(p_0_in),
        .Q(tmp_reg_925),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln2_reg_983[1]_i_2 
       (.I0(lhs_reg_958[2]),
        .I1(zext_ln1541_1_fu_677_p1[2]),
        .I2(ret_V_2_reg_968[2]),
        .O(\trunc_ln2_reg_983[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_983[1]_i_3 
       (.I0(ret_V_2_reg_968[2]),
        .I1(lhs_reg_958[2]),
        .I2(zext_ln1541_1_fu_677_p1[2]),
        .O(\trunc_ln2_reg_983[1]_i_3_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln2_reg_983[1]_i_4 
       (.I0(lhs_reg_958[3]),
        .I1(zext_ln1541_1_fu_677_p1[3]),
        .I2(ret_V_2_reg_968[3]),
        .I3(\trunc_ln2_reg_983[1]_i_2_n_5 ),
        .O(\trunc_ln2_reg_983[1]_i_4_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \trunc_ln2_reg_983[1]_i_5 
       (.I0(lhs_reg_958[2]),
        .I1(zext_ln1541_1_fu_677_p1[2]),
        .I2(ret_V_2_reg_968[2]),
        .I3(zext_ln1541_1_fu_677_p1[1]),
        .I4(lhs_reg_958[1]),
        .O(\trunc_ln2_reg_983[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_983[1]_i_6 
       (.I0(lhs_reg_958[1]),
        .I1(zext_ln1541_1_fu_677_p1[1]),
        .I2(ret_V_2_reg_968[1]),
        .O(\trunc_ln2_reg_983[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_983[1]_i_7 
       (.I0(ret_V_2_reg_968[0]),
        .I1(lhs_reg_958[0]),
        .O(\trunc_ln2_reg_983[1]_i_7_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln2_reg_983[5]_i_2 
       (.I0(lhs_reg_958[6]),
        .I1(zext_ln1541_1_fu_677_p1[6]),
        .I2(ret_V_2_reg_968[6]),
        .O(\trunc_ln2_reg_983[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln2_reg_983[5]_i_3 
       (.I0(lhs_reg_958[5]),
        .I1(zext_ln1541_1_fu_677_p1[5]),
        .I2(ret_V_2_reg_968[5]),
        .O(\trunc_ln2_reg_983[5]_i_3_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln2_reg_983[5]_i_4 
       (.I0(lhs_reg_958[4]),
        .I1(zext_ln1541_1_fu_677_p1[4]),
        .I2(ret_V_2_reg_968[4]),
        .O(\trunc_ln2_reg_983[5]_i_4_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln2_reg_983[5]_i_5 
       (.I0(lhs_reg_958[3]),
        .I1(zext_ln1541_1_fu_677_p1[3]),
        .I2(ret_V_2_reg_968[3]),
        .O(\trunc_ln2_reg_983[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln2_reg_983[5]_i_6 
       (.I0(\trunc_ln2_reg_983[5]_i_2_n_5 ),
        .I1(zext_ln1541_1_fu_677_p1[7]),
        .I2(lhs_reg_958[7]),
        .I3(ret_V_2_reg_968[7]),
        .O(\trunc_ln2_reg_983[5]_i_6_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln2_reg_983[5]_i_7 
       (.I0(lhs_reg_958[6]),
        .I1(zext_ln1541_1_fu_677_p1[6]),
        .I2(ret_V_2_reg_968[6]),
        .I3(\trunc_ln2_reg_983[5]_i_3_n_5 ),
        .O(\trunc_ln2_reg_983[5]_i_7_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln2_reg_983[5]_i_8 
       (.I0(lhs_reg_958[5]),
        .I1(zext_ln1541_1_fu_677_p1[5]),
        .I2(ret_V_2_reg_968[5]),
        .I3(\trunc_ln2_reg_983[5]_i_4_n_5 ),
        .O(\trunc_ln2_reg_983[5]_i_8_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln2_reg_983[5]_i_9 
       (.I0(lhs_reg_958[4]),
        .I1(zext_ln1541_1_fu_677_p1[4]),
        .I2(ret_V_2_reg_968[4]),
        .I3(\trunc_ln2_reg_983[5]_i_5_n_5 ),
        .O(\trunc_ln2_reg_983[5]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_983[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(odd_col_reg_905_pp0_iter2_reg),
        .O(filt_res1_4_reg_9880));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln2_reg_983[7]_i_3 
       (.I0(lhs_reg_958[7]),
        .I1(zext_ln1541_1_fu_677_p1[7]),
        .I2(ret_V_2_reg_968[7]),
        .O(\trunc_ln2_reg_983[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln2_reg_983[7]_i_4 
       (.I0(zext_ln1541_1_fu_677_p1[8]),
        .I1(ret_V_2_reg_968[8]),
        .O(\trunc_ln2_reg_983[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \trunc_ln2_reg_983[7]_i_5 
       (.I0(ret_V_2_reg_968[7]),
        .I1(zext_ln1541_1_fu_677_p1[7]),
        .I2(lhs_reg_958[7]),
        .I3(zext_ln1541_1_fu_677_p1[8]),
        .I4(ret_V_2_reg_968[8]),
        .O(\trunc_ln2_reg_983[7]_i_5_n_5 ));
  FDRE \trunc_ln2_reg_983_reg[0] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_1_fu_690_p2[2]),
        .Q(trunc_ln2_reg_983[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_983_reg[1] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_1_fu_690_p2[3]),
        .Q(trunc_ln2_reg_983[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_983_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_983_reg[1]_i_1_n_5 ,\trunc_ln2_reg_983_reg[1]_i_1_n_6 ,\trunc_ln2_reg_983_reg[1]_i_1_n_7 ,\trunc_ln2_reg_983_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_983[1]_i_2_n_5 ,\trunc_ln2_reg_983[1]_i_3_n_5 ,ret_V_2_reg_968[1:0]}),
        .O({add_ln1541_1_fu_690_p2[3:2],\NLW_trunc_ln2_reg_983_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln2_reg_983[1]_i_4_n_5 ,\trunc_ln2_reg_983[1]_i_5_n_5 ,\trunc_ln2_reg_983[1]_i_6_n_5 ,\trunc_ln2_reg_983[1]_i_7_n_5 }));
  FDRE \trunc_ln2_reg_983_reg[2] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_1_fu_690_p2[4]),
        .Q(trunc_ln2_reg_983[2]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_983_reg[3] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_1_fu_690_p2[5]),
        .Q(trunc_ln2_reg_983[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_983_reg[4] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_1_fu_690_p2[6]),
        .Q(trunc_ln2_reg_983[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_983_reg[5] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_1_fu_690_p2[7]),
        .Q(trunc_ln2_reg_983[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_983_reg[5]_i_1 
       (.CI(\trunc_ln2_reg_983_reg[1]_i_1_n_5 ),
        .CO({\trunc_ln2_reg_983_reg[5]_i_1_n_5 ,\trunc_ln2_reg_983_reg[5]_i_1_n_6 ,\trunc_ln2_reg_983_reg[5]_i_1_n_7 ,\trunc_ln2_reg_983_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_983[5]_i_2_n_5 ,\trunc_ln2_reg_983[5]_i_3_n_5 ,\trunc_ln2_reg_983[5]_i_4_n_5 ,\trunc_ln2_reg_983[5]_i_5_n_5 }),
        .O(add_ln1541_1_fu_690_p2[7:4]),
        .S({\trunc_ln2_reg_983[5]_i_6_n_5 ,\trunc_ln2_reg_983[5]_i_7_n_5 ,\trunc_ln2_reg_983[5]_i_8_n_5 ,\trunc_ln2_reg_983[5]_i_9_n_5 }));
  FDRE \trunc_ln2_reg_983_reg[6] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_1_fu_690_p2[8]),
        .Q(trunc_ln2_reg_983[6]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_983_reg[7] 
       (.C(ap_clk),
        .CE(filt_res1_4_reg_9880),
        .D(add_ln1541_1_fu_690_p2[9]),
        .Q(trunc_ln2_reg_983[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_983_reg[7]_i_2 
       (.CI(\trunc_ln2_reg_983_reg[5]_i_1_n_5 ),
        .CO({\NLW_trunc_ln2_reg_983_reg[7]_i_2_CO_UNCONNECTED [3:1],\trunc_ln2_reg_983_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln2_reg_983[7]_i_3_n_5 }),
        .O({\NLW_trunc_ln2_reg_983_reg[7]_i_2_O_UNCONNECTED [3:2],add_ln1541_1_fu_690_p2[9:8]}),
        .S({1'b0,1'b0,\trunc_ln2_reg_983[7]_i_4_n_5 ,\trunc_ln2_reg_983[7]_i_5_n_5 }));
  FDRE \x_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[0]),
        .Q(\x_fu_140_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[10]),
        .Q(\x_fu_140_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[11]),
        .Q(\x_fu_140_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[12]),
        .Q(\x_fu_140_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[13]),
        .Q(\x_fu_140_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[14]),
        .Q(\x_fu_140_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[1]),
        .Q(\x_fu_140_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[2]),
        .Q(\x_fu_140_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[3]),
        .Q(\x_fu_140_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[4]),
        .Q(\x_fu_140_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[5]),
        .Q(\x_fu_140_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[6]),
        .Q(\x_fu_140_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[7]),
        .Q(\x_fu_140_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[8]),
        .Q(\x_fu_140_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \x_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_140),
        .D(x_4_fu_373_p2[9]),
        .Q(\x_fu_140_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2
   (tmp_reg_786_pp0_iter2_reg,
    tmp_reg_786_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    \icmp_ln1636_reg_762_reg[0]_0 ,
    in,
    E,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    D,
    \p_lcssa1066_fu_86_reg[7] ,
    \p_lcssa10561078_fu_94_reg[7] ,
    \p_lcssa10541072_fu_90_reg[7] ,
    \p_lcssa10571081_fu_98_reg[7] ,
    \pixbuf_y_val_V_1_fu_122_reg[7]_0 ,
    \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] ,
    \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] ,
    \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 ,
    \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg,
    internal_empty_n_reg,
    \tmp_reg_786_pp0_iter1_reg_reg[0]_0 ,
    shiftReg_ce,
    mOutPtr110_out,
    \pixbuf_y_val_V_8_reg_801_reg[7]_0 ,
    \pixbuf_y_val_V_7_reg_796_reg[7]_0 ,
    \pixbuf_y_val_V_6_reg_790_reg[7]_0 ,
    ap_clk,
    SS,
    ap_rst_n,
    Q,
    \mOutPtr_reg[4] ,
    \PixArray_val_V_23_055_fu_156_reg[7] ,
    \PixArray_val_V_21_053_fu_148_reg[7] ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
    \ap_CS_fsm_reg[6] ,
    cmp361000_reg_406,
    CO,
    stream_in_empty_n,
    stream_upsampled_full_n,
    bPassThruHcr1_channel_dout,
    \p_lcssa1066_fu_86_reg[7]_0 ,
    \p_lcssa1066_fu_86_reg[7]_1 ,
    \p_lcssa1066_fu_86_reg[7]_2 ,
    \p_lcssa10561078_fu_94_reg[7]_0 ,
    \p_lcssa10541072_fu_90_reg[7]_0 ,
    \p_lcssa10541072_fu_90_reg[7]_1 ,
    \p_lcssa10541072_fu_90_reg[7]_2 ,
    \p_lcssa10571081_fu_98_reg[7]_0 ,
    \pixbuf_y_val_V_3_fu_130_reg[7]_0 ,
    \pixbuf_y_val_V_4_fu_134_reg[7]_0 ,
    \pixbuf_y_val_V_5_fu_138_reg[7]_0 ,
    \pixbuf_y_val_V_2_fu_126_reg[7]_0 ,
    out,
    trunc_ln1597_reg_391,
    icmp_ln1643_fu_283_p2_carry__0_0,
    hscale_core_polyphase_U0_stream_upsampled_read,
    stream_upsampled_empty_n,
    select_ln1632_reg_401,
    \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ,
    \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 );
  output tmp_reg_786_pp0_iter2_reg;
  output tmp_reg_786_pp0_iter3_reg;
  output ap_enable_reg_pp0_iter4;
  output \icmp_ln1636_reg_762_reg[0]_0 ;
  output [23:0]in;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output [1:0]D;
  output [7:0]\p_lcssa1066_fu_86_reg[7] ;
  output [7:0]\p_lcssa10561078_fu_94_reg[7] ;
  output [7:0]\p_lcssa10541072_fu_90_reg[7] ;
  output [7:0]\p_lcssa10571081_fu_98_reg[7] ;
  output [7:0]\pixbuf_y_val_V_1_fu_122_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] ;
  output [7:0]\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] ;
  output [7:0]\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 ;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg;
  output [0:0]internal_empty_n_reg;
  output \tmp_reg_786_pp0_iter1_reg_reg[0]_0 ;
  output shiftReg_ce;
  output mOutPtr110_out;
  output [7:0]\pixbuf_y_val_V_8_reg_801_reg[7]_0 ;
  output [7:0]\pixbuf_y_val_V_7_reg_796_reg[7]_0 ;
  output [7:0]\pixbuf_y_val_V_6_reg_790_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input [7:0]Q;
  input \mOutPtr_reg[4] ;
  input [7:0]\PixArray_val_V_23_055_fu_156_reg[7] ;
  input [7:0]\PixArray_val_V_21_053_fu_148_reg[7] ;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg;
  input [2:0]\ap_CS_fsm_reg[6] ;
  input cmp361000_reg_406;
  input [0:0]CO;
  input stream_in_empty_n;
  input stream_upsampled_full_n;
  input bPassThruHcr1_channel_dout;
  input [7:0]\p_lcssa1066_fu_86_reg[7]_0 ;
  input [7:0]\p_lcssa1066_fu_86_reg[7]_1 ;
  input [7:0]\p_lcssa1066_fu_86_reg[7]_2 ;
  input [7:0]\p_lcssa10561078_fu_94_reg[7]_0 ;
  input [7:0]\p_lcssa10541072_fu_90_reg[7]_0 ;
  input [7:0]\p_lcssa10541072_fu_90_reg[7]_1 ;
  input [7:0]\p_lcssa10541072_fu_90_reg[7]_2 ;
  input [7:0]\p_lcssa10571081_fu_98_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_3_fu_130_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_4_fu_134_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_5_fu_138_reg[7]_0 ;
  input [7:0]\pixbuf_y_val_V_2_fu_126_reg[7]_0 ;
  input [15:0]out;
  input [14:0]trunc_ln1597_reg_391;
  input [15:0]icmp_ln1643_fu_283_p2_carry__0_0;
  input hscale_core_polyphase_U0_stream_upsampled_read;
  input stream_upsampled_empty_n;
  input [0:0]select_ln1632_reg_401;
  input [0:0]\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ;
  input [7:0]\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 ;

  wire [0:0]CO;
  wire CRpix_reg_750;
  wire CRpix_reg_750_pp0_iter1_reg;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]\PixArray_val_V_21_053_fu_148_reg[7] ;
  wire [7:0]\PixArray_val_V_23_055_fu_156_reg[7] ;
  wire [7:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_11_n_5 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_9_n_5 ;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire [2:0]\ap_CS_fsm_reg[6] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire [0:0]ap_sig_allocacmp_x_1;
  wire bPassThruHcr1_channel_dout;
  wire cmp150_reg_7760;
  wire cmp150_reg_776_pp0_iter1_reg;
  wire \cmp150_reg_776_reg_n_5_[0] ;
  wire cmp361000_reg_406;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire icmp_ln1636_fu_261_p2;
  wire icmp_ln1636_fu_261_p2_carry_n_5;
  wire icmp_ln1636_fu_261_p2_carry_n_6;
  wire icmp_ln1636_fu_261_p2_carry_n_7;
  wire icmp_ln1636_fu_261_p2_carry_n_8;
  wire icmp_ln1636_reg_762_pp0_iter1_reg;
  wire icmp_ln1636_reg_762_pp0_iter2_reg;
  wire \icmp_ln1636_reg_762_reg[0]_0 ;
  wire \icmp_ln1636_reg_762_reg_n_5_[0] ;
  wire icmp_ln1643_fu_283_p2;
  wire [15:0]icmp_ln1643_fu_283_p2_carry__0_0;
  wire icmp_ln1643_fu_283_p2_carry__0_n_6;
  wire icmp_ln1643_fu_283_p2_carry__0_n_7;
  wire icmp_ln1643_fu_283_p2_carry__0_n_8;
  wire icmp_ln1643_fu_283_p2_carry_n_5;
  wire icmp_ln1643_fu_283_p2_carry_n_6;
  wire icmp_ln1643_fu_283_p2_carry_n_7;
  wire icmp_ln1643_fu_283_p2_carry_n_8;
  wire icmp_ln1643_reg_772;
  wire [23:0]in;
  wire [0:0]internal_empty_n_reg;
  wire [7:0]lhs_1_fu_489_p3;
  wire [7:0]lhs_1_reg_806;
  wire [7:0]lhs_fu_496_p3;
  wire [7:0]lhs_reg_811;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire odd_col_reg_766;
  wire odd_col_reg_766_pp0_iter1_reg;
  wire odd_col_reg_766_pp0_iter2_reg;
  wire odd_col_reg_766_pp0_iter3_reg;
  wire [15:0]out;
  wire out_x_fu_273_p2_carry__0_n_5;
  wire out_x_fu_273_p2_carry__0_n_6;
  wire out_x_fu_273_p2_carry__0_n_7;
  wire out_x_fu_273_p2_carry__0_n_8;
  wire out_x_fu_273_p2_carry__1_n_5;
  wire out_x_fu_273_p2_carry__1_n_6;
  wire out_x_fu_273_p2_carry__1_n_7;
  wire out_x_fu_273_p2_carry__1_n_8;
  wire out_x_fu_273_p2_carry__2_n_6;
  wire out_x_fu_273_p2_carry__2_n_7;
  wire out_x_fu_273_p2_carry__2_n_8;
  wire out_x_fu_273_p2_carry_n_12;
  wire out_x_fu_273_p2_carry_n_5;
  wire out_x_fu_273_p2_carry_n_6;
  wire out_x_fu_273_p2_carry_n_7;
  wire out_x_fu_273_p2_carry_n_8;
  wire [7:0]\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] ;
  wire [7:0]\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] ;
  wire [7:0]\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 ;
  wire p_0_in;
  wire p_5_in;
  wire [7:0]\p_lcssa10541072_fu_90_reg[7] ;
  wire [7:0]\p_lcssa10541072_fu_90_reg[7]_0 ;
  wire [7:0]\p_lcssa10541072_fu_90_reg[7]_1 ;
  wire [7:0]\p_lcssa10541072_fu_90_reg[7]_2 ;
  wire [7:0]\p_lcssa10561078_fu_94_reg[7] ;
  wire [7:0]\p_lcssa10561078_fu_94_reg[7]_0 ;
  wire [7:0]\p_lcssa10571081_fu_98_reg[7] ;
  wire [7:0]\p_lcssa10571081_fu_98_reg[7]_0 ;
  wire \p_lcssa1066_fu_86[7]_i_3_n_5 ;
  wire \p_lcssa1066_fu_86[7]_i_4_n_5 ;
  wire \p_lcssa1066_fu_86[7]_i_5_n_5 ;
  wire [7:0]\p_lcssa1066_fu_86_reg[7] ;
  wire [7:0]\p_lcssa1066_fu_86_reg[7]_0 ;
  wire [7:0]\p_lcssa1066_fu_86_reg[7]_1 ;
  wire [7:0]\p_lcssa1066_fu_86_reg[7]_2 ;
  wire pixbuf_y_val_V_1_fu_122;
  wire [7:0]\pixbuf_y_val_V_1_fu_122_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_21_out_load_reg_838;
  wire [0:0]\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ;
  wire [7:0]\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_2_fu_126;
  wire pixbuf_y_val_V_2_fu_126_0;
  wire [7:0]\pixbuf_y_val_V_2_fu_126_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_3_fu_130;
  wire [7:0]\pixbuf_y_val_V_3_fu_130_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_4_fu_134;
  wire [7:0]\pixbuf_y_val_V_4_fu_134_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_5_fu_138;
  wire [7:0]\pixbuf_y_val_V_5_fu_138_reg[7]_0 ;
  wire pixbuf_y_val_V_6_reg_7900;
  wire [7:0]\pixbuf_y_val_V_6_reg_790_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_7_reg_796_reg[7]_0 ;
  wire [7:0]\pixbuf_y_val_V_8_reg_801_reg[7]_0 ;
  wire [8:1]ret_V_1_fu_639_p2;
  wire [8:1]ret_V_fu_611_p2;
  wire [7:0]rhs_1_fu_503_p3;
  wire [7:0]rhs_1_reg_816;
  wire [7:0]rhs_1_reg_816_pp0_iter3_reg;
  wire [7:0]rhs_fu_510_p3;
  wire [7:0]rhs_reg_822;
  wire [7:0]rhs_reg_822_pp0_iter3_reg;
  wire [0:0]select_ln1632_reg_401;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;
  wire tmp_reg_786;
  wire tmp_reg_786_pp0_iter1_reg;
  wire \tmp_reg_786_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_reg_786_pp0_iter2_reg;
  wire tmp_reg_786_pp0_iter3_reg;
  wire [14:0]trunc_ln1597_reg_391;
  wire [7:0]trunc_ln232_1_reg_833;
  wire trunc_ln232_1_reg_8330;
  wire \trunc_ln232_1_reg_833[2]_i_2_n_5 ;
  wire \trunc_ln232_1_reg_833[2]_i_3_n_5 ;
  wire \trunc_ln232_1_reg_833[2]_i_4_n_5 ;
  wire \trunc_ln232_1_reg_833[2]_i_5_n_5 ;
  wire \trunc_ln232_1_reg_833[6]_i_2_n_5 ;
  wire \trunc_ln232_1_reg_833[6]_i_3_n_5 ;
  wire \trunc_ln232_1_reg_833[6]_i_4_n_5 ;
  wire \trunc_ln232_1_reg_833[6]_i_5_n_5 ;
  wire \trunc_ln232_1_reg_833_reg[2]_i_1_n_5 ;
  wire \trunc_ln232_1_reg_833_reg[2]_i_1_n_6 ;
  wire \trunc_ln232_1_reg_833_reg[2]_i_1_n_7 ;
  wire \trunc_ln232_1_reg_833_reg[2]_i_1_n_8 ;
  wire \trunc_ln232_1_reg_833_reg[6]_i_1_n_5 ;
  wire \trunc_ln232_1_reg_833_reg[6]_i_1_n_6 ;
  wire \trunc_ln232_1_reg_833_reg[6]_i_1_n_7 ;
  wire \trunc_ln232_1_reg_833_reg[6]_i_1_n_8 ;
  wire [7:0]trunc_ln3_reg_828;
  wire \trunc_ln3_reg_828[2]_i_2_n_5 ;
  wire \trunc_ln3_reg_828[2]_i_3_n_5 ;
  wire \trunc_ln3_reg_828[2]_i_4_n_5 ;
  wire \trunc_ln3_reg_828[2]_i_5_n_5 ;
  wire \trunc_ln3_reg_828[6]_i_2_n_5 ;
  wire \trunc_ln3_reg_828[6]_i_3_n_5 ;
  wire \trunc_ln3_reg_828[6]_i_4_n_5 ;
  wire \trunc_ln3_reg_828[6]_i_5_n_5 ;
  wire \trunc_ln3_reg_828_reg[2]_i_1_n_5 ;
  wire \trunc_ln3_reg_828_reg[2]_i_1_n_6 ;
  wire \trunc_ln3_reg_828_reg[2]_i_1_n_7 ;
  wire \trunc_ln3_reg_828_reg[2]_i_1_n_8 ;
  wire \trunc_ln3_reg_828_reg[6]_i_1_n_5 ;
  wire \trunc_ln3_reg_828_reg[6]_i_1_n_6 ;
  wire \trunc_ln3_reg_828_reg[6]_i_1_n_7 ;
  wire \trunc_ln3_reg_828_reg[6]_i_1_n_8 ;
  wire [14:0]x_2_fu_267_p2;
  wire x_fu_118;
  wire \x_fu_118_reg_n_5_[0] ;
  wire \x_fu_118_reg_n_5_[10] ;
  wire \x_fu_118_reg_n_5_[11] ;
  wire \x_fu_118_reg_n_5_[12] ;
  wire \x_fu_118_reg_n_5_[13] ;
  wire \x_fu_118_reg_n_5_[14] ;
  wire \x_fu_118_reg_n_5_[1] ;
  wire \x_fu_118_reg_n_5_[2] ;
  wire \x_fu_118_reg_n_5_[3] ;
  wire \x_fu_118_reg_n_5_[4] ;
  wire \x_fu_118_reg_n_5_[5] ;
  wire \x_fu_118_reg_n_5_[6] ;
  wire \x_fu_118_reg_n_5_[7] ;
  wire \x_fu_118_reg_n_5_[8] ;
  wire \x_fu_118_reg_n_5_[9] ;
  wire [3:0]NLW_icmp_ln1636_fu_261_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln1636_fu_261_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1636_fu_261_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1643_fu_283_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1643_fu_283_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_273_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_273_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_273_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_out_x_fu_273_p2_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_out_x_fu_273_p2_carry__2_O_UNCONNECTED;
  wire [0:0]\NLW_trunc_ln232_1_reg_833_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln232_1_reg_833_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln232_1_reg_833_reg[7]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln3_reg_828_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln3_reg_828_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln3_reg_828_reg[7]_i_2_O_UNCONNECTED ;

  FDRE \CRpix_reg_750_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CRpix_reg_750),
        .Q(CRpix_reg_750_pp0_iter1_reg),
        .R(1'b0));
  FDRE \CRpix_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_1),
        .Q(CRpix_reg_750),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_11 
       (.I0(\ap_CS_fsm_reg[6] [2]),
        .I1(\icmp_ln1636_reg_762_reg[0]_0 ),
        .O(\SRL_SIG_reg[15][0]_srl16_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(\tmp_reg_786_pp0_iter1_reg_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_838[0]),
        .I1(\mOutPtr_reg[4] ),
        .I2(\PixArray_val_V_21_053_fu_148_reg[7] [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h00F7FFFFFFFFFFFF)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__0 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_9_n_5 ),
        .I1(bPassThruHcr1_channel_dout),
        .I2(tmp_reg_786_pp0_iter1_reg),
        .I3(\mOutPtr_reg[4] ),
        .I4(\SRL_SIG_reg[15][0]_srl16_i_11_n_5 ),
        .I5(stream_upsampled_full_n),
        .O(\tmp_reg_786_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_9 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1636_reg_762_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][0]_srl16_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(Q[2]),
        .I1(rhs_reg_822_pp0_iter3_reg[2]),
        .I2(trunc_ln3_reg_828[2]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(Q[3]),
        .I1(rhs_reg_822_pp0_iter3_reg[3]),
        .I2(trunc_ln3_reg_828[3]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(Q[4]),
        .I1(rhs_reg_822_pp0_iter3_reg[4]),
        .I2(trunc_ln3_reg_828[4]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(Q[5]),
        .I1(rhs_reg_822_pp0_iter3_reg[5]),
        .I2(trunc_ln3_reg_828[5]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(Q[6]),
        .I1(rhs_reg_822_pp0_iter3_reg[6]),
        .I2(trunc_ln3_reg_828[6]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(Q[7]),
        .I1(rhs_reg_822_pp0_iter3_reg[7]),
        .I2(trunc_ln3_reg_828[7]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(\PixArray_val_V_23_055_fu_156_reg[7] [0]),
        .I1(rhs_1_reg_816_pp0_iter3_reg[0]),
        .I2(trunc_ln232_1_reg_833[0]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(\PixArray_val_V_23_055_fu_156_reg[7] [1]),
        .I1(rhs_1_reg_816_pp0_iter3_reg[1]),
        .I2(trunc_ln232_1_reg_833[1]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(\PixArray_val_V_23_055_fu_156_reg[7] [2]),
        .I1(rhs_1_reg_816_pp0_iter3_reg[2]),
        .I2(trunc_ln232_1_reg_833[2]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(\PixArray_val_V_23_055_fu_156_reg[7] [3]),
        .I1(rhs_1_reg_816_pp0_iter3_reg[3]),
        .I2(trunc_ln232_1_reg_833[3]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_838[1]),
        .I1(\mOutPtr_reg[4] ),
        .I2(\PixArray_val_V_21_053_fu_148_reg[7] [1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(\PixArray_val_V_23_055_fu_156_reg[7] [4]),
        .I1(rhs_1_reg_816_pp0_iter3_reg[4]),
        .I2(trunc_ln232_1_reg_833[4]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(\PixArray_val_V_23_055_fu_156_reg[7] [5]),
        .I1(rhs_1_reg_816_pp0_iter3_reg[5]),
        .I2(trunc_ln232_1_reg_833[5]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(\PixArray_val_V_23_055_fu_156_reg[7] [6]),
        .I1(rhs_1_reg_816_pp0_iter3_reg[6]),
        .I2(trunc_ln232_1_reg_833[6]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(\PixArray_val_V_23_055_fu_156_reg[7] [7]),
        .I1(rhs_1_reg_816_pp0_iter3_reg[7]),
        .I2(trunc_ln232_1_reg_833[7]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_838[2]),
        .I1(\mOutPtr_reg[4] ),
        .I2(\PixArray_val_V_21_053_fu_148_reg[7] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_838[3]),
        .I1(\mOutPtr_reg[4] ),
        .I2(\PixArray_val_V_21_053_fu_148_reg[7] [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_838[4]),
        .I1(\mOutPtr_reg[4] ),
        .I2(\PixArray_val_V_21_053_fu_148_reg[7] [4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_838[5]),
        .I1(\mOutPtr_reg[4] ),
        .I2(\PixArray_val_V_21_053_fu_148_reg[7] [5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_838[6]),
        .I1(\mOutPtr_reg[4] ),
        .I2(\PixArray_val_V_21_053_fu_148_reg[7] [6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(pixbuf_y_val_V_21_out_load_reg_838[7]),
        .I1(\mOutPtr_reg[4] ),
        .I2(\PixArray_val_V_21_053_fu_148_reg[7] [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(Q[0]),
        .I1(rhs_reg_822_pp0_iter3_reg[0]),
        .I2(trunc_ln3_reg_828[0]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(Q[1]),
        .I1(rhs_reg_822_pp0_iter3_reg[1]),
        .I2(trunc_ln3_reg_828[1]),
        .I3(\mOutPtr_reg[4] ),
        .I4(odd_col_reg_766_pp0_iter3_reg),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln1636_reg_762_pp0_iter1_reg),
        .I3(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  (* srl_name = "inst/\v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .I1(icmp_ln1636_fu_261_p2),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \cmp150_reg_776_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp150_reg_776_reg_n_5_[0] ),
        .Q(cmp150_reg_776_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp150_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\cmp150_reg_776_reg_n_5_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1636_fu_261_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}),
        .E(pixbuf_y_val_V_2_fu_126_0),
        .Q(pixbuf_y_val_V_4_fu_134),
        .S(flow_control_loop_pipe_sequential_init_U_n_55),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .SS(SS),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (CO),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(flow_control_loop_pipe_sequential_init_U_n_14),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(pixbuf_y_val_V_1_fu_122),
        .ap_loop_init_int_reg_1({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}),
        .ap_loop_init_int_reg_3({flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .ap_loop_init_int_reg_4({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90}),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_x_1(ap_sig_allocacmp_x_1),
        .bPassThruHcr1_channel_dout(bPassThruHcr1_channel_dout),
        .cmp150_reg_7760(cmp150_reg_7760),
        .\cmp150_reg_776_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\cmp150_reg_776_reg[0]_0 (\cmp150_reg_776_reg_n_5_[0] ),
        .cmp361000_reg_406(cmp361000_reg_406),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg(x_fu_118),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg_0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg),
        .icmp_ln1636_reg_762_pp0_iter1_reg(icmp_ln1636_reg_762_pp0_iter1_reg),
        .\icmp_ln1636_reg_762_reg[0] (\icmp_ln1636_reg_762_reg[0]_0 ),
        .icmp_ln1643_fu_283_p2_carry__0(icmp_ln1643_fu_283_p2_carry__0_0),
        .icmp_ln1643_reg_772(icmp_ln1643_reg_772),
        .\icmp_ln1643_reg_772_reg[0] (flow_control_loop_pipe_sequential_init_U_n_123),
        .\icmp_ln1643_reg_772_reg[0]_0 (icmp_ln1643_fu_283_p2),
        .\int_WidthIn_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}),
        .\int_WidthIn_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .out(out[7:0]),
        .\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54}),
        .\pixbuf_y_val_V_16_load_reg_418_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\pixbuf_y_val_V_17_load_reg_423_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .\pixbuf_y_val_V_18_load_reg_428_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\pixbuf_y_val_V_1_fu_122_reg[7] (pixbuf_y_val_V_2_fu_126),
        .\pixbuf_y_val_V_2_fu_126_reg[0] (\icmp_ln1636_reg_762_reg_n_5_[0] ),
        .\pixbuf_y_val_V_2_fu_126_reg[7] (\pixbuf_y_val_V_2_fu_126_reg[7]_0 ),
        .\pixbuf_y_val_V_3_fu_130_reg[7] (\pixbuf_y_val_V_3_fu_130_reg[7]_0 ),
        .\pixbuf_y_val_V_4_fu_134_reg[7] (\pixbuf_y_val_V_4_fu_134_reg[7]_0 ),
        .\pixbuf_y_val_V_4_fu_134_reg[7]_0 (pixbuf_y_val_V_5_fu_138),
        .\pixbuf_y_val_V_5_fu_138_reg[7] (\pixbuf_y_val_V_5_fu_138_reg[7]_0 ),
        .\pixbuf_y_val_V_5_fu_138_reg[7]_0 (\pixbuf_y_val_V_1_fu_122_reg[7]_0 ),
        .select_ln1632_reg_401(select_ln1632_reg_401),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_upsampled_full_n(stream_upsampled_full_n),
        .tmp_reg_786_pp0_iter1_reg(tmp_reg_786_pp0_iter1_reg),
        .tmp_reg_786_pp0_iter3_reg(tmp_reg_786_pp0_iter3_reg),
        .\tmp_reg_786_reg[0] ({\x_fu_118_reg_n_5_[14] ,\x_fu_118_reg_n_5_[13] ,\x_fu_118_reg_n_5_[12] ,\x_fu_118_reg_n_5_[11] ,\x_fu_118_reg_n_5_[10] ,\x_fu_118_reg_n_5_[9] ,\x_fu_118_reg_n_5_[8] ,\x_fu_118_reg_n_5_[7] ,\x_fu_118_reg_n_5_[6] ,\x_fu_118_reg_n_5_[5] ,\x_fu_118_reg_n_5_[4] ,\x_fu_118_reg_n_5_[3] ,\x_fu_118_reg_n_5_[2] ,\x_fu_118_reg_n_5_[1] ,\x_fu_118_reg_n_5_[0] }),
        .trunc_ln1597_reg_391(trunc_ln1597_reg_391),
        .\trunc_ln1597_reg_391_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70}),
        .\x_fu_118_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118}),
        .\x_fu_118_reg[14] ({flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66}),
        .\x_fu_118_reg[14]_0 (x_2_fu_267_p2),
        .\x_fu_118_reg[14]_1 ({flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121}),
        .\x_fu_118_reg[3] ({flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110}),
        .\x_fu_118_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114}));
  CARRY4 icmp_ln1636_fu_261_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1636_fu_261_p2_carry_n_5,icmp_ln1636_fu_261_p2_carry_n_6,icmp_ln1636_fu_261_p2_carry_n_7,icmp_ln1636_fu_261_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1636_fu_261_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70}));
  CARRY4 icmp_ln1636_fu_261_p2_carry__0
       (.CI(icmp_ln1636_fu_261_p2_carry_n_5),
        .CO({NLW_icmp_ln1636_fu_261_p2_carry__0_CO_UNCONNECTED[3:1],icmp_ln1636_fu_261_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1636_fu_261_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_55}));
  FDRE \icmp_ln1636_reg_762_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1636_reg_762_reg_n_5_[0] ),
        .Q(icmp_ln1636_reg_762_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1636_reg_762_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1636_reg_762_pp0_iter1_reg),
        .Q(icmp_ln1636_reg_762_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1636_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1636_fu_261_p2),
        .Q(\icmp_ln1636_reg_762_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1643_fu_283_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1643_fu_283_p2_carry_n_5,icmp_ln1643_fu_283_p2_carry_n_6,icmp_ln1643_fu_283_p2_carry_n_7,icmp_ln1643_fu_283_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .O(NLW_icmp_ln1643_fu_283_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1643_fu_283_p2_carry__0
       (.CI(icmp_ln1643_fu_283_p2_carry_n_5),
        .CO({icmp_ln1643_fu_283_p2,icmp_ln1643_fu_283_p2_carry__0_n_6,icmp_ln1643_fu_283_p2_carry__0_n_7,icmp_ln1643_fu_283_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}),
        .O(NLW_icmp_ln1643_fu_283_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66}));
  FDRE \icmp_ln1643_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(icmp_ln1643_reg_772),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_806[0]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_1 [0]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10571081_fu_98_reg[7]_0 [0]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [0]),
        .O(lhs_1_fu_489_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_806[1]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_1 [1]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10571081_fu_98_reg[7]_0 [1]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [1]),
        .O(lhs_1_fu_489_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_806[2]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_1 [2]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10571081_fu_98_reg[7]_0 [2]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [2]),
        .O(lhs_1_fu_489_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_806[3]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_1 [3]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10571081_fu_98_reg[7]_0 [3]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [3]),
        .O(lhs_1_fu_489_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_806[4]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_1 [4]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10571081_fu_98_reg[7]_0 [4]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [4]),
        .O(lhs_1_fu_489_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_806[5]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_1 [5]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10571081_fu_98_reg[7]_0 [5]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [5]),
        .O(lhs_1_fu_489_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_806[6]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_1 [6]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10571081_fu_98_reg[7]_0 [6]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [6]),
        .O(lhs_1_fu_489_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_1_reg_806[7]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_1 [7]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10571081_fu_98_reg[7]_0 [7]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [7]),
        .O(lhs_1_fu_489_p3[7]));
  FDRE \lhs_1_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_489_p3[0]),
        .Q(lhs_1_reg_806[0]),
        .R(1'b0));
  FDRE \lhs_1_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_489_p3[1]),
        .Q(lhs_1_reg_806[1]),
        .R(1'b0));
  FDRE \lhs_1_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_489_p3[2]),
        .Q(lhs_1_reg_806[2]),
        .R(1'b0));
  FDRE \lhs_1_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_489_p3[3]),
        .Q(lhs_1_reg_806[3]),
        .R(1'b0));
  FDRE \lhs_1_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_489_p3[4]),
        .Q(lhs_1_reg_806[4]),
        .R(1'b0));
  FDRE \lhs_1_reg_806_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_489_p3[5]),
        .Q(lhs_1_reg_806[5]),
        .R(1'b0));
  FDRE \lhs_1_reg_806_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_489_p3[6]),
        .Q(lhs_1_reg_806[6]),
        .R(1'b0));
  FDRE \lhs_1_reg_806_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_1_fu_489_p3[7]),
        .Q(lhs_1_reg_806[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_811[0]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_1 [0]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10561078_fu_94_reg[7]_0 [0]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [0]),
        .O(lhs_fu_496_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_811[1]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_1 [1]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10561078_fu_94_reg[7]_0 [1]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [1]),
        .O(lhs_fu_496_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_811[2]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_1 [2]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10561078_fu_94_reg[7]_0 [2]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [2]),
        .O(lhs_fu_496_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_811[3]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_1 [3]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10561078_fu_94_reg[7]_0 [3]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [3]),
        .O(lhs_fu_496_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_811[4]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_1 [4]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10561078_fu_94_reg[7]_0 [4]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [4]),
        .O(lhs_fu_496_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_811[5]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_1 [5]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10561078_fu_94_reg[7]_0 [5]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [5]),
        .O(lhs_fu_496_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_811[6]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_1 [6]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10561078_fu_94_reg[7]_0 [6]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [6]),
        .O(lhs_fu_496_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \lhs_reg_811[7]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_1 [7]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10561078_fu_94_reg[7]_0 [7]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [7]),
        .O(lhs_fu_496_p3[7]));
  FDRE \lhs_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_496_p3[0]),
        .Q(lhs_reg_811[0]),
        .R(1'b0));
  FDRE \lhs_reg_811_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_496_p3[1]),
        .Q(lhs_reg_811[1]),
        .R(1'b0));
  FDRE \lhs_reg_811_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_496_p3[2]),
        .Q(lhs_reg_811[2]),
        .R(1'b0));
  FDRE \lhs_reg_811_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_496_p3[3]),
        .Q(lhs_reg_811[3]),
        .R(1'b0));
  FDRE \lhs_reg_811_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_496_p3[4]),
        .Q(lhs_reg_811[4]),
        .R(1'b0));
  FDRE \lhs_reg_811_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_496_p3[5]),
        .Q(lhs_reg_811[5]),
        .R(1'b0));
  FDRE \lhs_reg_811_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_496_p3[6]),
        .Q(lhs_reg_811[6]),
        .R(1'b0));
  FDRE \lhs_reg_811_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(lhs_fu_496_p3[7]),
        .Q(lhs_reg_811[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\tmp_reg_786_pp0_iter1_reg_reg[0]_0 ),
        .I1(hscale_core_polyphase_U0_stream_upsampled_read),
        .I2(stream_upsampled_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \mOutPtr[4]_i_3__0 
       (.I0(hscale_core_polyphase_U0_stream_upsampled_read),
        .I1(stream_upsampled_empty_n),
        .I2(flow_control_loop_pipe_sequential_init_U_n_14),
        .I3(\ap_CS_fsm_reg[6] [2]),
        .I4(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I5(stream_upsampled_full_n),
        .O(mOutPtr110_out));
  FDRE \odd_col_reg_766_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_766),
        .Q(odd_col_reg_766_pp0_iter1_reg),
        .R(1'b0));
  FDRE \odd_col_reg_766_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_766_pp0_iter1_reg),
        .Q(odd_col_reg_766_pp0_iter2_reg),
        .R(1'b0));
  FDRE \odd_col_reg_766_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_766_pp0_iter2_reg),
        .Q(odd_col_reg_766_pp0_iter3_reg),
        .R(1'b0));
  FDRE \odd_col_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(cmp150_reg_7760),
        .D(out_x_fu_273_p2_carry_n_12),
        .Q(odd_col_reg_766),
        .R(1'b0));
  CARRY4 out_x_fu_273_p2_carry
       (.CI(1'b0),
        .CO({out_x_fu_273_p2_carry_n_5,out_x_fu_273_p2_carry_n_6,out_x_fu_273_p2_carry_n_7,out_x_fu_273_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110}),
        .O({NLW_out_x_fu_273_p2_carry_O_UNCONNECTED[3:1],out_x_fu_273_p2_carry_n_12}),
        .S({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90}));
  CARRY4 out_x_fu_273_p2_carry__0
       (.CI(out_x_fu_273_p2_carry_n_5),
        .CO({out_x_fu_273_p2_carry__0_n_5,out_x_fu_273_p2_carry__0_n_6,out_x_fu_273_p2_carry__0_n_7,out_x_fu_273_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114}),
        .O(NLW_out_x_fu_273_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}));
  CARRY4 out_x_fu_273_p2_carry__1
       (.CI(out_x_fu_273_p2_carry__0_n_5),
        .CO({out_x_fu_273_p2_carry__1_n_5,out_x_fu_273_p2_carry__1_n_6,out_x_fu_273_p2_carry__1_n_7,out_x_fu_273_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118}),
        .O(NLW_out_x_fu_273_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}));
  CARRY4 out_x_fu_273_p2_carry__2
       (.CI(out_x_fu_273_p2_carry__1_n_5),
        .CO({NLW_out_x_fu_273_p2_carry__2_CO_UNCONNECTED[3],out_x_fu_273_p2_carry__2_n_6,out_x_fu_273_p2_carry__2_n_7,out_x_fu_273_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121}),
        .O({p_0_in,NLW_out_x_fu_273_p2_carry__2_O_UNCONNECTED[2:0]}),
        .S({1'b1,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_102[0]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [0]),
        .I1(\p_lcssa10561078_fu_94_reg[7]_0 [0]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_102[1]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [1]),
        .I1(\p_lcssa10561078_fu_94_reg[7]_0 [1]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_102[2]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [2]),
        .I1(\p_lcssa10561078_fu_94_reg[7]_0 [2]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_102[3]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [3]),
        .I1(\p_lcssa10561078_fu_94_reg[7]_0 [3]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_102[4]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [4]),
        .I1(\p_lcssa10561078_fu_94_reg[7]_0 [4]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_102[5]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [5]),
        .I1(\p_lcssa10561078_fu_94_reg[7]_0 [5]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_102[6]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [6]),
        .I1(\p_lcssa10561078_fu_94_reg[7]_0 [6]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0511_21058_lcssa1084_fu_102[7]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [7]),
        .I1(\p_lcssa10561078_fu_94_reg[7]_0 [7]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21061_lcssa1087_fu_106[0]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [0]),
        .I1(\p_lcssa10571081_fu_98_reg[7]_0 [0]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21061_lcssa1087_fu_106[1]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [1]),
        .I1(\p_lcssa10571081_fu_98_reg[7]_0 [1]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21061_lcssa1087_fu_106[2]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [2]),
        .I1(\p_lcssa10571081_fu_98_reg[7]_0 [2]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21061_lcssa1087_fu_106[3]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [3]),
        .I1(\p_lcssa10571081_fu_98_reg[7]_0 [3]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21061_lcssa1087_fu_106[4]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [4]),
        .I1(\p_lcssa10571081_fu_98_reg[7]_0 [4]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21061_lcssa1087_fu_106[5]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [5]),
        .I1(\p_lcssa10571081_fu_98_reg[7]_0 [5]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21061_lcssa1087_fu_106[6]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [6]),
        .I1(\p_lcssa10571081_fu_98_reg[7]_0 [6]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \p_0_0_0_0_0_21061_lcssa1087_fu_106[7]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [7]),
        .I1(\p_lcssa10571081_fu_98_reg[7]_0 [7]),
        .I2(CRpix_reg_750_pp0_iter1_reg),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[0]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [0]),
        .I1(CRpix_reg_750),
        .I2(out[8]),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[1]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [1]),
        .I1(CRpix_reg_750),
        .I2(out[9]),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[2]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [2]),
        .I1(CRpix_reg_750),
        .I2(out[10]),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[3]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [3]),
        .I1(CRpix_reg_750),
        .I2(out[11]),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[4]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [4]),
        .I1(CRpix_reg_750),
        .I2(out[12]),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[5]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [5]),
        .I1(CRpix_reg_750),
        .I2(out[13]),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[6]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [6]),
        .I1(CRpix_reg_750),
        .I2(out[14]),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[7]_i_1 
       (.I0(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1636_reg_762_reg_n_5_[0] ),
        .I4(icmp_ln1643_reg_772),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_01017_lcssa1043_fu_78[7]_i_2 
       (.I0(\p_lcssa1066_fu_86_reg[7]_2 [7]),
        .I1(CRpix_reg_750),
        .I2(out[15]),
        .O(\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01021_lcssa1046_fu_82[0]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [0]),
        .I1(CRpix_reg_750),
        .I2(out[8]),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01021_lcssa1046_fu_82[1]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [1]),
        .I1(CRpix_reg_750),
        .I2(out[9]),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01021_lcssa1046_fu_82[2]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [2]),
        .I1(CRpix_reg_750),
        .I2(out[10]),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01021_lcssa1046_fu_82[3]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [3]),
        .I1(CRpix_reg_750),
        .I2(out[11]),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01021_lcssa1046_fu_82[4]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [4]),
        .I1(CRpix_reg_750),
        .I2(out[12]),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01021_lcssa1046_fu_82[5]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [5]),
        .I1(CRpix_reg_750),
        .I2(out[13]),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01021_lcssa1046_fu_82[6]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [6]),
        .I1(CRpix_reg_750),
        .I2(out[14]),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_0_1_0_0_01021_lcssa1046_fu_82[7]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_2 [7]),
        .I1(CRpix_reg_750),
        .I2(out[15]),
        .O(\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10541072_fu_90[0]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_0 [0]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10541072_fu_90_reg[7]_1 [0]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [0]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10541072_fu_90_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10541072_fu_90[1]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_0 [1]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10541072_fu_90_reg[7]_1 [1]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [1]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10541072_fu_90_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10541072_fu_90[2]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_0 [2]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10541072_fu_90_reg[7]_1 [2]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [2]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10541072_fu_90_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10541072_fu_90[3]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_0 [3]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10541072_fu_90_reg[7]_1 [3]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [3]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10541072_fu_90_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10541072_fu_90[4]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_0 [4]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10541072_fu_90_reg[7]_1 [4]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [4]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10541072_fu_90_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10541072_fu_90[5]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_0 [5]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10541072_fu_90_reg[7]_1 [5]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [5]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10541072_fu_90_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10541072_fu_90[6]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_0 [6]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10541072_fu_90_reg[7]_1 [6]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [6]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10541072_fu_90_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10541072_fu_90[7]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_0 [7]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10541072_fu_90_reg[7]_1 [7]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [7]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10541072_fu_90_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10561078_fu_94[0]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_1 [0]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10561078_fu_94_reg[7]_0 [0]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [0]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10561078_fu_94_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10561078_fu_94[1]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_1 [1]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10561078_fu_94_reg[7]_0 [1]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [1]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10561078_fu_94_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10561078_fu_94[2]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_1 [2]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10561078_fu_94_reg[7]_0 [2]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [2]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10561078_fu_94_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10561078_fu_94[3]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_1 [3]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10561078_fu_94_reg[7]_0 [3]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [3]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10561078_fu_94_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10561078_fu_94[4]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_1 [4]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10561078_fu_94_reg[7]_0 [4]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [4]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10561078_fu_94_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10561078_fu_94[5]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_1 [5]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10561078_fu_94_reg[7]_0 [5]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [5]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10561078_fu_94_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10561078_fu_94[6]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_1 [6]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10561078_fu_94_reg[7]_0 [6]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [6]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10561078_fu_94_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10561078_fu_94[7]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_1 [7]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10561078_fu_94_reg[7]_0 [7]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [7]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10561078_fu_94_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10571081_fu_98[0]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_1 [0]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10571081_fu_98_reg[7]_0 [0]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [0]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10571081_fu_98_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10571081_fu_98[1]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_1 [1]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10571081_fu_98_reg[7]_0 [1]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [1]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10571081_fu_98_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10571081_fu_98[2]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_1 [2]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10571081_fu_98_reg[7]_0 [2]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [2]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10571081_fu_98_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10571081_fu_98[3]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_1 [3]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10571081_fu_98_reg[7]_0 [3]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [3]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10571081_fu_98_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10571081_fu_98[4]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_1 [4]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10571081_fu_98_reg[7]_0 [4]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [4]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10571081_fu_98_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10571081_fu_98[5]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_1 [5]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10571081_fu_98_reg[7]_0 [5]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [5]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10571081_fu_98_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10571081_fu_98[6]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_1 [6]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10571081_fu_98_reg[7]_0 [6]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [6]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10571081_fu_98_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa10571081_fu_98[7]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa10541072_fu_90_reg[7]_1 [7]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa10571081_fu_98_reg[7]_0 [7]),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [7]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa10571081_fu_98_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1066_fu_86[0]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_0 [0]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa1066_fu_86_reg[7]_1 [0]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [0]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa1066_fu_86_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1066_fu_86[1]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_0 [1]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa1066_fu_86_reg[7]_1 [1]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [1]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa1066_fu_86_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1066_fu_86[2]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_0 [2]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa1066_fu_86_reg[7]_1 [2]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [2]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa1066_fu_86_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1066_fu_86[3]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_0 [3]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa1066_fu_86_reg[7]_1 [3]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [3]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa1066_fu_86_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1066_fu_86[4]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_0 [4]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa1066_fu_86_reg[7]_1 [4]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [4]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa1066_fu_86_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1066_fu_86[5]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_0 [5]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa1066_fu_86_reg[7]_1 [5]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [5]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa1066_fu_86_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1066_fu_86[6]_i_1 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_0 [6]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa1066_fu_86_reg[7]_1 [6]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [6]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa1066_fu_86_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \p_lcssa1066_fu_86[7]_i_1 
       (.I0(icmp_ln1636_reg_762_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[6] [2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_lcssa1066_fu_86[7]_i_2 
       (.I0(\p_lcssa1066_fu_86[7]_i_3_n_5 ),
        .I1(\p_lcssa1066_fu_86_reg[7]_0 [7]),
        .I2(\p_lcssa1066_fu_86[7]_i_4_n_5 ),
        .I3(\p_lcssa1066_fu_86_reg[7]_1 [7]),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [7]),
        .I5(\p_lcssa1066_fu_86[7]_i_5_n_5 ),
        .O(\p_lcssa1066_fu_86_reg[7] [7]));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \p_lcssa1066_fu_86[7]_i_3 
       (.I0(CRpix_reg_750_pp0_iter1_reg),
        .I1(cmp150_reg_776_pp0_iter1_reg),
        .I2(icmp_ln1636_reg_762_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\p_lcssa1066_fu_86[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \p_lcssa1066_fu_86[7]_i_4 
       (.I0(cmp150_reg_776_pp0_iter1_reg),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(icmp_ln1636_reg_762_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\p_lcssa1066_fu_86[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \p_lcssa1066_fu_86[7]_i_5 
       (.I0(cmp150_reg_776_pp0_iter1_reg),
        .I1(icmp_ln1636_reg_762_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\p_lcssa1066_fu_86[7]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \pixbuf_y_val_V_15_fu_114[7]_i_1 
       (.I0(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \pixbuf_y_val_V_18_fu_126[7]_i_1 
       (.I0(\icmp_ln1636_reg_762_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[6] [2]),
        .I2(icmp_ln1636_reg_762_pp0_iter2_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  FDRE \pixbuf_y_val_V_1_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\pixbuf_y_val_V_1_fu_122_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\pixbuf_y_val_V_1_fu_122_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\pixbuf_y_val_V_1_fu_122_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\pixbuf_y_val_V_1_fu_122_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\pixbuf_y_val_V_1_fu_122_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\pixbuf_y_val_V_1_fu_122_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\pixbuf_y_val_V_1_fu_122_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_1_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\pixbuf_y_val_V_1_fu_122_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .D(\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 [0]),
        .Q(pixbuf_y_val_V_21_out_load_reg_838[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_838_reg[1] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .D(\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 [1]),
        .Q(pixbuf_y_val_V_21_out_load_reg_838[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_838_reg[2] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .D(\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 [2]),
        .Q(pixbuf_y_val_V_21_out_load_reg_838[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_838_reg[3] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .D(\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 [3]),
        .Q(pixbuf_y_val_V_21_out_load_reg_838[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_838_reg[4] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .D(\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 [4]),
        .Q(pixbuf_y_val_V_21_out_load_reg_838[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_838_reg[5] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .D(\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 [5]),
        .Q(pixbuf_y_val_V_21_out_load_reg_838[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_838_reg[6] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .D(\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 [6]),
        .Q(pixbuf_y_val_V_21_out_load_reg_838[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_21_out_load_reg_838_reg[7] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0 ),
        .D(\pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0 [7]),
        .Q(pixbuf_y_val_V_21_out_load_reg_838[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(pixbuf_y_val_V_2_fu_126[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(pixbuf_y_val_V_2_fu_126[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(pixbuf_y_val_V_2_fu_126[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(pixbuf_y_val_V_2_fu_126[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(pixbuf_y_val_V_2_fu_126[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(pixbuf_y_val_V_2_fu_126[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(pixbuf_y_val_V_2_fu_126[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_2_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(pixbuf_y_val_V_2_fu_126[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(pixbuf_y_val_V_3_fu_130[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(pixbuf_y_val_V_3_fu_130[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(pixbuf_y_val_V_3_fu_130[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(pixbuf_y_val_V_3_fu_130[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(pixbuf_y_val_V_3_fu_130[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(pixbuf_y_val_V_3_fu_130[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(pixbuf_y_val_V_3_fu_130[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(pixbuf_y_val_V_3_fu_130[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(pixbuf_y_val_V_4_fu_134[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(pixbuf_y_val_V_4_fu_134[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(pixbuf_y_val_V_4_fu_134[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(pixbuf_y_val_V_4_fu_134[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(pixbuf_y_val_V_4_fu_134[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(pixbuf_y_val_V_4_fu_134[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(pixbuf_y_val_V_4_fu_134[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_4_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(pixbuf_y_val_V_4_fu_134[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(pixbuf_y_val_V_5_fu_138[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(pixbuf_y_val_V_5_fu_138[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(pixbuf_y_val_V_5_fu_138[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(pixbuf_y_val_V_5_fu_138[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(pixbuf_y_val_V_5_fu_138[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(pixbuf_y_val_V_5_fu_138[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(pixbuf_y_val_V_5_fu_138[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_5_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_1_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(pixbuf_y_val_V_5_fu_138[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_3_fu_130[0]),
        .Q(\pixbuf_y_val_V_6_reg_790_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_790_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_3_fu_130[1]),
        .Q(\pixbuf_y_val_V_6_reg_790_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_790_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_3_fu_130[2]),
        .Q(\pixbuf_y_val_V_6_reg_790_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_790_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_3_fu_130[3]),
        .Q(\pixbuf_y_val_V_6_reg_790_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_790_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_3_fu_130[4]),
        .Q(\pixbuf_y_val_V_6_reg_790_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_790_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_3_fu_130[5]),
        .Q(\pixbuf_y_val_V_6_reg_790_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_790_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_3_fu_130[6]),
        .Q(\pixbuf_y_val_V_6_reg_790_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_6_reg_790_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_3_fu_130[7]),
        .Q(\pixbuf_y_val_V_6_reg_790_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_4_fu_134[0]),
        .Q(\pixbuf_y_val_V_7_reg_796_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_4_fu_134[1]),
        .Q(\pixbuf_y_val_V_7_reg_796_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_4_fu_134[2]),
        .Q(\pixbuf_y_val_V_7_reg_796_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_4_fu_134[3]),
        .Q(\pixbuf_y_val_V_7_reg_796_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_4_fu_134[4]),
        .Q(\pixbuf_y_val_V_7_reg_796_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_4_fu_134[5]),
        .Q(\pixbuf_y_val_V_7_reg_796_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_4_fu_134[6]),
        .Q(\pixbuf_y_val_V_7_reg_796_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_7_reg_796_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_4_fu_134[7]),
        .Q(\pixbuf_y_val_V_7_reg_796_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pixbuf_y_val_V_8_reg_801[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln1636_reg_762_reg[0]_0 ),
        .O(pixbuf_y_val_V_6_reg_7900));
  FDRE \pixbuf_y_val_V_8_reg_801_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_5_fu_138[0]),
        .Q(\pixbuf_y_val_V_8_reg_801_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_801_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_5_fu_138[1]),
        .Q(\pixbuf_y_val_V_8_reg_801_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_801_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_5_fu_138[2]),
        .Q(\pixbuf_y_val_V_8_reg_801_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_801_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_5_fu_138[3]),
        .Q(\pixbuf_y_val_V_8_reg_801_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_801_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_5_fu_138[4]),
        .Q(\pixbuf_y_val_V_8_reg_801_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_801_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_5_fu_138[5]),
        .Q(\pixbuf_y_val_V_8_reg_801_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_801_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_5_fu_138[6]),
        .Q(\pixbuf_y_val_V_8_reg_801_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_8_reg_801_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_val_V_6_reg_7900),
        .D(pixbuf_y_val_V_5_fu_138[7]),
        .Q(\pixbuf_y_val_V_8_reg_801_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_816[0]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_0 [0]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10541072_fu_90_reg[7]_1 [0]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [0]),
        .O(rhs_1_fu_503_p3[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_816[1]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_0 [1]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10541072_fu_90_reg[7]_1 [1]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [1]),
        .O(rhs_1_fu_503_p3[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_816[2]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_0 [2]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10541072_fu_90_reg[7]_1 [2]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [2]),
        .O(rhs_1_fu_503_p3[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_816[3]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_0 [3]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10541072_fu_90_reg[7]_1 [3]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [3]),
        .O(rhs_1_fu_503_p3[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_816[4]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_0 [4]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10541072_fu_90_reg[7]_1 [4]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [4]),
        .O(rhs_1_fu_503_p3[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_816[5]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_0 [5]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10541072_fu_90_reg[7]_1 [5]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [5]),
        .O(rhs_1_fu_503_p3[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_816[6]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_0 [6]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10541072_fu_90_reg[7]_1 [6]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [6]),
        .O(rhs_1_fu_503_p3[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_1_reg_816[7]_i_1 
       (.I0(\p_lcssa10541072_fu_90_reg[7]_0 [7]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa10541072_fu_90_reg[7]_1 [7]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa10541072_fu_90_reg[7]_2 [7]),
        .O(rhs_1_fu_503_p3[7]));
  FDRE \rhs_1_reg_816_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_816[0]),
        .Q(rhs_1_reg_816_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_816[1]),
        .Q(rhs_1_reg_816_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_816[2]),
        .Q(rhs_1_reg_816_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_816[3]),
        .Q(rhs_1_reg_816_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_816[4]),
        .Q(rhs_1_reg_816_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_816[5]),
        .Q(rhs_1_reg_816_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_816[6]),
        .Q(rhs_1_reg_816_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_1_reg_816[7]),
        .Q(rhs_1_reg_816_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_503_p3[0]),
        .Q(rhs_1_reg_816[0]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_503_p3[1]),
        .Q(rhs_1_reg_816[1]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_503_p3[2]),
        .Q(rhs_1_reg_816[2]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_503_p3[3]),
        .Q(rhs_1_reg_816[3]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_503_p3[4]),
        .Q(rhs_1_reg_816[4]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_503_p3[5]),
        .Q(rhs_1_reg_816[5]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_503_p3[6]),
        .Q(rhs_1_reg_816[6]),
        .R(1'b0));
  FDRE \rhs_1_reg_816_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_1_fu_503_p3[7]),
        .Q(rhs_1_reg_816[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_822[0]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_0 [0]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa1066_fu_86_reg[7]_1 [0]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [0]),
        .O(rhs_fu_510_p3[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_822[1]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_0 [1]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa1066_fu_86_reg[7]_1 [1]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [1]),
        .O(rhs_fu_510_p3[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_822[2]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_0 [2]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa1066_fu_86_reg[7]_1 [2]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [2]),
        .O(rhs_fu_510_p3[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_822[3]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_0 [3]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa1066_fu_86_reg[7]_1 [3]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [3]),
        .O(rhs_fu_510_p3[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_822[4]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_0 [4]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa1066_fu_86_reg[7]_1 [4]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [4]),
        .O(rhs_fu_510_p3[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_822[5]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_0 [5]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa1066_fu_86_reg[7]_1 [5]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [5]),
        .O(rhs_fu_510_p3[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_822[6]_i_1 
       (.I0(\p_lcssa1066_fu_86_reg[7]_0 [6]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa1066_fu_86_reg[7]_1 [6]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [6]),
        .O(rhs_fu_510_p3[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_reg_822[7]_i_1 
       (.I0(icmp_ln1636_reg_762_pp0_iter1_reg),
        .I1(\icmp_ln1636_reg_762_reg[0]_0 ),
        .O(p_5_in));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rhs_reg_822[7]_i_2 
       (.I0(\p_lcssa1066_fu_86_reg[7]_0 [7]),
        .I1(CRpix_reg_750_pp0_iter1_reg),
        .I2(\p_lcssa1066_fu_86_reg[7]_1 [7]),
        .I3(cmp150_reg_776_pp0_iter1_reg),
        .I4(\p_lcssa1066_fu_86_reg[7]_2 [7]),
        .O(rhs_fu_510_p3[7]));
  FDRE \rhs_reg_822_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_822[0]),
        .Q(rhs_reg_822_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \rhs_reg_822_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_822[1]),
        .Q(rhs_reg_822_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \rhs_reg_822_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_822[2]),
        .Q(rhs_reg_822_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \rhs_reg_822_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_822[3]),
        .Q(rhs_reg_822_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \rhs_reg_822_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_822[4]),
        .Q(rhs_reg_822_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \rhs_reg_822_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_822[5]),
        .Q(rhs_reg_822_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \rhs_reg_822_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_822[6]),
        .Q(rhs_reg_822_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \rhs_reg_822_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rhs_reg_822[7]),
        .Q(rhs_reg_822_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \rhs_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_510_p3[0]),
        .Q(rhs_reg_822[0]),
        .R(1'b0));
  FDRE \rhs_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_510_p3[1]),
        .Q(rhs_reg_822[1]),
        .R(1'b0));
  FDRE \rhs_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_510_p3[2]),
        .Q(rhs_reg_822[2]),
        .R(1'b0));
  FDRE \rhs_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_510_p3[3]),
        .Q(rhs_reg_822[3]),
        .R(1'b0));
  FDRE \rhs_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_510_p3[4]),
        .Q(rhs_reg_822[4]),
        .R(1'b0));
  FDRE \rhs_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_510_p3[5]),
        .Q(rhs_reg_822[5]),
        .R(1'b0));
  FDRE \rhs_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_510_p3[6]),
        .Q(rhs_reg_822[6]),
        .R(1'b0));
  FDRE \rhs_reg_822_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rhs_fu_510_p3[7]),
        .Q(rhs_reg_822[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_786_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1636_reg_762_reg[0]_0 ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \tmp_reg_786_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_786),
        .Q(tmp_reg_786_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_786_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_786_pp0_iter1_reg),
        .Q(tmp_reg_786_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_786_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_786_pp0_iter2_reg),
        .Q(tmp_reg_786_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_reg_786_reg[0] 
       (.C(ap_clk),
        .CE(cmp150_reg_7760),
        .D(p_0_in),
        .Q(tmp_reg_786),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_833[2]_i_2 
       (.I0(rhs_1_reg_816[3]),
        .I1(lhs_1_reg_806[3]),
        .O(\trunc_ln232_1_reg_833[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_833[2]_i_3 
       (.I0(rhs_1_reg_816[2]),
        .I1(lhs_1_reg_806[2]),
        .O(\trunc_ln232_1_reg_833[2]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_833[2]_i_4 
       (.I0(rhs_1_reg_816[1]),
        .I1(lhs_1_reg_806[1]),
        .O(\trunc_ln232_1_reg_833[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_833[2]_i_5 
       (.I0(rhs_1_reg_816[0]),
        .I1(lhs_1_reg_806[0]),
        .O(\trunc_ln232_1_reg_833[2]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_833[6]_i_2 
       (.I0(rhs_1_reg_816[7]),
        .I1(lhs_1_reg_806[7]),
        .O(\trunc_ln232_1_reg_833[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_833[6]_i_3 
       (.I0(rhs_1_reg_816[6]),
        .I1(lhs_1_reg_806[6]),
        .O(\trunc_ln232_1_reg_833[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_833[6]_i_4 
       (.I0(rhs_1_reg_816[5]),
        .I1(lhs_1_reg_806[5]),
        .O(\trunc_ln232_1_reg_833[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln232_1_reg_833[6]_i_5 
       (.I0(rhs_1_reg_816[4]),
        .I1(lhs_1_reg_806[4]),
        .O(\trunc_ln232_1_reg_833[6]_i_5_n_5 ));
  FDRE \trunc_ln232_1_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_1_fu_639_p2[1]),
        .Q(trunc_ln232_1_reg_833[0]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_833_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_1_fu_639_p2[2]),
        .Q(trunc_ln232_1_reg_833[1]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_833_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_1_fu_639_p2[3]),
        .Q(trunc_ln232_1_reg_833[2]),
        .R(1'b0));
  CARRY4 \trunc_ln232_1_reg_833_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln232_1_reg_833_reg[2]_i_1_n_5 ,\trunc_ln232_1_reg_833_reg[2]_i_1_n_6 ,\trunc_ln232_1_reg_833_reg[2]_i_1_n_7 ,\trunc_ln232_1_reg_833_reg[2]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI(rhs_1_reg_816[3:0]),
        .O({ret_V_1_fu_639_p2[3:1],\NLW_trunc_ln232_1_reg_833_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln232_1_reg_833[2]_i_2_n_5 ,\trunc_ln232_1_reg_833[2]_i_3_n_5 ,\trunc_ln232_1_reg_833[2]_i_4_n_5 ,\trunc_ln232_1_reg_833[2]_i_5_n_5 }));
  FDRE \trunc_ln232_1_reg_833_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_1_fu_639_p2[4]),
        .Q(trunc_ln232_1_reg_833[3]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_833_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_1_fu_639_p2[5]),
        .Q(trunc_ln232_1_reg_833[4]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_833_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_1_fu_639_p2[6]),
        .Q(trunc_ln232_1_reg_833[5]),
        .R(1'b0));
  FDRE \trunc_ln232_1_reg_833_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_1_fu_639_p2[7]),
        .Q(trunc_ln232_1_reg_833[6]),
        .R(1'b0));
  CARRY4 \trunc_ln232_1_reg_833_reg[6]_i_1 
       (.CI(\trunc_ln232_1_reg_833_reg[2]_i_1_n_5 ),
        .CO({\trunc_ln232_1_reg_833_reg[6]_i_1_n_5 ,\trunc_ln232_1_reg_833_reg[6]_i_1_n_6 ,\trunc_ln232_1_reg_833_reg[6]_i_1_n_7 ,\trunc_ln232_1_reg_833_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(rhs_1_reg_816[7:4]),
        .O(ret_V_1_fu_639_p2[7:4]),
        .S({\trunc_ln232_1_reg_833[6]_i_2_n_5 ,\trunc_ln232_1_reg_833[6]_i_3_n_5 ,\trunc_ln232_1_reg_833[6]_i_4_n_5 ,\trunc_ln232_1_reg_833[6]_i_5_n_5 }));
  FDRE \trunc_ln232_1_reg_833_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_1_fu_639_p2[8]),
        .Q(trunc_ln232_1_reg_833[7]),
        .R(1'b0));
  CARRY4 \trunc_ln232_1_reg_833_reg[7]_i_1 
       (.CI(\trunc_ln232_1_reg_833_reg[6]_i_1_n_5 ),
        .CO({\NLW_trunc_ln232_1_reg_833_reg[7]_i_1_CO_UNCONNECTED [3:1],ret_V_1_fu_639_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln232_1_reg_833_reg[7]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_828[2]_i_2 
       (.I0(rhs_reg_822[3]),
        .I1(lhs_reg_811[3]),
        .O(\trunc_ln3_reg_828[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_828[2]_i_3 
       (.I0(rhs_reg_822[2]),
        .I1(lhs_reg_811[2]),
        .O(\trunc_ln3_reg_828[2]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_828[2]_i_4 
       (.I0(rhs_reg_822[1]),
        .I1(lhs_reg_811[1]),
        .O(\trunc_ln3_reg_828[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_828[2]_i_5 
       (.I0(rhs_reg_822[0]),
        .I1(lhs_reg_811[0]),
        .O(\trunc_ln3_reg_828[2]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_828[6]_i_2 
       (.I0(rhs_reg_822[7]),
        .I1(lhs_reg_811[7]),
        .O(\trunc_ln3_reg_828[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_828[6]_i_3 
       (.I0(rhs_reg_822[6]),
        .I1(lhs_reg_811[6]),
        .O(\trunc_ln3_reg_828[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_828[6]_i_4 
       (.I0(rhs_reg_822[5]),
        .I1(lhs_reg_811[5]),
        .O(\trunc_ln3_reg_828[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_828[6]_i_5 
       (.I0(rhs_reg_822[4]),
        .I1(lhs_reg_811[4]),
        .O(\trunc_ln3_reg_828[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln3_reg_828[7]_i_1 
       (.I0(odd_col_reg_766_pp0_iter2_reg),
        .I1(\icmp_ln1636_reg_762_reg[0]_0 ),
        .O(trunc_ln232_1_reg_8330));
  FDRE \trunc_ln3_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_fu_611_p2[1]),
        .Q(trunc_ln3_reg_828[0]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_fu_611_p2[2]),
        .Q(trunc_ln3_reg_828[1]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_fu_611_p2[3]),
        .Q(trunc_ln3_reg_828[2]),
        .R(1'b0));
  CARRY4 \trunc_ln3_reg_828_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln3_reg_828_reg[2]_i_1_n_5 ,\trunc_ln3_reg_828_reg[2]_i_1_n_6 ,\trunc_ln3_reg_828_reg[2]_i_1_n_7 ,\trunc_ln3_reg_828_reg[2]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI(rhs_reg_822[3:0]),
        .O({ret_V_fu_611_p2[3:1],\NLW_trunc_ln3_reg_828_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln3_reg_828[2]_i_2_n_5 ,\trunc_ln3_reg_828[2]_i_3_n_5 ,\trunc_ln3_reg_828[2]_i_4_n_5 ,\trunc_ln3_reg_828[2]_i_5_n_5 }));
  FDRE \trunc_ln3_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_fu_611_p2[4]),
        .Q(trunc_ln3_reg_828[3]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_fu_611_p2[5]),
        .Q(trunc_ln3_reg_828[4]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_fu_611_p2[6]),
        .Q(trunc_ln3_reg_828[5]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_fu_611_p2[7]),
        .Q(trunc_ln3_reg_828[6]),
        .R(1'b0));
  CARRY4 \trunc_ln3_reg_828_reg[6]_i_1 
       (.CI(\trunc_ln3_reg_828_reg[2]_i_1_n_5 ),
        .CO({\trunc_ln3_reg_828_reg[6]_i_1_n_5 ,\trunc_ln3_reg_828_reg[6]_i_1_n_6 ,\trunc_ln3_reg_828_reg[6]_i_1_n_7 ,\trunc_ln3_reg_828_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(rhs_reg_822[7:4]),
        .O(ret_V_fu_611_p2[7:4]),
        .S({\trunc_ln3_reg_828[6]_i_2_n_5 ,\trunc_ln3_reg_828[6]_i_3_n_5 ,\trunc_ln3_reg_828[6]_i_4_n_5 ,\trunc_ln3_reg_828[6]_i_5_n_5 }));
  FDRE \trunc_ln3_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln232_1_reg_8330),
        .D(ret_V_fu_611_p2[8]),
        .Q(trunc_ln3_reg_828[7]),
        .R(1'b0));
  CARRY4 \trunc_ln3_reg_828_reg[7]_i_2 
       (.CI(\trunc_ln3_reg_828_reg[6]_i_1_n_5 ),
        .CO({\NLW_trunc_ln3_reg_828_reg[7]_i_2_CO_UNCONNECTED [3:1],ret_V_fu_611_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln3_reg_828_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \x_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[0]),
        .Q(\x_fu_118_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[10]),
        .Q(\x_fu_118_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[11]),
        .Q(\x_fu_118_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[12]),
        .Q(\x_fu_118_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[13]),
        .Q(\x_fu_118_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[14]),
        .Q(\x_fu_118_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[1]),
        .Q(\x_fu_118_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[2]),
        .Q(\x_fu_118_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[3]),
        .Q(\x_fu_118_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[4]),
        .Q(\x_fu_118_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[5]),
        .Q(\x_fu_118_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[6]),
        .Q(\x_fu_118_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[7]),
        .Q(\x_fu_118_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[8]),
        .Q(\x_fu_118_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \x_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(x_2_fu_267_p2[9]),
        .Q(\x_fu_118_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "16" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [15:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [15:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]s_axis_video_TDATA;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [23:0]m_axis_video_TDATA;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire AXIvideo2MultiPixStream_U0_n_34;
  wire AXIvideo2MultiPixStream_U0_n_37;
  wire AXIvideo2MultiPixStream_U0_n_39;
  wire AXIvideo2MultiPixStream_U0_n_6;
  wire AXIvideo2MultiPixStream_U0_n_7;
  wire AXIvideo2MultiPixStream_U0_n_9;
  wire [23:0]AXIvideo2MultiPixStream_U0_stream_in_din;
  wire Block_entry12_proc_U0_ap_continue;
  wire Block_entry12_proc_U0_ap_return;
  wire Block_entry1_proc_U0_ap_continue;
  wire Block_entry1_proc_U0_ap_return;
  wire Block_entry1_proc_U0_n_9;
  wire CTRL_s_axi_U_n_100;
  wire CTRL_s_axi_U_n_101;
  wire CTRL_s_axi_U_n_104;
  wire CTRL_s_axi_U_n_105;
  wire CTRL_s_axi_U_n_106;
  wire CTRL_s_axi_U_n_107;
  wire CTRL_s_axi_U_n_108;
  wire CTRL_s_axi_U_n_109;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_110;
  wire CTRL_s_axi_U_n_111;
  wire CTRL_s_axi_U_n_112;
  wire CTRL_s_axi_U_n_113;
  wire CTRL_s_axi_U_n_114;
  wire CTRL_s_axi_U_n_115;
  wire CTRL_s_axi_U_n_116;
  wire CTRL_s_axi_U_n_117;
  wire CTRL_s_axi_U_n_118;
  wire CTRL_s_axi_U_n_119;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_125;
  wire CTRL_s_axi_U_n_126;
  wire CTRL_s_axi_U_n_127;
  wire CTRL_s_axi_U_n_129;
  wire CTRL_s_axi_U_n_131;
  wire CTRL_s_axi_U_n_134;
  wire CTRL_s_axi_U_n_135;
  wire CTRL_s_axi_U_n_27;
  wire CTRL_s_axi_U_n_28;
  wire CTRL_s_axi_U_n_29;
  wire CTRL_s_axi_U_n_30;
  wire CTRL_s_axi_U_n_47;
  wire CTRL_s_axi_U_n_48;
  wire CTRL_s_axi_U_n_49;
  wire CTRL_s_axi_U_n_50;
  wire CTRL_s_axi_U_n_51;
  wire CTRL_s_axi_U_n_52;
  wire CTRL_s_axi_U_n_53;
  wire CTRL_s_axi_U_n_54;
  wire CTRL_s_axi_U_n_55;
  wire CTRL_s_axi_U_n_56;
  wire CTRL_s_axi_U_n_57;
  wire CTRL_s_axi_U_n_58;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_81;
  wire CTRL_s_axi_U_n_82;
  wire CTRL_s_axi_U_n_83;
  wire CTRL_s_axi_U_n_84;
  wire CTRL_s_axi_U_n_85;
  wire CTRL_s_axi_U_n_86;
  wire CTRL_s_axi_U_n_87;
  wire CTRL_s_axi_U_n_88;
  wire CTRL_s_axi_U_n_89;
  wire CTRL_s_axi_U_n_90;
  wire CTRL_s_axi_U_n_91;
  wire CTRL_s_axi_U_n_92;
  wire CTRL_s_axi_U_n_93;
  wire CTRL_s_axi_U_n_94;
  wire CTRL_s_axi_U_n_95;
  wire CTRL_s_axi_U_n_96;
  wire CTRL_s_axi_U_n_97;
  wire CTRL_s_axi_U_n_98;
  wire CTRL_s_axi_U_n_99;
  wire [1:0]ColorModeOut;
  wire [13:0]Height;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_idle;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_10;
  wire MultiPixStream2AXIvideo_U0_n_11;
  wire MultiPixStream2AXIvideo_U0_n_27;
  wire MultiPixStream2AXIvideo_U0_n_29;
  wire MultiPixStream2AXIvideo_U0_n_9;
  wire MultiPixStream2AXIvideo_U0_stream_out_422_read;
  wire [15:0]WidthIn;
  wire [15:0]WidthOut;
  wire [15:0]add_ln676_reg_969;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_9;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state4_10;
  wire ap_CS_fsm_state4_6;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_idle;
  wire ap_return_preg;
  wire ap_return_preg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_Block_entry12_proc_U0_ap_ready;
  wire ap_sync_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_Block_entry12_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5;
  wire bPassThruHcr1_channel_U_n_10;
  wire bPassThruHcr1_channel_U_n_13;
  wire bPassThruHcr1_channel_U_n_14;
  wire bPassThruHcr1_channel_U_n_5;
  wire bPassThruHcr1_channel_U_n_9;
  wire bPassThruHcr1_channel_dout;
  wire bPassThruHcr2_U_n_8;
  wire bPassThruHcr2_dout;
  wire [23:0]data_in;
  wire [1:0]\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/ap_sig_allocacmp_i_1 ;
  wire [3:3]\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/mapComp_address0 ;
  wire \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_init ;
  wire \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln653_fu_281_p2 ;
  wire [8:1]\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4 ;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready;
  wire grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg;
  wire \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_block_pp0_stage0_01001 ;
  wire \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_enable_reg_pp0_iter4 ;
  wire \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/pixbuf_y_val_V_21_out_load_reg_8380 ;
  wire \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter2_reg ;
  wire \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter3_reg ;
  wire [15:0]hfltCoeff_q0;
  wire [8:1]hscale_core_polyphase_U0_hfltCoeff_address0;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire hscale_core_polyphase_U0_n_33;
  wire hscale_core_polyphase_U0_n_34;
  wire hscale_core_polyphase_U0_n_35;
  wire hscale_core_polyphase_U0_n_48;
  wire hscale_core_polyphase_U0_n_49;
  wire hscale_core_polyphase_U0_n_51;
  wire hscale_core_polyphase_U0_n_79;
  wire hscale_core_polyphase_U0_n_80;
  wire [10:1]hscale_core_polyphase_U0_phasesH_address0;
  wire hscale_core_polyphase_U0_phasesH_ce0;
  wire [23:0]hscale_core_polyphase_U0_stream_scaled_din;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire [10:0]i_1_fu_82_reg;
  wire icmp_ln1542_fu_220_p2;
  wire icmp_ln1634_fu_226_p2;
  wire icmp_ln1634_fu_249_p2;
  wire icmp_ln637_fu_320_p2;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_2;
  wire mOutPtr110_out_5;
  wire mOutPtr110_out_7;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [1:0]map_V_1_fu_48_reg;
  wire [1:0]map_V_2_fu_52_reg;
  wire [1:0]map_V_fu_44_reg;
  wire [1:0]p_v1_fu_303_p3;
  wire [8:0]phasesH_q0;
  wire [15:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [15:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [9:0]sel0;
  wire [2:2]select_ln1632_reg_401;
  wire shiftReg_ce;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_8;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire [23:0]stream_in_dout;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire stream_out_422_empty_n;
  wire stream_out_422_full_n;
  wire [23:0]stream_scaled_dout;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire [23:0]stream_upsampled_dout;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;
  wire v_hcresampler_core_1_U0_ap_ready;
  wire v_hcresampler_core_1_U0_ap_start;
  wire v_hcresampler_core_1_U0_n_31;
  wire v_hcresampler_core_1_U0_n_49;
  wire v_hcresampler_core_1_U0_n_50;
  wire v_hcresampler_core_1_U0_n_51;
  wire v_hcresampler_core_1_U0_n_52;
  wire v_hcresampler_core_1_U0_n_53;
  wire v_hcresampler_core_1_U0_n_54;
  wire v_hcresampler_core_1_U0_n_55;
  wire v_hcresampler_core_1_U0_n_58;
  wire v_hcresampler_core_1_U0_n_59;
  wire [23:0]v_hcresampler_core_1_U0_stream_out_422_din;
  wire v_hcresampler_core_1_U0_stream_scaled_read;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_n_37;
  wire v_hcresampler_core_U0_n_53;
  wire v_hcresampler_core_U0_n_54;
  wire v_hcresampler_core_U0_n_55;
  wire v_hcresampler_core_U0_n_56;
  wire v_hcresampler_core_U0_n_57;
  wire v_hcresampler_core_U0_n_58;
  wire v_hcresampler_core_U0_n_59;
  wire v_hcresampler_core_U0_n_60;
  wire v_hcresampler_core_U0_stream_in_read;
  wire [23:0]v_hcresampler_core_U0_stream_upsampled_din;
  wire [14:0]y_fu_58;
  wire [14:0]y_fu_60;
  wire [10:0]y_fu_72_reg;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .CO(icmp_ln637_fu_320_p2),
        .D(ap_NS_fsm),
        .E(AXIvideo2MultiPixStream_U0_n_34),
        .Q(WidthIn[10:0]),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[3]_0 ({ap_CS_fsm_state4,AXIvideo2MultiPixStream_U0_n_9}),
        .\ap_CS_fsm_reg[5]_i_2_0 (Height[10:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg(AXIvideo2MultiPixStream_U0_n_39),
        .\icmp_ln1409_reg_385_reg[0] (AXIvideo2MultiPixStream_U0_n_37),
        .\icmp_ln1435_1_reg_324_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_7),
        .\icmp_ln1435_1_reg_324_reg[0]_1 (CTRL_s_axi_U_n_11),
        .\icmp_ln1435_reg_319_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_6),
        .\icmp_ln1435_reg_319_reg[0]_1 (CTRL_s_axi_U_n_12),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .int_ap_start_i_2(ap_CS_fsm_state3),
        .int_ap_start_i_2_0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5),
        .mOutPtr110_out(mOutPtr110_out),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_U0_stream_in_read(v_hcresampler_core_U0_stream_in_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry12_proc Block_entry12_proc_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(CTRL_s_axi_U_n_134),
        .ap_return_preg(ap_return_preg),
        .ap_start(ap_start),
        .ap_sync_Block_entry12_proc_U0_ap_ready(ap_sync_Block_entry12_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry12_proc_U0_ap_ready(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .if_din(Block_entry12_proc_U0_ap_return));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry1_proc Block_entry1_proc_U0
       (.Block_entry1_proc_U0_ap_return(Block_entry1_proc_U0_ap_return),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_0(ap_done_reg),
        .ap_done_reg_reg_0(CTRL_s_axi_U_n_131),
        .ap_return_preg(ap_return_preg_1),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_Block_entry1_proc_U0_ap_ready(ap_sync_Block_entry1_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry12_proc_U0_ap_ready(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg(AXIvideo2MultiPixStream_U0_n_39),
        .int_ap_start_reg(Block_entry1_proc_U0_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi CTRL_s_axi_U
       (.ADDRBWRADDR(hscale_core_polyphase_U0_hfltCoeff_address0),
        .Block_entry12_proc_U0_ap_continue(Block_entry12_proc_U0_ap_continue),
        .Block_entry1_proc_U0_ap_continue(Block_entry1_proc_U0_ap_continue),
        .Block_entry1_proc_U0_ap_return(Block_entry1_proc_U0_ap_return),
        .CO(icmp_ln1634_fu_226_p2),
        .D(ap_NS_fsm),
        .DI({CTRL_s_axi_U_n_82,CTRL_s_axi_U_n_83}),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .O({CTRL_s_axi_U_n_27,CTRL_s_axi_U_n_28,CTRL_s_axi_U_n_29,CTRL_s_axi_U_n_30}),
        .Q(hscale_core_polyphase_U0_phasesH_address0),
        .S({bPassThruHcr1_channel_U_n_13,bPassThruHcr1_channel_U_n_14}),
        .\SRL_SIG_reg[0][0] (bPassThruHcr1_channel_U_n_5),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[3]_i_2_0 (y_fu_72_reg),
        .\ap_CS_fsm_reg[6] ({v_hcresampler_core_U0_n_56,v_hcresampler_core_U0_n_57,v_hcresampler_core_U0_n_58}),
        .\ap_CS_fsm_reg[6]_0 ({v_hcresampler_core_1_U0_n_53,v_hcresampler_core_1_U0_n_54,v_hcresampler_core_1_U0_n_55}),
        .\ap_CS_fsm_reg[6]_i_2_0 (y_fu_58),
        .\ap_CS_fsm_reg[6]_i_2_1 ({v_hcresampler_core_U0_n_53,v_hcresampler_core_U0_n_54,v_hcresampler_core_U0_n_55}),
        .\ap_CS_fsm_reg[6]_i_2__0_0 (y_fu_60),
        .\ap_CS_fsm_reg[6]_i_2__0_1 ({v_hcresampler_core_1_U0_n_49,v_hcresampler_core_1_U0_n_50,v_hcresampler_core_1_U0_n_51,v_hcresampler_core_1_U0_n_52}),
        .\ap_CS_fsm_reg[7]_i_2_0 (i_1_fu_82_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_0),
        .ap_idle(ap_idle),
        .ap_loop_exit_ready_pp0_iter20_reg_reg__0(\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln653_fu_281_p2 ),
        .ap_loop_init(\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_init ),
        .ap_loop_init_int(\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_return_preg(ap_return_preg_1),
        .ap_return_preg_1(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_1(\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/ap_sig_allocacmp_i_1 ),
        .ap_start(ap_start),
        .ap_sync_hscale_core_polyphase_U0_ap_ready(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_Block_entry12_proc_U0_ap_ready(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg(ap_CS_fsm_state3),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5),
        .axi_last_V_fu_201_p2_carry({MultiPixStream2AXIvideo_U0_n_9,MultiPixStream2AXIvideo_U0_n_10}),
        .axi_last_V_fu_201_p2_carry_0(MultiPixStream2AXIvideo_U0_n_11),
        .bPassThruHcr2_dout(bPassThruHcr2_dout),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg),
        .hscale_core_polyphase_U0_hfltCoeff_ce0(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .hscale_core_polyphase_U0_phasesH_ce0(hscale_core_polyphase_U0_phasesH_ce0),
        .\icmp_ln1435_1_reg_324_reg[0] ({ap_CS_fsm_state4,AXIvideo2MultiPixStream_U0_n_9}),
        .\icmp_ln1435_1_reg_324_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_7),
        .\icmp_ln1435_reg_319_reg[0] (AXIvideo2MultiPixStream_U0_n_6),
        .icmp_ln653_fu_281_p2_carry_i_2_0({hscale_core_polyphase_U0_n_48,hscale_core_polyphase_U0_n_49}),
        .icmp_ln676_fu_423_p2_carry__0(add_ln676_reg_969),
        .icmp_ln757_fu_403_p2_carry(hscale_core_polyphase_U0_n_33),
        .if_din(Block_entry12_proc_U0_ap_return),
        .\int_ColorModeOut_reg[0]_0 (CTRL_s_axi_U_n_121),
        .\int_ColorModeOut_reg[1]_0 (ColorModeOut),
        .\int_ColorMode_reg[0]_0 (CTRL_s_axi_U_n_11),
        .\int_ColorMode_reg[0]_1 (CTRL_s_axi_U_n_12),
        .\int_Height_reg[10]_0 (icmp_ln1542_fu_220_p2),
        .\int_Height_reg[13]_0 (Height),
        .\int_Height_reg[15]_0 (icmp_ln1634_fu_249_p2),
        .\int_Height_reg[9]_0 (icmp_ln637_fu_320_p2),
        .\int_WidthIn_reg[11]_0 ({CTRL_s_axi_U_n_51,CTRL_s_axi_U_n_52,CTRL_s_axi_U_n_53,CTRL_s_axi_U_n_54}),
        .\int_WidthIn_reg[15]_0 (WidthIn),
        .\int_WidthIn_reg[15]_1 ({CTRL_s_axi_U_n_55,CTRL_s_axi_U_n_56,CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58}),
        .\int_WidthIn_reg[15]_2 ({CTRL_s_axi_U_n_88,CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91}),
        .\int_WidthIn_reg[7]_0 ({CTRL_s_axi_U_n_47,CTRL_s_axi_U_n_48,CTRL_s_axi_U_n_49,CTRL_s_axi_U_n_50}),
        .\int_WidthIn_reg[7]_1 ({CTRL_s_axi_U_n_84,CTRL_s_axi_U_n_85,CTRL_s_axi_U_n_86,CTRL_s_axi_U_n_87}),
        .\int_WidthOut_reg[10]_0 ({CTRL_s_axi_U_n_60,CTRL_s_axi_U_n_61,CTRL_s_axi_U_n_62}),
        .\int_WidthOut_reg[10]_1 (CTRL_s_axi_U_n_125),
        .\int_WidthOut_reg[11]_0 ({CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113,CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115}),
        .\int_WidthOut_reg[15]_0 (WidthOut),
        .\int_WidthOut_reg[15]_1 ({CTRL_s_axi_U_n_116,CTRL_s_axi_U_n_117,CTRL_s_axi_U_n_118,CTRL_s_axi_U_n_119}),
        .\int_WidthOut_reg[1]_0 (p_v1_fu_303_p3),
        .\int_WidthOut_reg[1]_1 ({CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105,CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107}),
        .\int_WidthOut_reg[2]_0 (CTRL_s_axi_U_n_81),
        .\int_WidthOut_reg[2]_1 (CTRL_s_axi_U_n_127),
        .\int_WidthOut_reg[5]_0 (CTRL_s_axi_U_n_126),
        .\int_WidthOut_reg[7]_0 ({CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109,CTRL_s_axi_U_n_110,CTRL_s_axi_U_n_111}),
        .int_ap_start_reg_0(CTRL_s_axi_U_n_129),
        .int_ap_start_reg_1(CTRL_s_axi_U_n_131),
        .int_ap_start_reg_2(CTRL_s_axi_U_n_134),
        .\int_hfltCoeff_shift0_reg[0]_0 (CTRL_s_axi_U_n_7),
        .\int_hfltCoeff_shift0_reg[0]_1 (hscale_core_polyphase_U0_n_34),
        .\int_phasesH_shift0_reg[0]_0 (CTRL_s_axi_U_n_8),
        .\int_phasesH_shift0_reg[0]_1 (hscale_core_polyphase_U0_n_35),
        .internal_full_n_reg(CTRL_s_axi_U_n_135),
        .interrupt(interrupt),
        .mapComp_address0(\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/mapComp_address0 ),
        .mem_reg(hfltCoeff_q0),
        .mem_reg_0(phasesH_q0),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[14:0]),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[14:0]),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .sel0(sel0),
        .tmp_17_fu_293_p4({\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4 [8:5],\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4 [2:1]}),
        .\x_5_reg_927_pp0_iter2_reg_reg[10]__0 ({CTRL_s_axi_U_n_100,CTRL_s_axi_U_n_101}),
        .\x_5_reg_927_pp0_iter2_reg_reg[6]__0 ({CTRL_s_axi_U_n_96,CTRL_s_axi_U_n_97,CTRL_s_axi_U_n_98,CTRL_s_axi_U_n_99}),
        .\x_5_reg_927_pp0_iter2_reg_reg[7]__0 ({CTRL_s_axi_U_n_92,CTRL_s_axi_U_n_93,CTRL_s_axi_U_n_94,CTRL_s_axi_U_n_95}));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .D(data_in),
        .E(MultiPixStream2AXIvideo_U0_n_27),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_idle(MultiPixStream2AXIvideo_U0_ap_idle),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_stream_out_422_read(MultiPixStream2AXIvideo_U0_stream_out_422_read),
        .Q({MultiPixStream2AXIvideo_U0_n_9,MultiPixStream2AXIvideo_U0_n_10}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[7]_0 (icmp_ln1542_fu_220_p2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_1(\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/ap_sig_allocacmp_i_1 ),
        .axi_last_V_fu_201_p2_carry(CTRL_s_axi_U_n_126),
        .axi_last_V_fu_201_p2_carry_0(CTRL_s_axi_U_n_127),
        .\axi_last_V_reg_311_reg[0] (CTRL_s_axi_U_n_125),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg_0(MultiPixStream2AXIvideo_U0_n_11),
        .\i_1_fu_82_reg[10]_0 (i_1_fu_82_reg),
        .icmp_ln1544_fu_189_p2_carry(WidthOut[10:0]),
        .internal_empty_n_reg(MultiPixStream2AXIvideo_U0_n_29),
        .mOutPtr110_out(mOutPtr110_out_2),
        .\mOutPtr_reg[4] (v_hcresampler_core_1_U0_n_58),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .map_V_1_fu_48_reg(map_V_1_fu_48_reg),
        .map_V_2_fu_52_reg(map_V_2_fu_52_reg),
        .map_V_fu_44_reg(map_V_fu_44_reg),
        .\q0_reg[0] (CTRL_s_axi_U_n_121),
        .\q0_reg[1] (\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/mapComp_address0 ),
        .\q0_reg[1]_0 (ColorModeOut),
        .stream_out_422_empty_n(stream_out_422_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .R(Block_entry1_proc_U0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry12_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_Block_entry12_proc_U0_ap_ready),
        .Q(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .R(Block_entry1_proc_U0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_Block_entry1_proc_U0_ap_ready),
        .Q(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .R(Block_entry1_proc_U0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .Q(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5),
        .R(Block_entry1_proc_U0_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S bPassThruHcr1_channel_U
       (.Block_entry1_proc_U0_ap_continue(Block_entry1_proc_U0_ap_continue),
        .CO(icmp_ln1634_fu_226_p2),
        .E(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/pixbuf_y_val_V_21_out_load_reg_8380 ),
        .Q({ap_CS_fsm_state4_10,ap_CS_fsm_state3_9,v_hcresampler_core_U0_n_37}),
        .S({bPassThruHcr1_channel_U_n_13,bPassThruHcr1_channel_U_n_14}),
        .\SRL_SIG_reg[0][0] (bPassThruHcr1_channel_U_n_5),
        .\SRL_SIG_reg[0][0]_0 (CTRL_s_axi_U_n_135),
        .\SRL_SIG_reg[1][0] (bPassThruHcr1_channel_U_n_10),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_01001(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_block_pp0_stage0_01001 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_enable_reg_pp0_iter4(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_enable_reg_pp0_iter4 ),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .bPassThruHcr1_channel_dout(bPassThruHcr1_channel_dout),
        .int_ap_idle_reg(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5),
        .int_ap_idle_reg_0(hscale_core_polyphase_U0_n_51),
        .int_ap_idle_reg_1(bPassThruHcr2_U_n_8),
        .select_ln1632_reg_401(select_ln1632_reg_401),
        .tmp_reg_786_pp0_iter2_reg(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter2_reg ),
        .tmp_reg_786_pp0_iter3_reg(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter3_reg ),
        .\tmp_reg_786_pp0_iter3_reg_reg[0] (bPassThruHcr1_channel_U_n_9),
        .\trunc_ln1597_reg_391_reg[3] ({WidthIn[2],WidthIn[0]}),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S bPassThruHcr2_U
       (.Block_entry12_proc_U0_ap_continue(Block_entry12_proc_U0_ap_continue),
        .MultiPixStream2AXIvideo_U0_ap_idle(MultiPixStream2AXIvideo_U0_ap_idle),
        .Q({ap_CS_fsm_state4_6,v_hcresampler_core_1_U0_n_31}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_Block_entry12_proc_U0_ap_ready(ap_sync_reg_Block_entry12_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .bPassThruHcr2_dout(bPassThruHcr2_dout),
        .if_din(Block_entry12_proc_U0_ap_return),
        .int_ap_idle_i_2_0(AXIvideo2MultiPixStream_U0_n_9),
        .internal_empty_n_reg_0(bPassThruHcr2_U_n_8),
        .\mOutPtr_reg[1]_0 (icmp_ln1634_fu_249_p2),
        .\mOutPtr_reg[2]_0 (CTRL_s_axi_U_n_129),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_hcresampler_core_1_U0_ap_ready(v_hcresampler_core_1_U0_ap_ready),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase hscale_core_polyphase_U0
       (.ADDRBWRADDR(hscale_core_polyphase_U0_hfltCoeff_address0),
        .D(phasesH_q0),
        .DI({CTRL_s_axi_U_n_82,CTRL_s_axi_U_n_83}),
        .E(hscale_core_polyphase_U0_n_79),
        .Q(hscale_core_polyphase_U0_phasesH_address0),
        .SS(ap_rst_n_inv),
        .\add_ln676_reg_969_reg[15] (add_ln676_reg_969),
        .\and_ln757_reg_984_reg[0] ({CTRL_s_axi_U_n_100,CTRL_s_axi_U_n_101}),
        .\ap_CS_fsm_reg[0]_0 (icmp_ln637_fu_320_p2),
        .\ap_CS_fsm_reg[2]_0 ({ap_CS_fsm_state3,hscale_core_polyphase_U0_n_51}),
        .\ap_CS_fsm_reg[4]_0 (hscale_core_polyphase_U0_n_80),
        .ap_clk(ap_clk),
        .ap_loop_init(\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_init ),
        .ap_loop_init_int(\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\empty_45_reg_365_reg[0] (hscale_core_polyphase_U0_n_34),
        .grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready),
        .grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg),
        .\hfltCoeff_load_reg_375_reg[15] (hfltCoeff_q0),
        .hscale_core_polyphase_U0_hfltCoeff_ce0(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .hscale_core_polyphase_U0_phasesH_ce0(hscale_core_polyphase_U0_phasesH_ce0),
        .hscale_core_polyphase_U0_stream_upsampled_read(hscale_core_polyphase_U0_stream_upsampled_read),
        .icmp_ln653_fu_281_p2_carry(p_v1_fu_303_p3),
        .icmp_ln653_fu_281_p2_carry_0(CTRL_s_axi_U_n_81),
        .icmp_ln653_fu_281_p2_carry_i_4(\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln653_fu_281_p2 ),
        .icmp_ln676_fu_423_p2_carry__0({CTRL_s_axi_U_n_84,CTRL_s_axi_U_n_85,CTRL_s_axi_U_n_86,CTRL_s_axi_U_n_87}),
        .icmp_ln676_fu_423_p2_carry__0_0(WidthIn),
        .icmp_ln676_fu_423_p2_carry__1({CTRL_s_axi_U_n_88,CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91}),
        .\icmp_ln715_reg_937_reg[0] ({CTRL_s_axi_U_n_60,CTRL_s_axi_U_n_61,CTRL_s_axi_U_n_62}),
        .icmp_ln757_fu_403_p2_carry__0({CTRL_s_axi_U_n_96,CTRL_s_axi_U_n_97,CTRL_s_axi_U_n_98,CTRL_s_axi_U_n_99}),
        .icmp_ln757_fu_403_p2_carry__0_0({CTRL_s_axi_U_n_92,CTRL_s_axi_U_n_93,CTRL_s_axi_U_n_94,CTRL_s_axi_U_n_95}),
        .if_dout(stream_upsampled_dout),
        .in(hscale_core_polyphase_U0_stream_scaled_din),
        .\int_hfltCoeff_shift0_reg[0] (CTRL_s_axi_U_n_7),
        .\int_phasesH_shift0_reg[0] (CTRL_s_axi_U_n_8),
        .sel0(sel0),
        .shiftReg_ce(shiftReg_ce_3),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .v_hcresampler_core_1_U0_stream_scaled_read(v_hcresampler_core_1_U0_stream_scaled_read),
        .\x_5_reg_927_pp0_iter2_reg_reg[0]__0 (hscale_core_polyphase_U0_n_33),
        .\x_fu_164_reg[10] ({\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4 [8:5],\grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4 [2:1]}),
        .\x_fu_164_reg[6] ({hscale_core_polyphase_U0_n_48,hscale_core_polyphase_U0_n_49}),
        .\xbySamples_reg_941_reg[0] (hscale_core_polyphase_U0_n_35),
        .\y_fu_72_reg[10]_0 (y_fu_72_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_hcresampler_core_1_U0_n_59),
        .\mOutPtr_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_29),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S stream_in_U
       (.E(AXIvideo2MultiPixStream_U0_n_34),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_37),
        .mOutPtr110_out(mOutPtr110_out),
        .out(stream_in_dout),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core_U0_stream_in_read(v_hcresampler_core_U0_stream_in_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_0 stream_out_422_U
       (.D(data_in),
        .E(MultiPixStream2AXIvideo_U0_n_27),
        .MultiPixStream2AXIvideo_U0_stream_out_422_read(MultiPixStream2AXIvideo_U0_stream_out_422_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_hcresampler_core_1_U0_stream_out_422_din),
        .internal_empty_n_reg_0(v_hcresampler_core_1_U0_n_58),
        .mOutPtr110_out(mOutPtr110_out_2),
        .map_V_1_fu_48_reg(map_V_1_fu_48_reg),
        .map_V_2_fu_52_reg(map_V_2_fu_52_reg),
        .map_V_fu_44_reg(map_V_fu_44_reg),
        .shiftReg_ce(shiftReg_ce_4),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .stream_out_422_full_n(stream_out_422_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_1 stream_scaled_U
       (.E(hscale_core_polyphase_U0_n_79),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(hscale_core_polyphase_U0_stream_scaled_din),
        .internal_empty_n_reg_0(hscale_core_polyphase_U0_n_80),
        .mOutPtr110_out(mOutPtr110_out_5),
        .out(stream_scaled_dout),
        .shiftReg_ce(shiftReg_ce_3),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .stream_scaled_full_n(stream_scaled_full_n),
        .v_hcresampler_core_1_U0_stream_scaled_read(v_hcresampler_core_1_U0_stream_scaled_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_2 stream_upsampled_U
       (.E(v_hcresampler_core_U0_n_59),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .hscale_core_polyphase_U0_stream_upsampled_read(hscale_core_polyphase_U0_stream_upsampled_read),
        .in(v_hcresampler_core_U0_stream_upsampled_din),
        .internal_empty_n_reg_0(v_hcresampler_core_U0_n_60),
        .mOutPtr110_out(mOutPtr110_out_7),
        .out(stream_upsampled_dout),
        .shiftReg_ce(shiftReg_ce_8),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .stream_upsampled_full_n(stream_upsampled_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1 v_hcresampler_core_1_U0
       (.Q({ap_CS_fsm_state4_6,v_hcresampler_core_1_U0_n_31}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[6]_0 (icmp_ln1634_fu_249_p2),
        .\ap_CS_fsm_reg[6]_i_2__0 (Height),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThruHcr2_dout(bPassThruHcr2_dout),
        .icmp_ln1643_fu_389_p2_carry__0(WidthOut),
        .in(v_hcresampler_core_1_U0_stream_out_422_din),
        .\loopWidth_reg_473_reg[15]_0 ({CTRL_s_axi_U_n_116,CTRL_s_axi_U_n_117,CTRL_s_axi_U_n_118,CTRL_s_axi_U_n_119}),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[4] (hscale_core_polyphase_U0_n_80),
        .out(stream_scaled_dout),
        .shiftReg_ce(shiftReg_ce_4),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(v_hcresampler_core_1_U0_n_59),
        .stream_out_422_full_n(stream_out_422_full_n),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .\tmp_reg_925_pp0_iter1_reg_reg[0] (v_hcresampler_core_1_U0_n_58),
        .\trunc_ln1597_reg_478_reg[11]_0 ({CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113,CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115}),
        .\trunc_ln1597_reg_478_reg[3]_0 ({CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105,CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107}),
        .\trunc_ln1597_reg_478_reg[7]_0 ({CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109,CTRL_s_axi_U_n_110,CTRL_s_axi_U_n_111}),
        .v_hcresampler_core_1_U0_ap_ready(v_hcresampler_core_1_U0_ap_ready),
        .v_hcresampler_core_1_U0_ap_start(v_hcresampler_core_1_U0_ap_start),
        .v_hcresampler_core_1_U0_stream_scaled_read(v_hcresampler_core_1_U0_stream_scaled_read),
        .\y_fu_60_reg[13]_0 ({v_hcresampler_core_1_U0_n_53,v_hcresampler_core_1_U0_n_54,v_hcresampler_core_1_U0_n_55}),
        .\y_fu_60_reg[14]_0 (y_fu_60),
        .\y_fu_60_reg[7]_0 ({v_hcresampler_core_1_U0_n_49,v_hcresampler_core_1_U0_n_50,v_hcresampler_core_1_U0_n_51,v_hcresampler_core_1_U0_n_52}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core v_hcresampler_core_U0
       (.CO(icmp_ln1634_fu_226_p2),
        .E(v_hcresampler_core_U0_stream_in_read),
        .O({CTRL_s_axi_U_n_27,CTRL_s_axi_U_n_28,CTRL_s_axi_U_n_29,CTRL_s_axi_U_n_30}),
        .Q({ap_CS_fsm_state4_10,ap_CS_fsm_state3_9,v_hcresampler_core_U0_n_37}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[6]_i_2 (Height[13:2]),
        .ap_block_pp0_stage0_01001(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_block_pp0_stage0_01001 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_enable_reg_pp0_iter4 ),
        .ap_rst_n(ap_rst_n),
        .bPassThruHcr1_channel_dout(bPassThruHcr1_channel_dout),
        .hscale_core_polyphase_U0_stream_upsampled_read(hscale_core_polyphase_U0_stream_upsampled_read),
        .icmp_ln1643_fu_283_p2_carry__0(WidthIn),
        .in(v_hcresampler_core_U0_stream_upsampled_din),
        .internal_empty_n_reg(v_hcresampler_core_U0_n_59),
        .\loopWidth_reg_386_reg[15]_0 ({CTRL_s_axi_U_n_55,CTRL_s_axi_U_n_56,CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58}),
        .mOutPtr110_out(mOutPtr110_out_7),
        .\mOutPtr_reg[4] (bPassThruHcr1_channel_U_n_9),
        .out(stream_in_dout),
        .\pixbuf_y_val_V_21_out_load_reg_838_reg[0] (\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/pixbuf_y_val_V_21_out_load_reg_8380 ),
        .select_ln1632_reg_401(select_ln1632_reg_401),
        .\select_ln1632_reg_401_reg[2]_0 (bPassThruHcr1_channel_U_n_10),
        .shiftReg_ce(shiftReg_ce_8),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .stream_upsampled_full_n(stream_upsampled_full_n),
        .\tmp_reg_786_pp0_iter1_reg_reg[0] (v_hcresampler_core_U0_n_60),
        .tmp_reg_786_pp0_iter2_reg(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter2_reg ),
        .tmp_reg_786_pp0_iter3_reg(\grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter3_reg ),
        .\trunc_ln1597_reg_391_reg[11]_0 ({CTRL_s_axi_U_n_51,CTRL_s_axi_U_n_52,CTRL_s_axi_U_n_53,CTRL_s_axi_U_n_54}),
        .\trunc_ln1597_reg_391_reg[7]_0 ({CTRL_s_axi_U_n_47,CTRL_s_axi_U_n_48,CTRL_s_axi_U_n_49,CTRL_s_axi_U_n_50}),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .\y_fu_58_reg[13]_0 ({v_hcresampler_core_U0_n_56,v_hcresampler_core_U0_n_57,v_hcresampler_core_U0_n_58}),
        .\y_fu_58_reg[14]_0 (y_fu_58),
        .\y_fu_58_reg[7]_0 ({v_hcresampler_core_U0_n_53,v_hcresampler_core_U0_n_54,v_hcresampler_core_U0_n_55}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
