/* Generated by Amaranth Yosys 0.50 (PyPI ver 0.50.0.0.post119, git sha1 b5170e139) */

(* top =  1  *)
(* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:768" *)
(* generator = "Amaranth" *)
module top(avl_index__waitrequest, avl_vertex__readdata, avl_vertex__waitrequest, avl_depthstencil__readdata, avl_depthstencil__waitrequest, avl_color__readdata, avl_color__waitrequest, avl_csr__address, avl_csr__write, avl_csr__read, avl_csr__writedata, clk, rst, pixel_clk, pixel_rst, ready, avl_index__address, avl_index__write, avl_index__read, avl_index__writedata, avl_vertex__address
, avl_vertex__write, avl_vertex__read, avl_vertex__writedata, avl_depthstencil__address, avl_depthstencil__write, avl_depthstencil__read, avl_depthstencil__writedata, avl_color__address, avl_color__write, avl_color__read, avl_color__writedata, avl_csr__readdata, avl_csr__waitrequest, avl_index__readdata);
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [31:0] avl_bus__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [31:0] \avl_bus__address$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [31:0] \avl_bus__address$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [31:0] \avl_bus__address$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [9:0] \avl_bus__address$59 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  wire avl_bus__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  wire \avl_bus__read$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  wire \avl_bus__read$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  wire \avl_bus__read$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  wire \avl_bus__read$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] avl_bus__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] \avl_bus__readdata$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] \avl_bus__readdata$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] \avl_bus__readdata$55 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] \avl_bus__readdata$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  wire avl_bus__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  wire \avl_bus__waitrequest$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  wire \avl_bus__waitrequest$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  wire \avl_bus__waitrequest$56 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  wire \avl_bus__waitrequest$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  wire avl_bus__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  wire \avl_bus__write$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  wire \avl_bus__write$51 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  wire \avl_bus__write$57 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  wire \avl_bus__write$63 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  wire [31:0] avl_bus__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  wire [31:0] \avl_bus__writedata$46 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  wire [31:0] \avl_bus__writedata$52 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  wire [31:0] \avl_bus__writedata$58 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  wire [31:0] \avl_bus__writedata$64 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  output [31:0] avl_color__address;
  wire [31:0] avl_color__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  output avl_color__read;
  wire avl_color__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] avl_color__readdata;
  wire [31:0] avl_color__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  input avl_color__waitrequest;
  wire avl_color__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  output avl_color__write;
  wire avl_color__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] avl_color__writedata;
  wire [31:0] avl_color__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [9:0] avl_csr__address;
  wire [9:0] avl_csr__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  input avl_csr__read;
  wire avl_csr__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  output [31:0] avl_csr__readdata;
  wire [31:0] avl_csr__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  output avl_csr__waitrequest;
  wire avl_csr__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input avl_csr__write;
  wire avl_csr__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  input [31:0] avl_csr__writedata;
  wire [31:0] avl_csr__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  output [31:0] avl_depthstencil__address;
  wire [31:0] avl_depthstencil__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  output avl_depthstencil__read;
  wire avl_depthstencil__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] avl_depthstencil__readdata;
  wire [31:0] avl_depthstencil__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  input avl_depthstencil__waitrequest;
  wire avl_depthstencil__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  output avl_depthstencil__write;
  wire avl_depthstencil__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] avl_depthstencil__writedata;
  wire [31:0] avl_depthstencil__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  output [31:0] avl_index__address;
  wire [31:0] avl_index__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  output avl_index__read;
  wire avl_index__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] avl_index__readdata;
  wire [31:0] avl_index__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  input avl_index__waitrequest;
  wire avl_index__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  output avl_index__write;
  wire avl_index__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] avl_index__writedata;
  wire [31:0] avl_index__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  output [31:0] avl_vertex__address;
  wire [31:0] avl_vertex__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  output avl_vertex__read;
  wire avl_vertex__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] avl_vertex__readdata;
  wire [31:0] avl_vertex__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  input avl_vertex__waitrequest;
  wire avl_vertex__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  output avl_vertex__write;
  wire avl_vertex__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] avl_vertex__writedata;
  wire [31:0] avl_vertex__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_clk;
  wire pixel_clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_rst;
  wire pixel_rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:395" *)
  output ready;
  wire ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:395" *)
  wire \ready$65 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_color__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] wb_color__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire wb_color__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_color__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_color__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_color__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire wb_color__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_csr__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [9:0] wb_csr__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire wb_csr__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_csr__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_csr__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_csr__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_csr__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire wb_csr__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_depthstencil__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] wb_depthstencil__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire wb_depthstencil__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_depthstencil__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_depthstencil__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_depthstencil__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire wb_depthstencil__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_index__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] wb_index__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire wb_index__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_index__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_index__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_index__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire wb_index__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_vertex__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] wb_vertex__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire wb_vertex__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_vertex__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_vertex__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_vertex__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire wb_vertex__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:777" *)
  \top.bridge_color  bridge_color (
    .avl_bus__read(avl_color__read),
    .avl_bus__waitrequest(avl_color__waitrequest),
    .avl_bus__write(avl_color__write),
    .avl_bus__writedata(avl_color__writedata),
    .wb_color__ack(wb_color__ack),
    .wb_color__adr(wb_color__adr),
    .wb_color__cyc(wb_color__cyc),
    .wb_color__dat_r(avl_color__readdata),
    .wb_color__stb(wb_color__stb),
    .wb_color__we(wb_color__we)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:778" *)
  \top.bridge_csr  bridge_csr (
    .avl_bus__read(avl_csr__read),
    .avl_bus__readdata(avl_csr__readdata),
    .avl_bus__waitrequest(avl_csr__waitrequest),
    .avl_bus__write(avl_csr__write),
    .send_op(wb_csr__cyc),
    .wb_csr__ack(wb_csr__ack),
    .wb_csr__adr(avl_csr__address),
    .wb_csr__dat_w(avl_csr__writedata)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:774" *)
  \top.bridge_depthstencil  bridge_depthstencil (
    .avl_bus__read(avl_depthstencil__read),
    .avl_bus__waitrequest(avl_depthstencil__waitrequest),
    .avl_bus__write(avl_depthstencil__write),
    .avl_bus__writedata(avl_depthstencil__writedata),
    .wb_depthstencil__ack(wb_depthstencil__ack),
    .wb_depthstencil__adr(wb_depthstencil__adr),
    .wb_depthstencil__cyc(wb_depthstencil__cyc),
    .wb_depthstencil__dat_r(avl_depthstencil__readdata),
    .wb_depthstencil__stb(wb_depthstencil__stb),
    .wb_depthstencil__we(wb_depthstencil__we)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:772" *)
  \top.bridge_index  bridge_index (
    .avl_bus__read(avl_index__read),
    .avl_bus__waitrequest(avl_index__waitrequest),
    .avl_bus__write(avl_index__write),
    .wb_index__ack(wb_index__ack),
    .wb_index__adr(wb_index__adr),
    .wb_index__cyc(wb_index__cyc),
    .wb_index__dat_r(avl_index__readdata),
    .wb_index__stb(wb_index__stb),
    .wb_index__we(wb_index__we)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:773" *)
  \top.bridge_vertex  bridge_vertex (
    .avl_bus__read(avl_vertex__read),
    .avl_bus__waitrequest(avl_vertex__waitrequest),
    .avl_bus__write(avl_vertex__write),
    .wb_vertex__ack(wb_vertex__ack),
    .wb_vertex__adr(wb_vertex__adr),
    .wb_vertex__cyc(wb_vertex__cyc),
    .wb_vertex__dat_r(avl_vertex__readdata),
    .wb_vertex__stb(wb_vertex__stb),
    .wb_vertex__we(wb_vertex__we)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:770" *)
  \top.pipeline  pipeline (
    .clk(clk),
    .pixel_clk(pixel_clk),
    .pixel_rst(pixel_rst),
    .r_data(ready),
    .rst(rst),
    .wb_bus__adr(avl_csr__address),
    .wb_bus__cyc(wb_csr__cyc),
    .wb_bus__dat_w(avl_csr__writedata),
    .wb_bus__we(avl_csr__write),
    .wb_color__ack(wb_color__ack),
    .wb_color__adr(wb_color__adr),
    .wb_color__cyc(wb_color__cyc),
    .wb_color__dat_r(avl_color__readdata),
    .wb_color__dat_w(avl_color__writedata),
    .wb_color__stb(wb_color__stb),
    .wb_color__we(wb_color__we),
    .wb_csr__ack(wb_csr__ack),
    .wb_csr__dat_r(avl_csr__readdata),
    .wb_depthstencil__ack(wb_depthstencil__ack),
    .wb_depthstencil__adr(wb_depthstencil__adr),
    .wb_depthstencil__cyc(wb_depthstencil__cyc),
    .wb_depthstencil__dat_r(avl_depthstencil__readdata),
    .wb_depthstencil__dat_w(avl_depthstencil__writedata),
    .wb_depthstencil__stb(wb_depthstencil__stb),
    .wb_depthstencil__we(wb_depthstencil__we),
    .wb_index__ack(wb_index__ack),
    .wb_index__adr(wb_index__adr),
    .wb_index__cyc(wb_index__cyc),
    .wb_index__dat_r(avl_index__readdata),
    .wb_index__stb(wb_index__stb),
    .wb_index__we(wb_index__we),
    .wb_vertex__ack(wb_vertex__ack),
    .wb_vertex__adr(wb_vertex__adr),
    .wb_vertex__cyc(wb_vertex__cyc),
    .wb_vertex__dat_r(avl_vertex__readdata),
    .wb_vertex__stb(wb_vertex__stb),
    .wb_vertex__we(wb_vertex__we)
  );
  assign avl_bus__address = { wb_index__adr, 2'h0 };
  assign avl_bus__read = avl_index__read;
  assign avl_bus__readdata = avl_index__readdata;
  assign avl_bus__waitrequest = avl_index__waitrequest;
  assign avl_bus__write = avl_index__write;
  assign avl_bus__writedata = 32'd0;
  assign \avl_bus__address$41  = { wb_vertex__adr, 2'h0 };
  assign \avl_bus__read$42  = avl_vertex__read;
  assign \avl_bus__readdata$43  = avl_vertex__readdata;
  assign \avl_bus__waitrequest$44  = avl_vertex__waitrequest;
  assign \avl_bus__write$45  = avl_vertex__write;
  assign \avl_bus__writedata$46  = 32'd0;
  assign \avl_bus__address$47  = { wb_depthstencil__adr, 2'h0 };
  assign \avl_bus__read$48  = avl_depthstencil__read;
  assign \avl_bus__readdata$49  = avl_depthstencil__readdata;
  assign \avl_bus__waitrequest$50  = avl_depthstencil__waitrequest;
  assign \avl_bus__write$51  = avl_depthstencil__write;
  assign \avl_bus__writedata$52  = avl_depthstencil__writedata;
  assign \avl_bus__address$53  = { wb_color__adr, 2'h0 };
  assign \avl_bus__read$54  = avl_color__read;
  assign \avl_bus__readdata$55  = avl_color__readdata;
  assign \avl_bus__waitrequest$56  = avl_color__waitrequest;
  assign \avl_bus__write$57  = avl_color__write;
  assign \avl_bus__writedata$58  = avl_color__writedata;
  assign \avl_bus__address$59  = avl_csr__address;
  assign \avl_bus__read$60  = avl_csr__read;
  assign \avl_bus__readdata$61  = avl_csr__readdata;
  assign \avl_bus__waitrequest$62  = avl_csr__waitrequest;
  assign \avl_bus__write$63  = avl_csr__write;
  assign \avl_bus__writedata$64  = avl_csr__writedata;
  assign \ready$65  = ready;
  assign wb_index__dat_w = 32'd0;
  assign wb_index__dat_r = avl_index__readdata;
  assign wb_vertex__dat_w = 32'd0;
  assign wb_vertex__dat_r = avl_vertex__readdata;
  assign wb_depthstencil__dat_w = avl_depthstencil__writedata;
  assign wb_depthstencil__dat_r = avl_depthstencil__readdata;
  assign wb_color__dat_w = avl_color__writedata;
  assign wb_color__dat_r = avl_color__readdata;
  assign wb_csr__stb = wb_csr__cyc;
  assign wb_csr__we = avl_csr__write;
  assign wb_csr__dat_w = avl_csr__writedata;
  assign wb_csr__dat_r = avl_csr__readdata;
  assign wb_csr__adr = avl_csr__address;
  assign wb_csr__sel = 1'h1;
  assign avl_index__address = { wb_index__adr, 2'h0 };
  assign avl_index__writedata = 32'd0;
  assign avl_vertex__address = { wb_vertex__adr, 2'h0 };
  assign avl_vertex__writedata = 32'd0;
  assign avl_depthstencil__address = { wb_depthstencil__adr, 2'h0 };
  assign avl_color__address = { wb_color__adr, 2'h0 };
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:250" *)
(* generator = "Amaranth" *)
module \top.bridge_color (avl_bus__waitrequest, avl_bus__write, avl_bus__read, wb_color__ack, wb_color__cyc, wb_color__adr, wb_color__we, wb_color__stb, avl_bus__writedata, wb_color__dat_r);
  wire \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [31:0] avl_bus__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  output avl_bus__read;
  wire avl_bus__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] avl_bus__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  input avl_bus__waitrequest;
  wire avl_bus__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  output avl_bus__write;
  wire avl_bus__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  input [31:0] avl_bus__writedata;
  wire [31:0] avl_bus__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:255" *)
  wire op_send;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output wb_color__ack;
  wire wb_color__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [29:0] wb_color__adr;
  wire [29:0] wb_color__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  input wb_color__cyc;
  wire wb_color__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  input [31:0] wb_color__dat_r;
  wire [31:0] wb_color__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_color__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input wb_color__stb;
  wire wb_color__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input wb_color__we;
  wire wb_color__we;
  assign op_send = wb_color__cyc & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:256" *) wb_color__stb;
  assign avl_bus__write = op_send & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:262" *) wb_color__we;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:263" *) wb_color__we;
  assign avl_bus__read = op_send & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:263" *) \$1 ;
  assign wb_color__ack = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:264" *) avl_bus__waitrequest;
  assign avl_bus__address = { wb_color__adr, 2'h0 };
  assign wb_color__dat_w = avl_bus__writedata;
  assign avl_bus__readdata = wb_color__dat_r;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:323" *)
(* generator = "Amaranth" *)
module \top.bridge_csr (avl_bus__write, avl_bus__read, wb_csr__dat_w, send_op, avl_bus__waitrequest, avl_bus__readdata, wb_csr__ack, wb_csr__adr);
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [9:0] avl_bus__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  input avl_bus__read;
  wire avl_bus__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] avl_bus__readdata;
  wire [31:0] avl_bus__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  output avl_bus__waitrequest;
  wire avl_bus__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input avl_bus__write;
  wire avl_bus__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  wire [31:0] avl_bus__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output send_op;
  wire send_op;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input wb_csr__ack;
  wire wb_csr__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  input [9:0] wb_csr__adr;
  wire [9:0] wb_csr__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire wb_csr__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_csr__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  input [31:0] wb_csr__dat_w;
  wire [31:0] wb_csr__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_csr__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_csr__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire wb_csr__we;
  assign send_op = avl_bus__read | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:329" *) avl_bus__write;
  assign avl_bus__waitrequest = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:337" *) wb_csr__ack;
  assign wb_csr__cyc = send_op;
  assign wb_csr__stb = send_op;
  assign wb_csr__we = avl_bus__write;
  assign avl_bus__writedata = wb_csr__dat_w;
  assign wb_csr__dat_r = avl_bus__readdata;
  assign avl_bus__address = wb_csr__adr;
  assign wb_csr__sel = 1'h1;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:250" *)
(* generator = "Amaranth" *)
module \top.bridge_depthstencil (avl_bus__waitrequest, avl_bus__write, avl_bus__read, wb_depthstencil__ack, wb_depthstencil__cyc, wb_depthstencil__stb, wb_depthstencil__adr, wb_depthstencil__we, avl_bus__writedata, wb_depthstencil__dat_r);
  wire \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [31:0] avl_bus__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  output avl_bus__read;
  wire avl_bus__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] avl_bus__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  input avl_bus__waitrequest;
  wire avl_bus__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  output avl_bus__write;
  wire avl_bus__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  input [31:0] avl_bus__writedata;
  wire [31:0] avl_bus__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:255" *)
  wire op_send;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output wb_depthstencil__ack;
  wire wb_depthstencil__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [29:0] wb_depthstencil__adr;
  wire [29:0] wb_depthstencil__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  input wb_depthstencil__cyc;
  wire wb_depthstencil__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  input [31:0] wb_depthstencil__dat_r;
  wire [31:0] wb_depthstencil__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_depthstencil__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input wb_depthstencil__stb;
  wire wb_depthstencil__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input wb_depthstencil__we;
  wire wb_depthstencil__we;
  assign op_send = wb_depthstencil__cyc & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:256" *) wb_depthstencil__stb;
  assign avl_bus__write = op_send & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:262" *) wb_depthstencil__we;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:263" *) wb_depthstencil__we;
  assign avl_bus__read = op_send & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:263" *) \$1 ;
  assign wb_depthstencil__ack = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:264" *) avl_bus__waitrequest;
  assign avl_bus__address = { wb_depthstencil__adr, 2'h0 };
  assign wb_depthstencil__dat_w = avl_bus__writedata;
  assign avl_bus__readdata = wb_depthstencil__dat_r;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:250" *)
(* generator = "Amaranth" *)
module \top.bridge_index (avl_bus__waitrequest, avl_bus__write, avl_bus__read, wb_index__ack, wb_index__cyc, wb_index__adr, wb_index__we, wb_index__stb, wb_index__dat_r);
  wire \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [31:0] avl_bus__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  output avl_bus__read;
  wire avl_bus__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] avl_bus__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  input avl_bus__waitrequest;
  wire avl_bus__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  output avl_bus__write;
  wire avl_bus__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  wire [31:0] avl_bus__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:255" *)
  wire op_send;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output wb_index__ack;
  wire wb_index__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [29:0] wb_index__adr;
  wire [29:0] wb_index__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  input wb_index__cyc;
  wire wb_index__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  input [31:0] wb_index__dat_r;
  wire [31:0] wb_index__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_index__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input wb_index__stb;
  wire wb_index__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input wb_index__we;
  wire wb_index__we;
  assign op_send = wb_index__cyc & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:256" *) wb_index__stb;
  assign avl_bus__write = op_send & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:262" *) wb_index__we;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:263" *) wb_index__we;
  assign avl_bus__read = op_send & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:263" *) \$1 ;
  assign wb_index__ack = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:264" *) avl_bus__waitrequest;
  assign avl_bus__address = { wb_index__adr, 2'h0 };
  assign avl_bus__writedata = 32'd0;
  assign wb_index__dat_w = 32'd0;
  assign avl_bus__readdata = wb_index__dat_r;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:250" *)
(* generator = "Amaranth" *)
module \top.bridge_vertex (avl_bus__waitrequest, avl_bus__write, avl_bus__read, wb_vertex__ack, wb_vertex__cyc, wb_vertex__stb, wb_vertex__adr, wb_vertex__we, wb_vertex__dat_r);
  wire \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:61" *)
  wire [31:0] avl_bus__address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:63" *)
  output avl_bus__read;
  wire avl_bus__read;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  wire [31:0] avl_bus__readdata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:66" *)
  input avl_bus__waitrequest;
  wire avl_bus__waitrequest;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:62" *)
  output avl_bus__write;
  wire avl_bus__write;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:64" *)
  wire [31:0] avl_bus__writedata;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:255" *)
  wire op_send;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output wb_vertex__ack;
  wire wb_vertex__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [29:0] wb_vertex__adr;
  wire [29:0] wb_vertex__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  input wb_vertex__cyc;
  wire wb_vertex__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:65" *)
  input [31:0] wb_vertex__dat_r;
  wire [31:0] wb_vertex__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_vertex__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input wb_vertex__stb;
  wire wb_vertex__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input wb_vertex__we;
  wire wb_vertex__we;
  assign op_send = wb_vertex__cyc & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:256" *) wb_vertex__stb;
  assign avl_bus__write = op_send & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:262" *) wb_vertex__we;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:263" *) wb_vertex__we;
  assign avl_bus__read = op_send & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:263" *) \$1 ;
  assign wb_vertex__ack = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/avalon.py:264" *) avl_bus__waitrequest;
  assign avl_bus__address = { wb_vertex__adr, 2'h0 };
  assign avl_bus__writedata = 32'd0;
  assign wb_vertex__dat_w = 32'd0;
  assign avl_bus__readdata = wb_vertex__dat_r;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:413" *)
(* generator = "Amaranth" *)
module \top.pipeline (wb_vertex__dat_r, wb_depthstencil__dat_r, wb_color__dat_r, wb_bus__adr, wb_bus__we, wb_bus__dat_w, clk, rst, pixel_clk, pixel_rst, r_data, wb_index__ack, wb_vertex__ack, wb_depthstencil__ack, wb_color__ack, wb_bus__cyc, wb_index__cyc, wb_index__adr, wb_index__we, wb_index__stb, wb_vertex__cyc
, wb_vertex__stb, wb_vertex__adr, wb_vertex__we, wb_depthstencil__cyc, wb_depthstencil__stb, wb_depthstencil__adr, wb_depthstencil__we, wb_depthstencil__dat_w, wb_color__cyc, wb_color__adr, wb_color__we, wb_color__stb, wb_color__dat_w, wb_csr__dat_r, wb_csr__ack, wb_index__dat_r);
  wire \$1 ;
  wire \$10 ;
  wire [19:0] \$11 ;
  wire [19:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire [19:0] \$15 ;
  wire [19:0] \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [30:0] \$19 ;
  wire \$2 ;
  wire [30:0] \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire [30:0] \$23 ;
  wire [30:0] \$24 ;
  wire [2:0] \$25 ;
  wire [1:0] \$26 ;
  wire [2:0] \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire [19:0] \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire [3:0] \$32 ;
  wire [19:0] \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire [19:0] \$7 ;
  wire [19:0] \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] blend_conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \blend_conf._1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf._2 ;
  (* enum_base_type = "BlendOp" *)
  (* enum_value_000 = "ADD" *)
  (* enum_value_001 = "SUBTRACT" *)
  (* enum_value_010 = "REVERSE_SUBTRACT" *)
  (* enum_value_011 = "MIN" *)
  (* enum_value_100 = "MAX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \blend_conf.blend_a_op ;
  (* enum_base_type = "BlendOp" *)
  (* enum_value_000 = "ADD" *)
  (* enum_value_001 = "SUBTRACT" *)
  (* enum_value_010 = "REVERSE_SUBTRACT" *)
  (* enum_value_011 = "MIN" *)
  (* enum_value_100 = "MAX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \blend_conf.blend_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.color_write_mask ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.dst_a_factor ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.dst_factor ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \blend_conf.enabled ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.src_a_factor ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.src_factor ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:174" *)
  wire [9:0] bus__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:175" *)
  wire [31:0] bus__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:176" *)
  wire bus__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:177" *)
  wire [31:0] bus__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:178" *)
  wire bus__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:75" *)
  wire [31:0] c_base_vertex;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [128:0] c_col;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_col.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_col.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \c_col.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_col.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_col.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_col.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_col.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \c_col.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:66" *)
  wire [31:0] c_index_address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:67" *)
  wire [31:0] c_index_count;
  (* enum_base_type = "IndexKind" *)
  (* enum_value_00 = "NOT_INDEXED" *)
  (* enum_value_01 = "U8" *)
  (* enum_value_10 = "U16" *)
  (* enum_value_11 = "U32" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [1:0] c_index_kind;
  (* enum_base_type = "InputTopology" *)
  (* enum_value_0000 = "POINT_LIST" *)
  (* enum_value_0001 = "LINE_LIST" *)
  (* enum_value_0010 = "LINE_STRIP" *)
  (* enum_value_0011 = "TRIANGLE_LIST" *)
  (* enum_value_0100 = "TRIANGLE_STRIP" *)
  (* enum_value_0101 = "TRIANGLE_FAN" *)
  (* enum_value_0110 = "LINE_LIST_WITH_ADJACENCY" *)
  (* enum_value_0111 = "LINE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1000 = "TRIANGLE_LIST_WITH_ADJACENCY" *)
  (* enum_value_1001 = "TRIANGLE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1010 = "PATCH_LIST" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] c_input_topology;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [128:0] c_norm;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_norm.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_norm.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \c_norm.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_norm.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_norm.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_norm.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_norm.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \c_norm.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [128:0] c_pos;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_pos.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_pos.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \c_pos.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_pos.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_pos.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_pos.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_pos.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \c_pos.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:73" *)
  wire c_primitive_restart_enable;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:74" *)
  wire [31:0] c_primitive_restart_index;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* enum_base_type = "InputTopology" *)
  (* enum_value_0000 = "POINT_LIST" *)
  (* enum_value_0001 = "LINE_LIST" *)
  (* enum_value_0010 = "LINE_STRIP" *)
  (* enum_value_0011 = "TRIANGLE_LIST" *)
  (* enum_value_0100 = "TRIANGLE_STRIP" *)
  (* enum_value_0101 = "TRIANGLE_FAN" *)
  (* enum_value_0110 = "LINE_LIST_WITH_ADJACENCY" *)
  (* enum_value_0111 = "LINE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1000 = "TRIANGLE_LIST_WITH_ADJACENCY" *)
  (* enum_value_1001 = "TRIANGLE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1010 = "PATCH_LIST" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [3:0] \data$10 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$12 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] \data$19 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] \data$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$24 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] \data$25 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$27 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [511:0] \data$29 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$3 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [511:0] \data$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [287:0] \data$33 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$35 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$36 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$37 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$38 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] \data$40 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] \data$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] \data$46 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [9:0] \data$49 ;
  (* enum_base_type = "IndexKind" *)
  (* enum_value_00 = "NOT_INDEXED" *)
  (* enum_value_01 = "U8" *)
  (* enum_value_10 = "U16" *)
  (* enum_value_11 = "U32" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] \data$5 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [9:0] \data$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$51 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$52 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$55 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$56 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$57 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$58 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$59 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [15:0] \data$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$63 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [15:0] \data$64 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [39:0] \data$66 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [39:0] \data$68 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [7:0] \data$70 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$72 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] depth_conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \depth_conf._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \depth_conf.compare_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \depth_conf.test_enabled ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \depth_conf.write_enabled ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [339:0] fb_info;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \fb_info.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \fb_info.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [9:0] \fb_info.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [9:0] \fb_info.width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [415:0] lights__0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \lights__0.ambient ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \lights__0.diffuse ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \lights__0.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \lights__0.specular ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [319:0] material;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \material.ambient ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \material.diffuse ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \material.shininess ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \material.specular ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [287:0] normal_mv_inv_t;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [4:0] pa_conf;
  (* enum_base_type = "CullFace" *)
  (* enum_value_01 = "FRONT" *)
  (* enum_value_10 = "BACK" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [1:0] \pa_conf.cull ;
  (* enum_base_type = "PrimitiveType" *)
  (* enum_value_00 = "POINTS" *)
  (* enum_value_01 = "LINES" *)
  (* enum_value_10 = "TRIANGLES" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [1:0] \pa_conf.type ;
  (* enum_base_type = "FrontFace" *)
  (* enum_value_0 = "CCW" *)
  (* enum_value_1 = "CW" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \pa_conf.winding ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_clk;
  wire pixel_clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_rst;
  wire pixel_rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [511:0] position_mv;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [511:0] position_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:395" *)
  output r_data;
  wire r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:29" *)
  wire [3:0] \r_data$75 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:29" *)
  wire [31:0] \r_data$77 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:119" *)
  wire ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:395" *)
  wire \ready$159 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:120" *)
  wire [3:0] ready_components;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:123" *)
  wire [31:0] ready_vec;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:69" *)
  wire start;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [39:0] stencil_conf_back;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \stencil_conf_back._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_back.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_back.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_back.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_back.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_back.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_back.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_back.write_mask ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [39:0] stencil_conf_front;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \stencil_conf_front._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_front.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_front.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_front.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_front.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_front.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_front.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_front.write_mask ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire vt_enabled;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \vt_enabled.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [-1:0] \vt_enabled.texture ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:61" *)
  wire w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:62" *)
  wire w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_bus__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:174" *)
  input [9:0] wb_bus__adr;
  wire [9:0] wb_bus__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input wb_bus__cyc;
  wire wb_bus__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_bus__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  input [31:0] wb_bus__dat_w;
  wire [31:0] wb_bus__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_bus__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_bus__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input wb_bus__we;
  wire wb_bus__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input wb_color__ack;
  wire wb_color__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \wb_color__ack$144 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_color__adr;
  wire [29:0] wb_color__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \wb_color__adr$146 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_color__cyc;
  wire wb_color__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \wb_color__cyc$148 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] wb_color__dat_r;
  wire [31:0] wb_color__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \wb_color__dat_r$150 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] wb_color__dat_w;
  wire [31:0] wb_color__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \wb_color__dat_w$152 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_color__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire \wb_color__sel$154 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_color__stb;
  wire wb_color__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \wb_color__stb$156 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_color__we;
  wire wb_color__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \wb_color__we$158 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output wb_csr__ack;
  wire wb_csr__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [9:0] wb_csr__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire wb_csr__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  output [31:0] wb_csr__dat_r;
  wire [31:0] wb_csr__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_csr__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_csr__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_csr__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire wb_csr__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input wb_depthstencil__ack;
  wire wb_depthstencil__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \wb_depthstencil__ack$128 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_depthstencil__adr;
  wire [29:0] wb_depthstencil__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \wb_depthstencil__adr$130 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_depthstencil__cyc;
  wire wb_depthstencil__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \wb_depthstencil__cyc$132 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] wb_depthstencil__dat_r;
  wire [31:0] wb_depthstencil__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \wb_depthstencil__dat_r$134 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] wb_depthstencil__dat_w;
  wire [31:0] wb_depthstencil__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \wb_depthstencil__dat_w$136 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_depthstencil__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire \wb_depthstencil__sel$138 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_depthstencil__stb;
  wire wb_depthstencil__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \wb_depthstencil__stb$140 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_depthstencil__we;
  wire wb_depthstencil__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \wb_depthstencil__we$142 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input wb_index__ack;
  wire wb_index__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \wb_index__ack$96 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_index__adr;
  wire [29:0] wb_index__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \wb_index__adr$98 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_index__cyc;
  wire wb_index__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \wb_index__cyc$100 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] wb_index__dat_r;
  wire [31:0] wb_index__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \wb_index__dat_r$102 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_index__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \wb_index__dat_w$104 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_index__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire \wb_index__sel$106 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_index__stb;
  wire wb_index__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \wb_index__stb$108 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_index__we;
  wire wb_index__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \wb_index__we$110 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input wb_vertex__ack;
  wire wb_vertex__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \wb_vertex__ack$112 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_vertex__adr;
  wire [29:0] wb_vertex__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \wb_vertex__adr$114 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_vertex__cyc;
  wire wb_vertex__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \wb_vertex__cyc$116 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] wb_vertex__dat_r;
  wire [31:0] wb_vertex__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \wb_vertex__dat_r$118 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_vertex__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \wb_vertex__dat_w$120 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_vertex__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire \wb_vertex__sel$122 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_vertex__stb;
  wire wb_vertex__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \wb_vertex__stb$124 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_vertex__we;
  wire wb_vertex__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \wb_vertex__we$126 ;
  assign start = w_data & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:438" *) w_stb;
  assign \$1  = $signed(\data$51 [31:12]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h7fff);
  assign \$2  = $signed(\data$51 [31:12]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h8000);
  assign \$3  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'hf8000 : \data$51 [31:12];
  assign \$4  = \$1  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h07fff : \$3 ;
  assign \$5  = $signed(\data$52 [31:12]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h7fff);
  assign \$6  = $signed(\data$52 [31:12]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h8000);
  assign \$7  = \$6  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'hf8000 : \data$52 [31:12];
  assign \$8  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h07fff : \$7 ;
  assign \$9  = $signed(\data$53 [31:12]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h7fff);
  assign \$10  = $signed(\data$53 [31:12]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h8000);
  assign \$11  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'hf8000 : \data$53 [31:12];
  assign \$12  = \$9  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h07fff : \$11 ;
  assign \$13  = $signed(\data$54 [31:12]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h7fff);
  assign \$14  = $signed(\data$54 [31:12]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h8000);
  assign \$15  = \$14  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'hf8000 : \data$54 [31:12];
  assign \$16  = \$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h07fff : \$15 ;
  assign \$17  = $signed(\data$55 [31:1]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(17'h0ffff);
  assign \$18  = $signed(\data$55 [31:1]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$19  = \$18  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 31'h00000000 : \data$55 [31:1];
  assign \$20  = \$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 31'h0000ffff : \$19 ;
  assign \$21  = $signed(\data$56 [31:1]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(17'h0ffff);
  assign \$22  = $signed(\data$56 [31:1]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$23  = \$22  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 31'h00000000 : \data$56 [31:1];
  assign \$24  = \$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 31'h0000ffff : \$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:714" *)
  \top.pipeline.csr_bridge  csr_bridge (
    .bus__addr(wb_bus__adr),
    .bus__r_data(bus__r_data),
    .bus__r_stb(bus__r_stb),
    .bus__w_data(bus__w_data),
    .bus__w_stb(bus__w_stb),
    .clk(clk),
    .rst(rst),
    .wb_bus__ack(wb_csr__ack),
    .wb_bus__cyc(wb_bus__cyc),
    .wb_bus__dat_r(wb_csr__dat_r),
    .wb_bus__dat_w(wb_bus__dat_w),
    .wb_bus__we(wb_bus__we)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:713" *)
  \top.pipeline.csr_bus  csr_bus (
    .bus__addr(wb_bus__adr),
    .bus__r_data(bus__r_data),
    .bus__r_stb(bus__r_stb),
    .bus__w_data(bus__w_data),
    .bus__w_stb(bus__w_stb),
    .clk(clk),
    .element__r_data(c_index_address),
    .\element__r_data$101 (\data$35 ),
    .\element__r_data$106 (\data$36 ),
    .\element__r_data$111 (\data$37 ),
    .\element__r_data$116 (\data$38 ),
    .\element__r_data$121 (\data$40 ),
    .\element__r_data$126 (\data$41 ),
    .\element__r_data$131 (\data$42 ),
    .\element__r_data$136 (\data$43 ),
    .\element__r_data$141 (\data$45 ),
    .\element__r_data$146 (\data$46 ),
    .\element__r_data$151 (\data$47 ),
    .\element__r_data$156 (\data$49 ),
    .\element__r_data$161 (\data$50 ),
    .\element__r_data$166 (\data$51 ),
    .\element__r_data$17 (c_index_count),
    .\element__r_data$171 (\data$52 ),
    .\element__r_data$176 (\data$53 ),
    .\element__r_data$181 (\data$54 ),
    .\element__r_data$186 (\data$55 ),
    .\element__r_data$191 (\data$56 ),
    .\element__r_data$196 (\data$57 ),
    .\element__r_data$201 (\data$58 ),
    .\element__r_data$206 (\data$59 ),
    .\element__r_data$211 (\data$60 ),
    .\element__r_data$216 (\data$61 ),
    .\element__r_data$22 (c_index_kind),
    .\element__r_data$221 (\data$62 ),
    .\element__r_data$226 (\data$63 ),
    .\element__r_data$231 (\data$64 ),
    .\element__r_data$236 (stencil_conf_front),
    .\element__r_data$241 (stencil_conf_back),
    .\element__r_data$246 (depth_conf),
    .\element__r_data$251 (blend_conf),
    .\element__r_data$256 (r_data),
    .\element__r_data$31 (c_input_topology),
    .\element__r_data$36 (c_primitive_restart_enable),
    .\element__r_data$41 (c_primitive_restart_index),
    .\element__r_data$46 (c_base_vertex),
    .\element__r_data$51 (\data$18 ),
    .\element__r_data$56 (\data$19 ),
    .\element__r_data$61 (\data$21 ),
    .\element__r_data$66 (\data$22 ),
    .\element__r_data$71 (\data$24 ),
    .\element__r_data$76 (\data$25 ),
    .\element__r_data$81 (vt_enabled),
    .\element__r_data$86 (position_mv),
    .\element__r_data$91 (position_p),
    .\element__r_data$96 (normal_mv_inv_t),
    .\element__w_data$27 (w_data),
    .\element__w_stb$28 (w_stb),
    .\port$10977$0 (\$32 ),
    .\port$71$0 (\$25 ),
    .\port$73$0 (\$26 ),
    .\port$75$0 (\$27 ),
    .\port$78$0 (\$28 ),
    .\port$79$0 (\$29 ),
    .\port$80$0 (\$30 ),
    .\port$81$0 (\$31 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  \top.pipeline.pipeline  pipeline (
    .blend_conf(blend_conf),
    .bus__ack(wb_index__ack),
    .\bus__ack$148 (wb_vertex__ack),
    .bus__dat_r(wb_index__dat_r),
    .\bus__dat_r$154 (wb_vertex__dat_r),
    .c_address(c_index_address),
    .c_base_vertex(c_base_vertex),
    .c_col(c_col),
    .c_count(c_index_count),
    .c_input_topology(c_input_topology),
    .c_kind(c_index_kind),
    .c_norm(c_norm),
    .c_pos(c_pos),
    .c_primitive_restart_enable(c_primitive_restart_enable),
    .c_primitive_restart_index(c_primitive_restart_index),
    .clk(clk),
    .depth_conf(depth_conf),
    .enabled(vt_enabled),
    .fb_info(fb_info),
    .filtered(\$25 ),
    .\filtered$215 (\$26 ),
    .\filtered$218 (\$27 ),
    .lights__0(lights__0),
    .material(material),
    .normal_mv_inv_t(normal_mv_inv_t),
    .pa_conf(pa_conf),
    .pixel_clk(pixel_clk),
    .pixel_rst(pixel_rst),
    .\port$78$0 (\$28 ),
    .\port$79$0 (\$29 ),
    .\port$80$0 (\$30 ),
    .\port$81$0 (\$31 ),
    .position_mv(position_mv),
    .position_p(position_p),
    .\ready$227 (r_data),
    .rst(rst),
    .start(start),
    .stencil_conf_back(stencil_conf_back),
    .stencil_conf_front(stencil_conf_front),
    .synced(\$32 ),
    .wb_bus__ack(wb_depthstencil__ack),
    .\wb_bus__ack$180 (wb_color__ack),
    .wb_bus__dat_r(wb_depthstencil__dat_r),
    .\wb_bus__dat_r$186 (wb_color__dat_r),
    .wb_color__adr(wb_color__adr),
    .wb_color__cyc(wb_color__cyc),
    .wb_color__dat_w(wb_color__dat_w),
    .wb_color__sel(wb_color__sel),
    .wb_color__stb(wb_color__stb),
    .wb_color__we(wb_color__we),
    .wb_depthstencil__adr(wb_depthstencil__adr),
    .wb_depthstencil__cyc(wb_depthstencil__cyc),
    .wb_depthstencil__dat_w(wb_depthstencil__dat_w),
    .wb_depthstencil__sel(wb_depthstencil__sel),
    .wb_depthstencil__stb(wb_depthstencil__stb),
    .wb_depthstencil__we(wb_depthstencil__we),
    .wb_index__adr(wb_index__adr),
    .wb_index__cyc(wb_index__cyc),
    .wb_index__sel(wb_index__sel),
    .wb_index__stb(wb_index__stb),
    .wb_index__we(wb_index__we),
    .wb_vertex__adr(wb_vertex__adr),
    .wb_vertex__cyc(wb_vertex__cyc),
    .wb_vertex__sel(wb_vertex__sel),
    .wb_vertex__stb(wb_vertex__stb),
    .wb_vertex__we(wb_vertex__we)
  );
  assign data = c_index_address;
  assign \data$3  = c_index_count;
  assign \data$5  = c_index_kind;
  assign \data$10  = c_input_topology;
  assign \data$12  = c_primitive_restart_enable;
  assign \data$14  = c_primitive_restart_index;
  assign \data$16  = c_base_vertex;
  assign \data$27  = vt_enabled;
  assign \data$29  = position_mv;
  assign \data$31  = position_p;
  assign \data$33  = normal_mv_inv_t;
  assign \data$66  = stencil_conf_front;
  assign \data$68  = stencil_conf_back;
  assign \data$70  = depth_conf;
  assign \data$72  = blend_conf;
  assign ready = r_data;
  assign \r_data$75  = { \$31 , \$30 , \$29 , \$28  };
  assign ready_components = { \$31 , \$30 , \$29 , \$28  };
  assign \r_data$77  = { 20'h00000, \$32 , \$27 , \$26 , \$25  };
  assign ready_vec = { 20'h00000, \$32 , \$27 , \$26 , \$25  };
  assign wb_bus__ack = wb_csr__ack;
  assign wb_csr__adr = wb_bus__adr;
  assign wb_csr__cyc = wb_bus__cyc;
  assign wb_bus__dat_r = wb_csr__dat_r;
  assign wb_csr__dat_w = wb_bus__dat_w;
  assign wb_bus__sel = 1'h1;
  assign wb_csr__sel = 1'h1;
  assign wb_bus__stb = wb_bus__cyc;
  assign wb_csr__stb = wb_bus__cyc;
  assign wb_csr__we = wb_bus__we;
  assign \wb_index__ack$96  = wb_index__ack;
  assign \wb_index__adr$98  = wb_index__adr;
  assign \wb_index__cyc$100  = wb_index__cyc;
  assign \wb_index__dat_r$102  = wb_index__dat_r;
  assign wb_index__dat_w = 32'd0;
  assign \wb_index__dat_w$104  = 32'd0;
  assign \wb_index__sel$106  = wb_index__sel;
  assign \wb_index__stb$108  = wb_index__stb;
  assign \wb_index__we$110  = wb_index__we;
  assign \wb_vertex__ack$112  = wb_vertex__ack;
  assign \wb_vertex__adr$114  = wb_vertex__adr;
  assign \wb_vertex__cyc$116  = wb_vertex__cyc;
  assign \wb_vertex__dat_r$118  = wb_vertex__dat_r;
  assign wb_vertex__dat_w = 32'd0;
  assign \wb_vertex__dat_w$120  = 32'd0;
  assign \wb_vertex__sel$122  = wb_vertex__sel;
  assign \wb_vertex__stb$124  = wb_vertex__stb;
  assign \wb_vertex__we$126  = wb_vertex__we;
  assign \wb_depthstencil__ack$128  = wb_depthstencil__ack;
  assign \wb_depthstencil__adr$130  = wb_depthstencil__adr;
  assign \wb_depthstencil__cyc$132  = wb_depthstencil__cyc;
  assign \wb_depthstencil__dat_r$134  = wb_depthstencil__dat_r;
  assign \wb_depthstencil__dat_w$136  = wb_depthstencil__dat_w;
  assign \wb_depthstencil__sel$138  = wb_depthstencil__sel;
  assign \wb_depthstencil__stb$140  = wb_depthstencil__stb;
  assign \wb_depthstencil__we$142  = wb_depthstencil__we;
  assign \wb_color__ack$144  = wb_color__ack;
  assign \wb_color__adr$146  = wb_color__adr;
  assign \wb_color__cyc$148  = wb_color__cyc;
  assign \wb_color__dat_r$150  = wb_color__dat_r;
  assign \wb_color__dat_w$152  = wb_color__dat_w;
  assign \wb_color__sel$154  = wb_color__sel;
  assign \wb_color__stb$156  = wb_color__stb;
  assign \wb_color__we$158  = wb_color__we;
  assign \ready$159  = r_data;
  assign bus__addr = wb_bus__adr;
  assign \c_pos.mode  = c_pos[0];
  assign \c_pos.info  = c_pos[128:1];
  assign \c_pos.info.constant_value  = c_pos[128:1];
  assign \c_pos.info.per_vertex  = c_pos[96:1];
  assign \c_pos.info.per_vertex.address  = c_pos[32:1];
  assign \c_pos.info.per_vertex.stride  = c_pos[48:33];
  assign \c_pos.info.per_vertex._pad0  = c_pos[64:49];
  assign \c_pos.info.per_vertex._pad1  = c_pos[96:65];
  assign \c_norm.mode  = c_norm[0];
  assign \c_norm.info  = c_norm[128:1];
  assign \c_norm.info.constant_value  = c_norm[128:1];
  assign \c_norm.info.per_vertex  = c_norm[96:1];
  assign \c_norm.info.per_vertex.address  = c_norm[32:1];
  assign \c_norm.info.per_vertex.stride  = c_norm[48:33];
  assign \c_norm.info.per_vertex._pad0  = c_norm[64:49];
  assign \c_norm.info.per_vertex._pad1  = c_norm[96:65];
  assign \c_col.mode  = c_col[0];
  assign \c_col.info  = c_col[128:1];
  assign \c_col.info.constant_value  = c_col[128:1];
  assign \c_col.info.per_vertex  = c_col[96:1];
  assign \c_col.info.per_vertex.address  = c_col[32:1];
  assign \c_col.info.per_vertex.stride  = c_col[48:33];
  assign \c_col.info.per_vertex._pad0  = c_col[64:49];
  assign \c_col.info.per_vertex._pad1  = c_col[96:65];
  assign \vt_enabled.normal  = vt_enabled;
  assign \material.ambient  = material[95:0];
  assign \material.diffuse  = material[191:96];
  assign \material.specular  = material[287:192];
  assign \material.shininess  = material[319:288];
  assign \lights__0.position  = lights__0[127:0];
  assign \lights__0.ambient  = lights__0[223:128];
  assign \lights__0.diffuse  = lights__0[319:224];
  assign \lights__0.specular  = lights__0[415:320];
  assign \pa_conf.type  = pa_conf[1:0];
  assign \pa_conf.cull  = pa_conf[3:2];
  assign \pa_conf.winding  = pa_conf[4];
  assign \fb_info.width  = fb_info[9:0];
  assign \fb_info.height  = fb_info[19:10];
  assign \fb_info.scissor_offset_x  = fb_info[147:116];
  assign \fb_info.scissor_offset_y  = fb_info[179:148];
  assign \fb_info.scissor_width  = fb_info[211:180];
  assign \fb_info.scissor_height  = fb_info[243:212];
  assign \fb_info.color_address  = fb_info[275:244];
  assign \fb_info.color_pitch  = fb_info[291:276];
  assign \fb_info.depthstencil_address  = fb_info[323:292];
  assign \fb_info.depthstencil_pitch  = fb_info[339:324];
  assign \stencil_conf_front.compare_op  = stencil_conf_front[2:0];
  assign \stencil_conf_front.pass_op  = stencil_conf_front[5:3];
  assign \stencil_conf_front.fail_op  = stencil_conf_front[8:6];
  assign \stencil_conf_front.depth_fail_op  = stencil_conf_front[11:9];
  assign \stencil_conf_front._1  = stencil_conf_front[15:12];
  assign \stencil_conf_front.reference  = stencil_conf_front[23:16];
  assign \stencil_conf_front.mask  = stencil_conf_front[31:24];
  assign \stencil_conf_front.write_mask  = stencil_conf_front[39:32];
  assign \stencil_conf_back.compare_op  = stencil_conf_back[2:0];
  assign \stencil_conf_back.pass_op  = stencil_conf_back[5:3];
  assign \stencil_conf_back.fail_op  = stencil_conf_back[8:6];
  assign \stencil_conf_back.depth_fail_op  = stencil_conf_back[11:9];
  assign \stencil_conf_back._1  = stencil_conf_back[15:12];
  assign \stencil_conf_back.reference  = stencil_conf_back[23:16];
  assign \stencil_conf_back.mask  = stencil_conf_back[31:24];
  assign \stencil_conf_back.write_mask  = stencil_conf_back[39:32];
  assign \depth_conf.test_enabled  = depth_conf[0];
  assign \depth_conf.write_enabled  = depth_conf[1];
  assign \depth_conf.compare_op  = depth_conf[4:2];
  assign \depth_conf._1  = depth_conf[7:5];
  assign \blend_conf.src_factor  = blend_conf[3:0];
  assign \blend_conf.dst_factor  = blend_conf[7:4];
  assign \blend_conf.src_a_factor  = blend_conf[11:8];
  assign \blend_conf.dst_a_factor  = blend_conf[15:12];
  assign \blend_conf.enabled  = blend_conf[16];
  assign \blend_conf.blend_op  = blend_conf[19:17];
  assign \blend_conf.blend_a_op  = blend_conf[22:20];
  assign \blend_conf._1  = blend_conf[23];
  assign \blend_conf.color_write_mask  = blend_conf[27:24];
  assign \blend_conf._2  = blend_conf[31:28];
  assign fb_info[339:324] = \data$64 ;
  assign fb_info[323:292] = \data$63 ;
  assign fb_info[291:276] = \data$62 ;
  assign fb_info[275:244] = \data$61 ;
  assign fb_info[243:212] = \data$60 ;
  assign fb_info[211:180] = \data$59 ;
  assign fb_info[179:148] = \data$58 ;
  assign fb_info[147:116] = \data$57 ;
  assign fb_info[115:100] = \$24 [15:0];
  assign fb_info[99:84] = \$20 [15:0];
  assign fb_info[83:68] = \$16 [15:0];
  assign fb_info[67:52] = \$12 [15:0];
  assign fb_info[51:36] = \$8 [15:0];
  assign fb_info[35:20] = \$4 [15:0];
  assign fb_info[19:10] = \data$50 ;
  assign fb_info[9:0] = \data$49 ;
  assign pa_conf[4] = \data$47 ;
  assign pa_conf[3:2] = \data$46 ;
  assign pa_conf[1:0] = \data$45 ;
  assign lights__0[415:320] = \data$43 ;
  assign lights__0[319:224] = \data$42 ;
  assign lights__0[223:128] = \data$41 ;
  assign lights__0[127:0] = \data$40 ;
  assign material[319:288] = \data$38 ;
  assign material[287:192] = \data$37 ;
  assign material[191:96] = \data$36 ;
  assign material[95:0] = \data$35 ;
  assign c_col[128:1] = \data$25 ;
  assign c_col[0] = \data$24 ;
  assign c_norm[128:1] = \data$22 ;
  assign c_norm[0] = \data$21 ;
  assign c_pos[128:1] = \data$19 ;
  assign c_pos[0] = \data$18 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/wishbone.py:77" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bridge (wb_bus__we, wb_bus__dat_w, clk, rst, bus__r_data, wb_bus__cyc, bus__r_stb, bus__w_data, bus__w_stb, wb_bus__dat_r, wb_bus__ack, bus__addr);
  reg \$auto$verilog_backend.cc:2355:dump_module$1  = 0;
  wire \$1 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  reg \$6 ;
  reg [31:0] \$7 ;
  reg \$8 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [9:0] bus__addr;
  wire [9:0] bus__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:175" *)
  input [31:0] bus__r_data;
  wire [31:0] bus__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:176" *)
  output bus__r_stb;
  reg bus__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:177" *)
  output [31:0] bus__w_data;
  reg [31:0] bus__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:178" *)
  output bus__w_stb;
  reg bus__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/wishbone.py:79" *)
  reg cycle = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output wb_bus__ack;
  reg wb_bus__ack = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [9:0] wb_bus__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input wb_bus__cyc;
  wire wb_bus__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  output [31:0] wb_bus__dat_r;
  reg [31:0] wb_bus__dat_r = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  input [31:0] wb_bus__dat_w;
  wire [31:0] wb_bus__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_bus__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_bus__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input wb_bus__we;
  wire wb_bus__we;
  assign \$2  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/wishbone.py:92" *) wb_bus__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/wishbone.py:79" *)
  always @(posedge clk)
    cycle <= \$6 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  always @(posedge clk)
    wb_bus__dat_r <= \$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  always @(posedge clk)
    wb_bus__ack <= \$8 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    bus__r_stb = 1'h0;
    if (\$1 ) begin
      casez (cycle)
        1'h0:
            bus__r_stb = \$3 ;
      endcase
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    bus__w_data = 32'd0;
    if (\$1 ) begin
      casez (cycle)
        1'h0:
            bus__w_data = wb_bus__dat_w;
      endcase
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    bus__w_stb = 1'h0;
    if (\$1 ) begin
      casez (cycle)
        1'h0:
            bus__w_stb = \$4 ;
      endcase
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    \$6  = cycle;
    if (\$5 ) begin
      casez (cycle)
        1'h0:
            \$6  = 1'h1;
      endcase
    end
    if (wb_bus__ack) begin
      \$6  = 1'h0;
    end
    if (rst) begin
      \$6  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    \$7  = wb_bus__dat_r;
    if (\$5 ) begin
      (* full_case = 32'd1 *)
      casez (cycle)
        1'h0:
            /* empty */;
        default:
            \$7  = bus__r_data;
      endcase
    end
    if (rst) begin
      \$7  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    \$8  = wb_bus__ack;
    if (\$5 ) begin
      (* full_case = 32'd1 *)
      casez (cycle)
        1'h0:
            /* empty */;
        default:
            \$8  = 1'h1;
      endcase
    end
    if (wb_bus__ack) begin
      \$8  = 1'h0;
    end
    if (rst) begin
      \$8  = 1'h0;
    end
  end
  assign wb_bus__adr = bus__addr;
  assign wb_bus__stb = wb_bus__cyc;
  assign wb_bus__sel = 1'h1;
  assign \$1  = wb_bus__cyc;
  assign \$3  = \$2 ;
  assign \$4  = wb_bus__we;
  assign \$5  = wb_bus__cyc;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:792" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus (clk, rst, \port$71$0 , \port$73$0 , \port$75$0 , \port$78$0 , \port$79$0 , \port$80$0 , \port$81$0 , \element__r_data$256 , \port$10977$0 , bus__r_data, \element__w_stb$28 , \element__w_data$27 , element__r_data, \element__r_data$17 , \element__r_data$22 , \element__r_data$31 , \element__r_data$36 , \element__r_data$41 , \element__r_data$46
, \element__r_data$51 , \element__r_data$56 , \element__r_data$61 , \element__r_data$66 , \element__r_data$71 , \element__r_data$76 , \element__r_data$81 , \element__r_data$86 , \element__r_data$91 , \element__r_data$96 , \element__r_data$101 , \element__r_data$106 , \element__r_data$111 , \element__r_data$116 , \element__r_data$121 , \element__r_data$126 , \element__r_data$131 , \element__r_data$136 , \element__r_data$141 , \element__r_data$146 , \element__r_data$151
, \element__r_data$156 , \element__r_data$161 , \element__r_data$166 , \element__r_data$171 , \element__r_data$176 , \element__r_data$181 , \element__r_data$186 , \element__r_data$191 , \element__r_data$196 , \element__r_data$201 , \element__r_data$206 , \element__r_data$211 , \element__r_data$216 , \element__r_data$221 , \element__r_data$226 , \element__r_data$231 , \element__r_data$236 , \element__r_data$241 , \element__r_data$246 , \element__r_data$251 , bus__r_stb
, bus__w_data, bus__w_stb, bus__addr);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:174" *)
  input [9:0] bus__addr;
  wire [9:0] bus__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:174" *)
  wire [9:0] \bus__addr$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:175" *)
  output [31:0] bus__r_data;
  wire [31:0] bus__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:175" *)
  wire [31:0] \bus__r_data$3 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:176" *)
  input bus__r_stb;
  wire bus__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:176" *)
  wire \bus__r_stb$5 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:177" *)
  input [31:0] bus__w_data;
  wire [31:0] bus__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:177" *)
  wire [31:0] \bus__w_data$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:178" *)
  input bus__w_stb;
  wire bus__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:178" *)
  wire \bus__w_stb$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [287:0] \data$100 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$105 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$110 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$115 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$120 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] \data$125 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$130 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$135 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] \data$140 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] \data$145 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] \data$150 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$155 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [9:0] \data$160 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [9:0] \data$165 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$170 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$175 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$180 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$185 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$190 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$195 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$200 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$205 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$210 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$215 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$220 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [15:0] \data$225 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$230 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [15:0] \data$235 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [39:0] \data$240 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [39:0] \data$245 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [7:0] \data$250 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$255 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] \data$26 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [3:0] \data$35 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$40 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] \data$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$55 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] \data$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$65 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] \data$70 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$75 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] \data$80 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire \data$85 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [511:0] \data$90 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [511:0] \data$95 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] \element__r_data$101 ;
  wire [95:0] \element__r_data$101 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] \element__r_data$106 ;
  wire [95:0] \element__r_data$106 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] \element__r_data$111 ;
  wire [95:0] \element__r_data$111 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$116 ;
  wire [31:0] \element__r_data$116 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] \element__r_data$121 ;
  wire [127:0] \element__r_data$121 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] \element__r_data$126 ;
  wire [95:0] \element__r_data$126 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] \element__r_data$131 ;
  wire [95:0] \element__r_data$131 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] \element__r_data$136 ;
  wire [95:0] \element__r_data$136 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] \element__r_data$141 ;
  wire [1:0] \element__r_data$141 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] \element__r_data$146 ;
  wire [1:0] \element__r_data$146 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output \element__r_data$151 ;
  wire \element__r_data$151 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [9:0] \element__r_data$156 ;
  wire [9:0] \element__r_data$156 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [9:0] \element__r_data$161 ;
  wire [9:0] \element__r_data$161 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$166 ;
  wire [31:0] \element__r_data$166 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$17 ;
  wire [31:0] \element__r_data$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$171 ;
  wire [31:0] \element__r_data$171 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$176 ;
  wire [31:0] \element__r_data$176 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$181 ;
  wire [31:0] \element__r_data$181 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$186 ;
  wire [31:0] \element__r_data$186 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$191 ;
  wire [31:0] \element__r_data$191 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$196 ;
  wire [31:0] \element__r_data$196 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$201 ;
  wire [31:0] \element__r_data$201 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$206 ;
  wire [31:0] \element__r_data$206 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$211 ;
  wire [31:0] \element__r_data$211 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$216 ;
  wire [31:0] \element__r_data$216 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] \element__r_data$22 ;
  wire [1:0] \element__r_data$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [15:0] \element__r_data$221 ;
  wire [15:0] \element__r_data$221 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$226 ;
  wire [31:0] \element__r_data$226 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [15:0] \element__r_data$231 ;
  wire [15:0] \element__r_data$231 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [39:0] \element__r_data$236 ;
  wire [39:0] \element__r_data$236 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [39:0] \element__r_data$241 ;
  wire [39:0] \element__r_data$241 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [7:0] \element__r_data$246 ;
  wire [7:0] \element__r_data$246 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$251 ;
  wire [31:0] \element__r_data$251 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:29" *)
  input \element__r_data$256 ;
  wire \element__r_data$256 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  wire [3:0] \element__r_data$259 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  wire [31:0] \element__r_data$262 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [3:0] \element__r_data$31 ;
  wire [3:0] \element__r_data$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output \element__r_data$36 ;
  wire \element__r_data$36 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$41 ;
  wire [31:0] \element__r_data$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] \element__r_data$46 ;
  wire [31:0] \element__r_data$46 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output \element__r_data$51 ;
  wire \element__r_data$51 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] \element__r_data$56 ;
  wire [127:0] \element__r_data$56 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output \element__r_data$61 ;
  wire \element__r_data$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] \element__r_data$66 ;
  wire [127:0] \element__r_data$66 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output \element__r_data$71 ;
  wire \element__r_data$71 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] \element__r_data$76 ;
  wire [127:0] \element__r_data$76 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output \element__r_data$81 ;
  wire \element__r_data$81 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [511:0] \element__r_data$86 ;
  wire [511:0] \element__r_data$86 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [511:0] \element__r_data$91 ;
  wire [511:0] \element__r_data$91 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [287:0] \element__r_data$96 ;
  wire [287:0] \element__r_data$96 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$102 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$107 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$112 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$117 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$122 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$127 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$132 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$137 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$142 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$147 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$152 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$157 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$162 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$167 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$172 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$177 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$182 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$187 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$192 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$197 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$202 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$207 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$212 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$217 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$222 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$227 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$232 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$237 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$242 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$247 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$252 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$257 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$260 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$263 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$37 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$52 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$57 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$67 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$72 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$77 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$82 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$87 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$92 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire \element__r_stb$97 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] \element__w_data$103 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] \element__w_data$108 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] \element__w_data$113 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$118 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [127:0] \element__w_data$123 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] \element__w_data$128 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] \element__w_data$133 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] \element__w_data$138 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] \element__w_data$143 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] \element__w_data$148 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$153 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [9:0] \element__w_data$158 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [9:0] \element__w_data$163 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$168 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$173 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$178 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$183 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$188 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$19 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$193 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$198 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$203 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$208 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$213 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$218 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [15:0] \element__w_data$223 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$228 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [15:0] \element__w_data$233 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [39:0] \element__w_data$238 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] \element__w_data$24 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [39:0] \element__w_data$243 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [7:0] \element__w_data$248 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$253 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:61" *)
  output \element__w_data$27 ;
  wire \element__w_data$27 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [3:0] \element__w_data$33 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$38 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [127:0] \element__w_data$58 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$63 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [127:0] \element__w_data$68 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$73 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [127:0] \element__w_data$78 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$83 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [511:0] \element__w_data$88 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [511:0] \element__w_data$93 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [287:0] \element__w_data$98 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$104 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$109 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$114 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$119 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$124 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$129 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$134 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$139 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$144 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$149 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$154 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$159 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$164 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$169 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$174 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$179 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$184 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$189 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$194 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$199 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$204 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$209 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$214 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$219 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$224 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$229 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$234 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$239 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$244 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$249 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$25 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$254 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:62" *)
  output \element__w_stb$28 ;
  wire \element__w_stb$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$34 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$39 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$59 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$64 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$69 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$74 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$79 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$84 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$89 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$94 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire \element__w_stb$99 ;
  input [3:0] \port$10977$0 ;
  wire [3:0] \port$10977$0 ;
  input [2:0] \port$71$0 ;
  wire [2:0] \port$71$0 ;
  input [1:0] \port$73$0 ;
  wire [1:0] \port$73$0 ;
  input [2:0] \port$75$0 ;
  wire [2:0] \port$75$0 ;
  input \port$78$0 ;
  wire \port$78$0 ;
  input \port$79$0 ;
  wire \port$79$0 ;
  input \port$80$0 ;
  wire \port$80$0 ;
  input \port$81$0 ;
  wire \port$81$0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:29" *)
  wire r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:29" *)
  wire [3:0] \r_data$261 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:29" *)
  wire [31:0] \r_data$264 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:61" *)
  wire w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:62" *)
  wire w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.blend__config  blend__config (
    .clk(clk),
    .element__r_data(\element__r_data$251 ),
    .port__r_stb(\element__r_stb$252 ),
    .port__w_data(\element__w_data$188 ),
    .port__w_stb(\element__w_stb$254 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ds__depth  ds__depth (
    .clk(clk),
    .element__r_data(\element__r_data$246 ),
    .port__r_stb(\element__r_stb$247 ),
    .port__w_data(\element__w_data$183 [7:0]),
    .port__w_stb(\element__w_stb$249 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ds__stencil_back  ds__stencil_back (
    .clk(clk),
    .element__r_data(\element__r_data$241 ),
    .port__r_stb(\element__r_stb$242 ),
    .port__w_data(\element__w_data$243 ),
    .port__w_stb(\element__w_stb$244 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ds__stencil_front  ds__stencil_front (
    .clk(clk),
    .element__r_data(\element__r_data$236 ),
    .port__r_stb(\element__r_stb$237 ),
    .port__w_data(\element__w_data$238 ),
    .port__w_stb(\element__w_stb$239 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__color_address  fb__color_address (
    .clk(clk),
    .element__r_data(\element__r_data$216 ),
    .port__r_stb(\element__r_stb$217 ),
    .port__w_data(\element__w_data$218 ),
    .port__w_stb(\element__w_stb$219 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__color_pitch  fb__color_pitch (
    .clk(clk),
    .element__r_data(\element__r_data$221 ),
    .port__r_stb(\element__r_stb$222 ),
    .port__w_data(element__w_data[15:0]),
    .port__w_stb(\element__w_stb$224 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__depthstencil_address  fb__depthstencil_address (
    .clk(clk),
    .element__r_data(\element__r_data$226 ),
    .port__r_stb(\element__r_stb$227 ),
    .port__w_data(\element__w_data$19 ),
    .port__w_stb(\element__w_stb$229 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__depthstencil_pitch  fb__depthstencil_pitch (
    .clk(clk),
    .element__r_data(\element__r_data$231 ),
    .port__r_stb(\element__r_stb$232 ),
    .port__w_data(\element__w_data$233 ),
    .port__w_stb(\element__w_stb$234 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__height  fb__height (
    .clk(clk),
    .element__r_data(\element__r_data$161 ),
    .port__r_stb(\element__r_stb$162 ),
    .port__w_data(\element__w_data$163 ),
    .port__w_stb(\element__w_stb$164 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__scissor_height  fb__scissor_height (
    .clk(clk),
    .element__r_data(\element__r_data$211 ),
    .port__r_stb(\element__r_stb$212 ),
    .port__w_data(\element__w_data$213 ),
    .port__w_stb(\element__w_stb$214 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__scissor_offset_x  fb__scissor_offset_x (
    .clk(clk),
    .element__r_data(\element__r_data$196 ),
    .port__r_stb(\element__r_stb$197 ),
    .port__w_data(\element__w_data$198 ),
    .port__w_stb(\element__w_stb$199 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__scissor_offset_y  fb__scissor_offset_y (
    .clk(clk),
    .element__r_data(\element__r_data$201 ),
    .port__r_stb(\element__r_stb$202 ),
    .port__w_data(\element__w_data$118 ),
    .port__w_stb(\element__w_stb$204 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__scissor_width  fb__scissor_width (
    .clk(clk),
    .element__r_data(\element__r_data$206 ),
    .port__r_stb(\element__r_stb$207 ),
    .port__w_data(\element__w_data$208 ),
    .port__w_stb(\element__w_stb$209 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__viewport_height  fb__viewport_height (
    .clk(clk),
    .element__r_data(\element__r_data$181 ),
    .port__r_stb(\element__r_stb$182 ),
    .port__w_data(\element__w_data$183 ),
    .port__w_stb(\element__w_stb$184 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__viewport_max_depth  fb__viewport_max_depth (
    .clk(clk),
    .element__r_data(\element__r_data$191 ),
    .port__r_stb(\element__r_stb$192 ),
    .port__w_data(\element__w_data$193 ),
    .port__w_stb(\element__w_stb$194 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__viewport_min_depth  fb__viewport_min_depth (
    .clk(clk),
    .element__r_data(\element__r_data$186 ),
    .port__r_stb(\element__r_stb$187 ),
    .port__w_data(\element__w_data$188 ),
    .port__w_stb(\element__w_stb$189 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__viewport_width  fb__viewport_width (
    .clk(clk),
    .element__r_data(\element__r_data$176 ),
    .port__r_stb(\element__r_stb$177 ),
    .port__w_data(\element__w_data$48 ),
    .port__w_stb(\element__w_stb$179 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__viewport_x  fb__viewport_x (
    .clk(clk),
    .element__r_data(\element__r_data$166 ),
    .port__r_stb(\element__r_stb$167 ),
    .port__w_data(\element__w_data$168 ),
    .port__w_stb(\element__w_stb$169 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__viewport_y  fb__viewport_y (
    .clk(clk),
    .element__r_data(\element__r_data$171 ),
    .port__r_stb(\element__r_stb$172 ),
    .port__w_data(\element__w_data$43 ),
    .port__w_stb(\element__w_stb$174 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.fb__width  fb__width (
    .clk(clk),
    .element__r_data(\element__r_data$156 ),
    .port__r_stb(\element__r_stb$157 ),
    .port__w_data(\element__w_data$158 ),
    .port__w_stb(\element__w_stb$159 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ia__col__info  ia__col__info (
    .clk(clk),
    .element__r_data(\element__r_data$76 ),
    .port__r_stb(\element__r_stb$77 ),
    .port__w_data(\element__w_data$78 ),
    .port__w_stb(\element__w_stb$79 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ia__col__mode  ia__col__mode (
    .clk(clk),
    .element__r_data(\element__r_data$71 ),
    .port__r_stb(\element__r_stb$72 ),
    .port__w_data(\element__w_data$183 [0]),
    .port__w_stb(\element__w_stb$74 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ia__norm__info  ia__norm__info (
    .clk(clk),
    .element__r_data(\element__r_data$66 ),
    .port__r_stb(\element__r_stb$67 ),
    .port__w_data(\element__w_data$68 ),
    .port__w_stb(\element__w_stb$69 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ia__norm__mode  ia__norm__mode (
    .clk(clk),
    .element__r_data(\element__r_data$61 ),
    .port__r_stb(\element__r_stb$62 ),
    .port__w_data(element__w_data[0]),
    .port__w_stb(\element__w_stb$64 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ia__pos__info  ia__pos__info (
    .clk(clk),
    .element__r_data(\element__r_data$56 ),
    .port__r_stb(\element__r_stb$57 ),
    .port__w_data(\element__w_data$58 ),
    .port__w_stb(\element__w_stb$59 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.ia__pos__mode  ia__pos__mode (
    .clk(clk),
    .element__r_data(\element__r_data$51 ),
    .port__r_stb(\element__r_stb$52 ),
    .port__w_data(\element__w_data$183 [0]),
    .port__w_stb(\element__w_stb$54 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.idx__address  idx__address (
    .clk(clk),
    .element__r_data(element__r_data),
    .port__r_stb(element__r_stb),
    .port__w_data(element__w_data),
    .port__w_stb(element__w_stb),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.idx__count  idx__count (
    .clk(clk),
    .element__r_data(\element__r_data$17 ),
    .port__r_stb(\element__r_stb$18 ),
    .port__w_data(\element__w_data$19 ),
    .port__w_stb(\element__w_stb$20 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.idx__kind  idx__kind (
    .clk(clk),
    .element__r_data(\element__r_data$22 ),
    .port__r_stb(\element__r_stb$23 ),
    .port__w_data(\element__w_data$233 [1:0]),
    .port__w_stb(\element__w_stb$25 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:794" *)
  \top.pipeline.csr_bus.mux  mux (
    .bus__addr(bus__addr),
    .bus__r_data(bus__r_data),
    .bus__r_stb(bus__r_stb),
    .bus__w_data(bus__w_data),
    .bus__w_stb(bus__w_stb),
    .clk(clk),
    .element__r_data(element__r_data),
    .\element__r_data$10 (\element__r_data$61 ),
    .\element__r_data$102 (\element__r_data$56 ),
    .\element__r_data$104 (\element__r_data$76 ),
    .\element__r_data$106 (\element__r_data$116 ),
    .\element__r_data$108 (\element__r_data$136 ),
    .\element__r_data$110 (\element__r_data$201 ),
    .\element__r_data$117 (\element__r_data$206 ),
    .\element__r_data$12 (\element__r_data$81 ),
    .\element__r_data$122 (\element__r_data$211 ),
    .\element__r_data$127 (\element__r_data$216 ),
    .\element__r_data$132 (\element__r_data$156 ),
    .\element__r_data$137 (\element__r_data$186 ),
    .\element__r_data$139 (\element__r_data$251 ),
    .\element__r_data$14 (\element__r_data$86 ),
    .\element__r_data$144 (\element__r_data$191 ),
    .\element__r_data$146 (\element__r_data$256 ),
    .\element__r_data$151 (\element__r_data$196 ),
    .\element__r_data$16 (\element__r_data$91 ),
    .\element__r_data$18 (\element__r_data$96 ),
    .\element__r_data$20 (\element__r_data$101 ),
    .\element__r_data$22 (\element__r_data$121 ),
    .\element__r_data$24 (\element__r_data$141 ),
    .\element__r_data$26 (\element__r_data$221 ),
    .\element__r_data$31 (\element__r_data$17 ),
    .\element__r_data$33 (\element__r_data$146 ),
    .\element__r_data$35 (\element__r_data$226 ),
    .\element__r_data$40 (\element__r_data$22 ),
    .\element__r_data$42 (\element__r_data$151 ),
    .\element__r_data$44 (\element__r_data$231 ),
    .\element__r_data$49 (\element__r_data$31 ),
    .\element__r_data$51 (\element__r_data$66 ),
    .\element__r_data$53 (\element__r_data$106 ),
    .\element__r_data$55 (\element__r_data$126 ),
    .\element__r_data$57 (\element__r_data$161 ),
    .\element__r_data$59 (\element__r_data$236 ),
    .\element__r_data$64 (\element__r_data$36 ),
    .\element__r_data$66 (\element__r_data$166 ),
    .\element__r_data$71 (\element__r_data$41 ),
    .\element__r_data$73 (\element__r_data$171 ),
    .\element__r_data$75 (\element__r_data$241 ),
    .\element__r_data$80 (\element__r_data$46 ),
    .\element__r_data$82 (\element__r_data$176 ),
    .\element__r_data$87 (\element__r_data$51 ),
    .\element__r_data$89 (\element__r_data$71 ),
    .\element__r_data$91 (\element__r_data$111 ),
    .\element__r_data$93 (\element__r_data$131 ),
    .\element__r_data$95 (\element__r_data$181 ),
    .\element__r_data$97 (\element__r_data$246 ),
    .element__r_stb(element__r_stb),
    .\element__r_stb$101 (\element__r_stb$57 ),
    .\element__r_stb$103 (\element__r_stb$77 ),
    .\element__r_stb$105 (\element__r_stb$117 ),
    .\element__r_stb$107 (\element__r_stb$137 ),
    .\element__r_stb$109 (\element__r_stb$202 ),
    .\element__r_stb$11 (\element__r_stb$82 ),
    .\element__r_stb$111 (\element__r_stb$263 ),
    .\element__r_stb$116 (\element__r_stb$207 ),
    .\element__r_stb$121 (\element__r_stb$212 ),
    .\element__r_stb$126 (\element__r_stb$217 ),
    .\element__r_stb$13 (\element__r_stb$87 ),
    .\element__r_stb$131 (\element__r_stb$157 ),
    .\element__r_stb$136 (\element__r_stb$187 ),
    .\element__r_stb$138 (\element__r_stb$252 ),
    .\element__r_stb$143 (\element__r_stb$192 ),
    .\element__r_stb$145 (\element__r_stb$257 ),
    .\element__r_stb$15 (\element__r_stb$92 ),
    .\element__r_stb$150 (\element__r_stb$197 ),
    .\element__r_stb$152 (\element__r_stb$260 ),
    .\element__r_stb$17 (\element__r_stb$97 ),
    .\element__r_stb$19 (\element__r_stb$102 ),
    .\element__r_stb$21 (\element__r_stb$122 ),
    .\element__r_stb$23 (\element__r_stb$142 ),
    .\element__r_stb$25 (\element__r_stb$222 ),
    .\element__r_stb$30 (\element__r_stb$18 ),
    .\element__r_stb$32 (\element__r_stb$147 ),
    .\element__r_stb$34 (\element__r_stb$227 ),
    .\element__r_stb$39 (\element__r_stb$23 ),
    .\element__r_stb$41 (\element__r_stb$152 ),
    .\element__r_stb$43 (\element__r_stb$232 ),
    .\element__r_stb$48 (\element__r_stb$32 ),
    .\element__r_stb$50 (\element__r_stb$67 ),
    .\element__r_stb$52 (\element__r_stb$107 ),
    .\element__r_stb$54 (\element__r_stb$127 ),
    .\element__r_stb$56 (\element__r_stb$162 ),
    .\element__r_stb$58 (\element__r_stb$237 ),
    .\element__r_stb$63 (\element__r_stb$37 ),
    .\element__r_stb$65 (\element__r_stb$167 ),
    .\element__r_stb$70 (\element__r_stb$42 ),
    .\element__r_stb$72 (\element__r_stb$172 ),
    .\element__r_stb$74 (\element__r_stb$242 ),
    .\element__r_stb$79 (\element__r_stb$47 ),
    .\element__r_stb$81 (\element__r_stb$177 ),
    .\element__r_stb$86 (\element__r_stb$52 ),
    .\element__r_stb$88 (\element__r_stb$72 ),
    .\element__r_stb$9 (\element__r_stb$62 ),
    .\element__r_stb$90 (\element__r_stb$112 ),
    .\element__r_stb$92 (\element__r_stb$132 ),
    .\element__r_stb$94 (\element__r_stb$182 ),
    .\element__r_stb$96 (\element__r_stb$247 ),
    .\element__w_data$241 (\element__w_data$88 ),
    .\element__w_data$242 (\element__w_data$93 ),
    .\element__w_data$243 (\element__w_data$98 ),
    .\element__w_data$244 (\element__w_data$103 ),
    .\element__w_data$245 (\element__w_data$123 ),
    .\element__w_data$253 (\element__w_data$233 ),
    .\element__w_data$255 (\element__w_data$158 ),
    .\element__w_data$257 (\element__w_data$68 ),
    .\element__w_data$258 (\element__w_data$108 ),
    .\element__w_data$259 (\element__w_data$128 ),
    .\element__w_data$260 (\element__w_data$163 ),
    .\element__w_data$261 (\element__w_data$238 ),
    .\element__w_data$266 (\element__w_data$243 ),
    .\element__w_data$271 (\element__w_data$113 ),
    .\element__w_data$272 (\element__w_data$133 ),
    .\element__w_data$275 (\element__w_data$58 ),
    .\element__w_data$276 (\element__w_data$78 ),
    .\element__w_data$278 (\element__w_data$138 ),
    .element__w_stb(element__w_stb),
    .\element__w_stb$155 (\element__w_stb$64 ),
    .\element__w_stb$156 (\element__w_stb$84 ),
    .\element__w_stb$157 (\element__w_stb$144 ),
    .\element__w_stb$158 (\element__w_stb$224 ),
    .\element__w_stb$163 (\element__w_stb$20 ),
    .\element__w_stb$164 (\element__w_stb$149 ),
    .\element__w_stb$165 (\element__w_stb$229 ),
    .\element__w_stb$168 (\element__w_stb$25 ),
    .\element__w_stb$169 (\element__w_stb$154 ),
    .\element__w_stb$170 (\element__w_stb$234 ),
    .\element__w_stb$173 (\element__w_stb$28 ),
    .\element__w_stb$174 (\element__w_stb$104 ),
    .\element__w_stb$175 (\element__w_stb$124 ),
    .\element__w_stb$176 (\element__w_stb$159 ),
    .\element__w_stb$179 (\element__w_stb$34 ),
    .\element__w_stb$180 (\element__w_stb$164 ),
    .\element__w_stb$183 (\element__w_stb$39 ),
    .\element__w_stb$184 (\element__w_stb$169 ),
    .\element__w_stb$185 (\element__w_stb$239 ),
    .\element__w_stb$188 (\element__w_stb$44 ),
    .\element__w_stb$189 (\element__w_stb$174 ),
    .\element__w_stb$192 (\element__w_stb$49 ),
    .\element__w_stb$193 (\element__w_stb$69 ),
    .\element__w_stb$194 (\element__w_stb$109 ),
    .\element__w_stb$195 (\element__w_stb$129 ),
    .\element__w_stb$196 (\element__w_stb$179 ),
    .\element__w_stb$197 (\element__w_stb$244 ),
    .\element__w_stb$200 (\element__w_stb$54 ),
    .\element__w_stb$201 (\element__w_stb$74 ),
    .\element__w_stb$202 (\element__w_stb$184 ),
    .\element__w_stb$203 (\element__w_stb$249 ),
    .\element__w_stb$206 (\element__w_stb$119 ),
    .\element__w_stb$207 (\element__w_stb$204 ),
    .\element__w_stb$210 (\element__w_stb$209 ),
    .\element__w_stb$213 (\element__w_stb$214 ),
    .\element__w_stb$216 (\element__w_stb$59 ),
    .\element__w_stb$217 (\element__w_stb$79 ),
    .\element__w_stb$218 (\element__w_stb$89 ),
    .\element__w_stb$219 (\element__w_stb$94 ),
    .\element__w_stb$220 (\element__w_stb$99 ),
    .\element__w_stb$221 (\element__w_stb$139 ),
    .\element__w_stb$222 (\element__w_stb$219 ),
    .\element__w_stb$225 (\element__w_stb$189 ),
    .\element__w_stb$226 (\element__w_stb$254 ),
    .\element__w_stb$229 (\element__w_stb$194 ),
    .\element__w_stb$232 (\element__w_stb$114 ),
    .\element__w_stb$233 (\element__w_stb$134 ),
    .\element__w_stb$234 (\element__w_stb$199 ),
    .\port$10977$0 (\port$10977$0 ),
    .\port$71$0 (\port$71$0 ),
    .\port$73$0 (\port$73$0 ),
    .\port$75$0 (\port$75$0 ),
    .\port$78$0 (\port$78$0 ),
    .\port$79$0 (\port$79$0 ),
    .\port$80$0 (\port$80$0 ),
    .\port$81$0 (\port$81$0 ),
    .rst(rst),
    .w_shadow__0__data(element__w_data),
    .w_shadow__10__data(\element__w_data$193 ),
    .w_shadow__11__data(\element__w_data$198 ),
    .w_shadow__12__data(\element__w_data$118 ),
    .w_shadow__13__data(\element__w_data$208 ),
    .w_shadow__14__data(\element__w_data$213 ),
    .w_shadow__15__data(\element__w_data$218 ),
    .w_shadow__1__data(\element__w_data$19 ),
    .w_shadow__5__data(\element__w_data$168 ),
    .w_shadow__6__data(\element__w_data$43 ),
    .w_shadow__7__data(\element__w_data$48 ),
    .w_shadow__8__data(\element__w_data$183 ),
    .w_shadow__9__data(\element__w_data$188 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.prim__cull  prim__cull (
    .clk(clk),
    .element__r_data(\element__r_data$146 ),
    .port__r_stb(\element__r_stb$147 ),
    .port__w_data(\element__w_data$19 [1:0]),
    .port__w_stb(\element__w_stb$149 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.prim__type  prim__type (
    .clk(clk),
    .element__r_data(\element__r_data$141 ),
    .port__r_stb(\element__r_stb$142 ),
    .port__w_data(element__w_data[1:0]),
    .port__w_stb(\element__w_stb$144 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.prim__winding  prim__winding (
    .clk(clk),
    .element__r_data(\element__r_data$151 ),
    .port__r_stb(\element__r_stb$152 ),
    .port__w_data(\element__w_data$233 [0]),
    .port__w_stb(\element__w_stb$154 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.topo__base_vertex  topo__base_vertex (
    .clk(clk),
    .element__r_data(\element__r_data$46 ),
    .port__r_stb(\element__r_stb$47 ),
    .port__w_data(\element__w_data$48 ),
    .port__w_stb(\element__w_stb$49 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.topo__input_topology  topo__input_topology (
    .clk(clk),
    .element__r_data(\element__r_data$31 ),
    .port__r_stb(\element__r_stb$32 ),
    .port__w_data(\element__w_data$163 [3:0]),
    .port__w_stb(\element__w_stb$34 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.topo__primitive_restart_enable  topo__primitive_restart_enable (
    .clk(clk),
    .element__r_data(\element__r_data$36 ),
    .port__r_stb(\element__r_stb$37 ),
    .port__w_data(\element__w_data$168 [0]),
    .port__w_stb(\element__w_stb$39 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.topo__primitive_restart_index  topo__primitive_restart_index (
    .clk(clk),
    .element__r_data(\element__r_data$41 ),
    .port__r_stb(\element__r_stb$42 ),
    .port__w_data(\element__w_data$43 ),
    .port__w_stb(\element__w_stb$44 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_sh__0__light__ambient  vtx_sh__0__light__ambient (
    .clk(clk),
    .element__r_data(\element__r_data$126 ),
    .port__r_stb(\element__r_stb$127 ),
    .port__w_data(\element__w_data$128 ),
    .port__w_stb(\element__w_stb$129 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_sh__0__light__diffuse  vtx_sh__0__light__diffuse (
    .clk(clk),
    .element__r_data(\element__r_data$131 ),
    .port__r_stb(\element__r_stb$132 ),
    .port__w_data(\element__w_data$133 ),
    .port__w_stb(\element__w_stb$134 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_sh__0__light__position  vtx_sh__0__light__position (
    .clk(clk),
    .element__r_data(\element__r_data$121 ),
    .port__r_stb(\element__r_stb$122 ),
    .port__w_data(\element__w_data$123 ),
    .port__w_stb(\element__w_stb$124 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_sh__0__light__specular  vtx_sh__0__light__specular (
    .clk(clk),
    .element__r_data(\element__r_data$136 ),
    .port__r_stb(\element__r_stb$137 ),
    .port__w_data(\element__w_data$138 ),
    .port__w_stb(\element__w_stb$139 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_sh__material__ambient  vtx_sh__material__ambient (
    .clk(clk),
    .element__r_data(\element__r_data$101 ),
    .port__r_stb(\element__r_stb$102 ),
    .port__w_data(\element__w_data$103 ),
    .port__w_stb(\element__w_stb$104 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_sh__material__diffuse  vtx_sh__material__diffuse (
    .clk(clk),
    .element__r_data(\element__r_data$106 ),
    .port__r_stb(\element__r_stb$107 ),
    .port__w_data(\element__w_data$108 ),
    .port__w_stb(\element__w_stb$109 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_sh__material__shininess  vtx_sh__material__shininess (
    .clk(clk),
    .element__r_data(\element__r_data$116 ),
    .port__r_stb(\element__r_stb$117 ),
    .port__w_data(\element__w_data$118 ),
    .port__w_stb(\element__w_stb$119 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_sh__material__specular  vtx_sh__material__specular (
    .clk(clk),
    .element__r_data(\element__r_data$111 ),
    .port__r_stb(\element__r_stb$112 ),
    .port__w_data(\element__w_data$113 ),
    .port__w_stb(\element__w_stb$114 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_xf__enabled  vtx_xf__enabled (
    .clk(clk),
    .element__r_data(\element__r_data$81 ),
    .port__r_stb(\element__r_stb$82 ),
    .port__w_data(element__w_data[0]),
    .port__w_stb(\element__w_stb$84 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_xf__normal_mv_inv_t  vtx_xf__normal_mv_inv_t (
    .clk(clk),
    .element__r_data(\element__r_data$96 ),
    .port__r_stb(\element__r_stb$97 ),
    .port__w_data(\element__w_data$98 ),
    .port__w_stb(\element__w_stb$99 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_xf__position_mv  vtx_xf__position_mv (
    .clk(clk),
    .element__r_data(\element__r_data$86 ),
    .port__r_stb(\element__r_stb$87 ),
    .port__w_data(\element__w_data$88 ),
    .port__w_stb(\element__w_stb$89 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:796" *)
  \top.pipeline.csr_bus.vtx_xf__position_p  vtx_xf__position_p (
    .clk(clk),
    .element__r_data(\element__r_data$91 ),
    .port__r_stb(\element__r_stb$92 ),
    .port__w_data(\element__w_data$93 ),
    .port__w_stb(\element__w_stb$94 ),
    .rst(rst)
  );
  assign \bus__addr$1  = bus__addr;
  assign \bus__r_data$3  = bus__r_data;
  assign \bus__r_stb$5  = bus__r_stb;
  assign \bus__w_data$7  = bus__w_data;
  assign \bus__w_stb$9  = bus__w_stb;
  assign data = element__r_data;
  assign \data$21  = \element__r_data$17 ;
  assign \element__w_data$24  = \element__w_data$233 [1:0];
  assign \data$26  = \element__r_data$22 ;
  assign w_data = \element__w_data$158 [0];
  assign w_stb = \element__w_stb$28 ;
  assign \element__w_data$33  = \element__w_data$163 [3:0];
  assign \data$35  = \element__r_data$31 ;
  assign \element__w_data$38  = \element__w_data$168 [0];
  assign \data$40  = \element__r_data$36 ;
  assign \data$45  = \element__r_data$41 ;
  assign \data$50  = \element__r_data$46 ;
  assign \element__w_data$53  = \element__w_data$183 [0];
  assign \data$55  = \element__r_data$51 ;
  assign \data$60  = \element__r_data$56 ;
  assign \element__w_data$63  = element__w_data[0];
  assign \data$65  = \element__r_data$61 ;
  assign \data$70  = \element__r_data$66 ;
  assign \element__w_data$73  = \element__w_data$183 [0];
  assign \data$75  = \element__r_data$71 ;
  assign \data$80  = \element__r_data$76 ;
  assign \element__w_data$83  = element__w_data[0];
  assign \data$85  = \element__r_data$81 ;
  assign \data$90  = \element__r_data$86 ;
  assign \data$95  = \element__r_data$91 ;
  assign \data$100  = \element__r_data$96 ;
  assign \data$105  = \element__r_data$101 ;
  assign \data$110  = \element__r_data$106 ;
  assign \data$115  = \element__r_data$111 ;
  assign \data$120  = \element__r_data$116 ;
  assign \data$125  = \element__r_data$121 ;
  assign \data$130  = \element__r_data$126 ;
  assign \data$135  = \element__r_data$131 ;
  assign \data$140  = \element__r_data$136 ;
  assign \element__w_data$143  = element__w_data[1:0];
  assign \data$145  = \element__r_data$141 ;
  assign \element__w_data$148  = \element__w_data$19 [1:0];
  assign \data$150  = \element__r_data$146 ;
  assign \element__w_data$153  = \element__w_data$233 [0];
  assign \data$155  = \element__r_data$151 ;
  assign \data$160  = \element__r_data$156 ;
  assign \data$165  = \element__r_data$161 ;
  assign \data$170  = \element__r_data$166 ;
  assign \element__w_data$173  = \element__w_data$43 ;
  assign \data$175  = \element__r_data$171 ;
  assign \element__w_data$178  = \element__w_data$48 ;
  assign \data$180  = \element__r_data$176 ;
  assign \data$185  = \element__r_data$181 ;
  assign \data$190  = \element__r_data$186 ;
  assign \data$195  = \element__r_data$191 ;
  assign \data$200  = \element__r_data$196 ;
  assign \element__w_data$203  = \element__w_data$118 ;
  assign \data$205  = \element__r_data$201 ;
  assign \data$210  = \element__r_data$206 ;
  assign \data$215  = \element__r_data$211 ;
  assign \data$220  = \element__r_data$216 ;
  assign \element__w_data$223  = element__w_data[15:0];
  assign \data$225  = \element__r_data$221 ;
  assign \element__w_data$228  = \element__w_data$19 ;
  assign \data$230  = \element__r_data$226 ;
  assign \data$235  = \element__r_data$231 ;
  assign \data$240  = \element__r_data$236 ;
  assign \data$245  = \element__r_data$241 ;
  assign \element__w_data$248  = \element__w_data$183 [7:0];
  assign \data$250  = \element__r_data$246 ;
  assign \element__w_data$253  = \element__w_data$188 ;
  assign \data$255  = \element__r_data$251 ;
  assign r_data = \element__r_data$256 ;
  assign \element__r_data$259  = { \port$81$0 , \port$80$0 , \port$79$0 , \port$78$0  };
  assign \r_data$261  = { \port$81$0 , \port$80$0 , \port$79$0 , \port$78$0  };
  assign \element__r_data$262  = { 20'h00000, \port$10977$0 , \port$75$0 , \port$73$0 , \port$71$0  };
  assign \r_data$264  = { 20'h00000, \port$10977$0 , \port$75$0 , \port$73$0 , \port$71$0  };
  assign \element__w_data$27  = \element__w_data$158 [0];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.blend__config (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.blend__config.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.blend__config.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$2  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$2 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ds__depth (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [7:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [7:0] element__r_data;
  wire [7:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [7:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [7:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [7:0] port__w_data;
  wire [7:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ds__depth.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ds__depth.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$3  = 0;
  reg [7:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [7:0] _storage;
  reg [7:0] _storage = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [7:0] data;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [7:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [7:0] port__w_data;
  wire [7:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$3 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 8'h00;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ds__stencil_back (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [39:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [39:0] element__r_data;
  wire [39:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [39:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [39:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [39:0] port__w_data;
  wire [39:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ds__stencil_back.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ds__stencil_back.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$4  = 0;
  reg [39:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [39:0] _storage;
  reg [39:0] _storage = 40'h0000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 40'h0000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [39:0] data;
  (* init = 40'h0000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [39:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [39:0] port__w_data;
  wire [39:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$4 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 40'h0000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ds__stencil_front (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [39:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [39:0] element__r_data;
  wire [39:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [39:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [39:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [39:0] port__w_data;
  wire [39:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ds__stencil_front.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ds__stencil_front.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$5  = 0;
  reg [39:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [39:0] _storage;
  reg [39:0] _storage = 40'h0000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 40'h0000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [39:0] data;
  (* init = 40'h0000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [39:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [39:0] port__w_data;
  wire [39:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$5 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 40'h0000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__color_address (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__color_address.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__color_address.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$6  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$6 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__color_pitch (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [15:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [15:0] element__r_data;
  wire [15:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [15:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [15:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [15:0] port__w_data;
  wire [15:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__color_pitch.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__color_pitch.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$7  = 0;
  reg [15:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [15:0] _storage;
  reg [15:0] _storage = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 16'h0000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [15:0] data;
  (* init = 16'h0000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [15:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [15:0] port__w_data;
  wire [15:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$7 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 16'h0000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__depthstencil_address (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__depthstencil_address.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__depthstencil_address.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$8  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$8 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__depthstencil_pitch (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [15:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [15:0] element__r_data;
  wire [15:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [15:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [15:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [15:0] port__w_data;
  wire [15:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__depthstencil_pitch.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__depthstencil_pitch.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$9  = 0;
  reg [15:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [15:0] _storage;
  reg [15:0] _storage = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 16'h0000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [15:0] data;
  (* init = 16'h0000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [15:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [15:0] port__w_data;
  wire [15:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 16'h0000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__height (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [9:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [9:0] element__r_data;
  wire [9:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [9:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [9:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [9:0] port__w_data;
  wire [9:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__height.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__height.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$10  = 0;
  reg [9:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [9:0] _storage;
  reg [9:0] _storage = 10'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 10'h000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [9:0] data;
  (* init = 10'h000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [9:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [9:0] port__w_data;
  wire [9:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 10'h000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__scissor_height (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__scissor_height.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__scissor_height.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$11  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__scissor_offset_x (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__scissor_offset_x.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__scissor_offset_x.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$12  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$12 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__scissor_offset_y (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__scissor_offset_y.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__scissor_offset_y.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$13  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$13 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__scissor_width (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__scissor_width.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__scissor_width.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$14  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$14 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_height (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__viewport_height.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_height.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$15  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$15 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_max_depth (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__viewport_max_depth.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_max_depth.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$16  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$16 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_min_depth (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__viewport_min_depth.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_min_depth.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$17  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$17 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_width (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__viewport_width.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_width.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$18  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$18 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_x (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__viewport_x.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_x.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$19  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$19 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_y (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__viewport_y.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__viewport_y.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$20  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$20 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__width (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [9:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [9:0] element__r_data;
  wire [9:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [9:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [9:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [9:0] port__w_data;
  wire [9:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.fb__width.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.fb__width.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$21  = 0;
  reg [9:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [9:0] _storage;
  reg [9:0] _storage = 10'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 10'h000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [9:0] data;
  (* init = 10'h000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [9:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [9:0] port__w_data;
  wire [9:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$21 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 10'h000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__col__info (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] element__r_data;
  wire [127:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [127:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [127:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [127:0] port__w_data;
  wire [127:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ia__col__info.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__col__info.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$22  = 0;
  reg [127:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] _storage;
  reg [127:0] _storage = 128'h00000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 128'h00000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] data;
  (* init = 128'h00000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [127:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [127:0] port__w_data;
  wire [127:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$22 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 128'h00000000000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__col__mode (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output element__r_data;
  wire element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ia__col__mode.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__col__mode.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$23  = 0;
  reg \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output _storage;
  reg _storage = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$23 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__norm__info (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] element__r_data;
  wire [127:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [127:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [127:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [127:0] port__w_data;
  wire [127:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ia__norm__info.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__norm__info.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$24  = 0;
  reg [127:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] _storage;
  reg [127:0] _storage = 128'h00000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 128'h00000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] data;
  (* init = 128'h00000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [127:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [127:0] port__w_data;
  wire [127:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$24 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 128'h00000000000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__norm__mode (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output element__r_data;
  wire element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ia__norm__mode.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__norm__mode.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$25  = 0;
  reg \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output _storage;
  reg _storage = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$25 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__pos__info (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] element__r_data;
  wire [127:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [127:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [127:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [127:0] port__w_data;
  wire [127:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ia__pos__info.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__pos__info.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$26  = 0;
  reg [127:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] _storage;
  reg [127:0] _storage = 128'h00000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 128'h00000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] data;
  (* init = 128'h00000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [127:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [127:0] port__w_data;
  wire [127:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$26 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 128'h00000000000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__pos__mode (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output element__r_data;
  wire element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.ia__pos__mode.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.ia__pos__mode.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$27  = 0;
  reg \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output _storage;
  reg _storage = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$27 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.idx__address (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.idx__address.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.idx__address.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$28  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$28 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.idx__count (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.idx__count.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.idx__count.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$29  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$29 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.idx__kind (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] element__r_data;
  wire [1:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [1:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [1:0] port__w_data;
  wire [1:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.idx__kind.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.idx__kind.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$30  = 0;
  reg [1:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] _storage;
  reg [1:0] _storage = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 2'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] data;
  (* init = 2'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [1:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [1:0] port__w_data;
  wire [1:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$30 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 2'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:531" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.mux (clk, rst, \port$71$0 , \port$73$0 , \port$75$0 , \port$78$0 , \port$79$0 , \port$80$0 , \port$81$0 , \element__r_data$146 , \port$10977$0 , bus__r_data, element__w_stb, \element__w_stb$155 , \element__w_stb$156 , \element__w_stb$157 , \element__w_stb$158 , w_shadow__0__data, \element__w_stb$163 , \element__w_stb$164 , \element__w_stb$165
, w_shadow__1__data, \element__w_stb$168 , \element__w_stb$169 , \element__w_stb$170 , \element__w_data$253 , \element__w_stb$173 , \element__w_stb$174 , \element__w_stb$175 , \element__w_stb$176 , \element__w_data$255 , \element__w_stb$179 , \element__w_stb$180 , \element__w_data$260 , \element__w_stb$183 , \element__w_stb$184 , \element__w_stb$185 , w_shadow__5__data, \element__w_stb$188 , \element__w_stb$189 , w_shadow__6__data, \element__w_stb$192
, \element__w_stb$193 , \element__w_stb$194 , \element__w_stb$195 , \element__w_stb$196 , \element__w_stb$197 , w_shadow__7__data, \element__w_stb$200 , \element__w_stb$201 , \element__w_stb$202 , \element__w_stb$203 , w_shadow__8__data, \element__w_stb$206 , \element__w_stb$207 , w_shadow__12__data, \element__w_stb$210 , w_shadow__13__data, \element__w_stb$213 , w_shadow__14__data, \element__w_stb$216 , \element__w_stb$217 , \element__w_stb$218
, \element__w_stb$219 , \element__w_stb$220 , \element__w_stb$221 , \element__w_stb$222 , w_shadow__15__data, \element__w_stb$225 , \element__w_stb$226 , w_shadow__9__data, \element__w_stb$229 , w_shadow__10__data, \element__w_stb$232 , \element__w_stb$233 , \element__w_stb$234 , w_shadow__11__data, element__r_stb, \element__r_stb$9 , \element__r_stb$11 , \element__r_stb$13 , \element__r_stb$15 , \element__r_stb$17 , \element__r_stb$19
, \element__r_stb$21 , \element__r_stb$23 , \element__r_stb$25 , \element__r_stb$30 , \element__r_stb$32 , \element__r_stb$34 , \element__r_stb$39 , \element__r_stb$41 , \element__r_stb$43 , \element__r_stb$48 , \element__r_stb$50 , \element__r_stb$52 , \element__r_stb$54 , \element__r_stb$56 , \element__r_stb$58 , \element__r_stb$63 , \element__r_stb$65 , \element__r_stb$70 , \element__r_stb$72 , \element__r_stb$74 , \element__r_stb$79
, \element__r_stb$81 , \element__r_stb$86 , \element__r_stb$88 , \element__r_stb$90 , \element__r_stb$92 , \element__r_stb$94 , \element__r_stb$96 , \element__r_stb$101 , \element__r_stb$103 , \element__r_stb$105 , \element__r_stb$107 , \element__r_stb$109 , \element__r_stb$111 , \element__r_stb$116 , \element__r_stb$121 , \element__r_stb$126 , \element__r_stb$131 , \element__r_stb$136 , \element__r_stb$138 , \element__r_stb$143 , \element__r_stb$145
, \element__r_stb$150 , \element__r_stb$152 , \element__w_data$241 , \element__w_data$242 , \element__w_data$243 , \element__w_data$244 , \element__w_data$245 , \element__w_data$257 , \element__w_data$258 , \element__w_data$259 , \element__w_data$261 , \element__w_data$266 , \element__w_data$271 , \element__w_data$272 , \element__w_data$275 , \element__w_data$276 , \element__w_data$278 , element__r_data, \element__r_data$31 , \element__r_data$40 , \element__r_data$49
, \element__r_data$64 , \element__r_data$71 , \element__r_data$80 , \element__r_data$87 , \element__r_data$102 , \element__r_data$10 , \element__r_data$51 , \element__r_data$89 , \element__r_data$104 , \element__r_data$12 , \element__r_data$14 , \element__r_data$16 , \element__r_data$18 , \element__r_data$20 , \element__r_data$53 , \element__r_data$91 , \element__r_data$106 , \element__r_data$22 , \element__r_data$55 , \element__r_data$93 , \element__r_data$108
, \element__r_data$24 , \element__r_data$33 , \element__r_data$42 , \element__r_data$132 , \element__r_data$57 , \element__r_data$66 , \element__r_data$73 , \element__r_data$82 , \element__r_data$95 , \element__r_data$137 , \element__r_data$144 , \element__r_data$151 , \element__r_data$110 , \element__r_data$117 , \element__r_data$122 , \element__r_data$127 , \element__r_data$26 , \element__r_data$35 , \element__r_data$44 , \element__r_data$59 , \element__r_data$75
, \element__r_data$97 , \element__r_data$139 , bus__r_stb, bus__w_data, bus__w_stb, bus__addr);
  reg \$auto$verilog_backend.cc:2355:dump_module$31  = 0;
  wire [31:0] \$1 ;
  wire [31:0] \$10 ;
  wire [31:0] \$100 ;
  wire [31:0] \$101 ;
  wire [31:0] \$102 ;
  wire [31:0] \$103 ;
  wire [31:0] \$104 ;
  wire [31:0] \$105 ;
  wire [31:0] \$106 ;
  wire [31:0] \$107 ;
  wire [31:0] \$108 ;
  wire [31:0] \$109 ;
  wire [31:0] \$11 ;
  wire [31:0] \$110 ;
  wire [31:0] \$111 ;
  wire [31:0] \$112 ;
  wire [31:0] \$113 ;
  wire [31:0] \$114 ;
  wire [31:0] \$115 ;
  wire [31:0] \$116 ;
  wire \$117 ;
  wire [31:0] \$118 ;
  wire \$119 ;
  wire [31:0] \$12 ;
  wire [31:0] \$120 ;
  wire [31:0] \$121 ;
  wire [31:0] \$122 ;
  wire [7:0] \$123 ;
  wire [31:0] \$124 ;
  wire \$125 ;
  wire \$126 ;
  wire \$127 ;
  wire \$128 ;
  wire [31:0] \$129 ;
  wire [31:0] \$13 ;
  wire [31:0] \$130 ;
  wire [31:0] \$131 ;
  wire [31:0] \$132 ;
  wire [31:0] \$133 ;
  wire [31:0] \$134 ;
  wire [31:0] \$135 ;
  wire [31:0] \$136 ;
  wire [31:0] \$137 ;
  wire [31:0] \$138 ;
  wire [31:0] \$139 ;
  wire [31:0] \$14 ;
  wire [31:0] \$140 ;
  wire [7:0] \$141 ;
  wire [31:0] \$142 ;
  wire [31:0] \$143 ;
  wire [31:0] \$144 ;
  wire [31:0] \$145 ;
  wire [31:0] \$146 ;
  wire [31:0] \$147 ;
  wire [31:0] \$148 ;
  wire [31:0] \$149 ;
  wire [31:0] \$15 ;
  wire [31:0] \$150 ;
  wire \$151 ;
  wire [31:0] \$152 ;
  wire [31:0] \$153 ;
  wire [31:0] \$154 ;
  wire [31:0] \$155 ;
  wire [31:0] \$156 ;
  wire [31:0] \$157 ;
  wire [31:0] \$158 ;
  wire [31:0] \$159 ;
  wire [31:0] \$16 ;
  wire [31:0] \$160 ;
  wire [31:0] \$161 ;
  wire [31:0] \$162 ;
  wire [31:0] \$163 ;
  wire [31:0] \$164 ;
  wire [31:0] \$165 ;
  wire [31:0] \$166 ;
  wire [31:0] \$167 ;
  wire [31:0] \$168 ;
  wire \$169 ;
  wire [1:0] \$17 ;
  wire [31:0] \$170 ;
  wire [31:0] \$171 ;
  wire [31:0] \$172 ;
  wire [31:0] \$173 ;
  wire [31:0] \$174 ;
  wire [31:0] \$175 ;
  wire [31:0] \$176 ;
  wire [31:0] \$177 ;
  wire [31:0] \$178 ;
  wire [31:0] \$179 ;
  wire [31:0] \$18 ;
  wire [31:0] \$180 ;
  wire [31:0] \$181 ;
  wire [31:0] \$182 ;
  wire \$183 ;
  wire [31:0] \$184 ;
  wire [31:0] \$185 ;
  wire [31:0] \$186 ;
  wire [31:0] \$187 ;
  wire [31:0] \$188 ;
  wire [31:0] \$189 ;
  wire [15:0] \$19 ;
  wire [31:0] \$190 ;
  wire [31:0] \$191 ;
  wire [31:0] \$192 ;
  wire [31:0] \$193 ;
  wire [31:0] \$194 ;
  wire [31:0] \$195 ;
  wire [31:0] \$196 ;
  wire \$197 ;
  wire [31:0] \$198 ;
  wire \$199 ;
  wire [31:0] \$2 ;
  wire [31:0] \$20 ;
  wire [31:0] \$200 ;
  wire [31:0] \$201 ;
  wire [31:0] \$202 ;
  wire [31:0] \$203 ;
  wire [31:0] \$204 ;
  wire [31:0] \$205 ;
  wire [31:0] \$206 ;
  wire [31:0] \$207 ;
  wire [31:0] \$208 ;
  wire \$209 ;
  wire [31:0] \$21 ;
  wire [31:0] \$210 ;
  wire [31:0] \$211 ;
  wire [31:0] \$212 ;
  wire [9:0] \$213 ;
  wire [31:0] \$214 ;
  wire [31:0] \$215 ;
  wire [31:0] \$216 ;
  wire [31:0] \$217 ;
  wire [31:0] \$218 ;
  wire \$219 ;
  wire [31:0] \$22 ;
  wire [31:0] \$220 ;
  wire [31:0] \$221 ;
  wire [31:0] \$222 ;
  wire [31:0] \$223 ;
  wire [31:0] \$224 ;
  wire [31:0] \$225 ;
  wire [31:0] \$226 ;
  wire [31:0] \$227 ;
  wire [31:0] \$228 ;
  wire [31:0] \$229 ;
  wire [31:0] \$23 ;
  wire [31:0] \$230 ;
  wire [31:0] \$231 ;
  wire [31:0] \$232 ;
  wire \$233 ;
  wire [31:0] \$234 ;
  wire [31:0] \$235 ;
  wire [31:0] \$236 ;
  wire [31:0] \$237 ;
  wire [31:0] \$238 ;
  wire [31:0] \$239 ;
  wire [31:0] \$24 ;
  wire [31:0] \$240 ;
  wire \$241 ;
  wire [31:0] \$242 ;
  wire [31:0] \$243 ;
  wire [31:0] \$244 ;
  wire [31:0] \$245 ;
  wire [31:0] \$246 ;
  wire \$247 ;
  wire [31:0] \$248 ;
  wire \$249 ;
  wire [31:0] \$25 ;
  wire [31:0] \$250 ;
  wire \$251 ;
  wire [31:0] \$252 ;
  wire [31:0] \$253 ;
  wire [31:0] \$254 ;
  wire [3:0] \$255 ;
  wire [31:0] \$256 ;
  wire \$257 ;
  wire \$258 ;
  wire \$259 ;
  wire [31:0] \$26 ;
  wire \$260 ;
  wire \$261 ;
  wire \$262 ;
  wire \$263 ;
  wire \$264 ;
  wire \$265 ;
  wire \$266 ;
  wire \$267 ;
  wire \$268 ;
  wire \$269 ;
  wire [31:0] \$27 ;
  wire \$270 ;
  wire \$271 ;
  wire \$272 ;
  wire \$273 ;
  wire \$274 ;
  wire \$275 ;
  wire \$276 ;
  wire \$277 ;
  wire \$278 ;
  wire \$279 ;
  wire [31:0] \$28 ;
  wire \$280 ;
  wire \$281 ;
  wire \$282 ;
  wire \$283 ;
  wire \$284 ;
  wire \$285 ;
  wire \$286 ;
  wire \$287 ;
  wire \$288 ;
  wire \$289 ;
  wire [31:0] \$29 ;
  wire \$290 ;
  wire \$291 ;
  wire \$292 ;
  wire \$293 ;
  wire \$294 ;
  wire \$295 ;
  wire \$296 ;
  wire \$297 ;
  wire \$298 ;
  wire \$299 ;
  wire \$3 ;
  wire [31:0] \$30 ;
  wire \$300 ;
  wire \$301 ;
  wire \$302 ;
  wire \$303 ;
  wire \$304 ;
  wire \$305 ;
  wire \$306 ;
  wire \$307 ;
  wire \$308 ;
  wire \$309 ;
  wire [31:0] \$31 ;
  wire \$310 ;
  wire \$311 ;
  wire \$312 ;
  wire \$313 ;
  wire \$314 ;
  wire \$315 ;
  wire \$316 ;
  wire \$317 ;
  wire \$318 ;
  wire \$319 ;
  wire [31:0] \$32 ;
  wire \$320 ;
  wire \$321 ;
  wire \$322 ;
  wire \$323 ;
  wire \$324 ;
  wire \$325 ;
  wire \$326 ;
  wire \$327 ;
  wire \$328 ;
  wire \$329 ;
  wire [1:0] \$33 ;
  wire \$330 ;
  wire \$331 ;
  wire \$332 ;
  wire \$333 ;
  wire \$334 ;
  wire \$335 ;
  wire \$336 ;
  wire \$337 ;
  wire \$338 ;
  wire \$339 ;
  wire [31:0] \$34 ;
  wire \$340 ;
  wire \$341 ;
  wire \$342 ;
  wire \$343 ;
  wire \$344 ;
  wire \$345 ;
  wire \$346 ;
  wire \$347 ;
  wire \$348 ;
  wire \$349 ;
  wire [31:0] \$35 ;
  wire \$350 ;
  wire \$351 ;
  wire \$352 ;
  wire \$353 ;
  wire \$354 ;
  wire \$355 ;
  wire \$356 ;
  wire \$357 ;
  wire \$358 ;
  wire \$359 ;
  wire [31:0] \$36 ;
  wire \$360 ;
  wire \$361 ;
  wire \$362 ;
  wire \$363 ;
  wire \$364 ;
  wire \$365 ;
  wire \$366 ;
  wire \$367 ;
  wire \$368 ;
  wire [31:0] \$369 ;
  wire [1:0] \$37 ;
  wire [31:0] \$370 ;
  wire [31:0] \$371 ;
  wire [31:0] \$372 ;
  wire [31:0] \$373 ;
  wire [31:0] \$374 ;
  wire [31:0] \$375 ;
  wire [31:0] \$376 ;
  wire [31:0] \$377 ;
  wire [31:0] \$378 ;
  wire [31:0] \$379 ;
  wire [1:0] \$38 ;
  wire [31:0] \$380 ;
  wire [31:0] \$381 ;
  wire [31:0] \$382 ;
  wire [31:0] \$383 ;
  wire [31:0] \$384 ;
  wire [31:0] \$385 ;
  wire [31:0] \$386 ;
  wire [31:0] \$387 ;
  wire [31:0] \$388 ;
  wire [31:0] \$389 ;
  wire [31:0] \$39 ;
  wire [31:0] \$390 ;
  wire [31:0] \$391 ;
  wire [31:0] \$392 ;
  wire [31:0] \$393 ;
  wire [31:0] \$394 ;
  wire [31:0] \$395 ;
  wire [31:0] \$396 ;
  wire [31:0] \$397 ;
  wire [31:0] \$398 ;
  wire [31:0] \$399 ;
  wire [31:0] \$4 ;
  wire [31:0] \$40 ;
  reg \$400 ;
  reg [31:0] \$401 ;
  reg \$402 ;
  reg [31:0] \$403 ;
  reg \$404 ;
  reg [31:0] \$405 ;
  reg \$406 ;
  reg [31:0] \$407 ;
  reg \$408 ;
  reg [31:0] \$409 ;
  wire [31:0] \$41 ;
  reg \$410 ;
  reg [31:0] \$411 ;
  reg \$412 ;
  reg [31:0] \$413 ;
  reg \$414 ;
  reg [31:0] \$415 ;
  reg \$416 ;
  reg [31:0] \$417 ;
  reg \$418 ;
  reg [31:0] \$419 ;
  wire [31:0] \$42 ;
  reg \$420 ;
  reg [31:0] \$421 ;
  reg \$422 ;
  reg [31:0] \$423 ;
  reg \$424 ;
  reg [31:0] \$425 ;
  reg \$426 ;
  reg [31:0] \$427 ;
  reg \$428 ;
  reg [31:0] \$429 ;
  wire [31:0] \$43 ;
  reg \$430 ;
  reg [31:0] \$431 ;
  reg \$432 ;
  reg \$433 ;
  reg \$434 ;
  reg \$435 ;
  reg \$436 ;
  reg [31:0] \$437 ;
  reg \$438 ;
  reg \$439 ;
  wire [31:0] \$44 ;
  reg \$440 ;
  reg [31:0] \$441 ;
  reg \$442 ;
  reg \$443 ;
  reg \$444 ;
  reg [31:0] \$445 ;
  reg \$446 ;
  reg \$447 ;
  reg \$448 ;
  reg \$449 ;
  wire [31:0] \$45 ;
  reg [31:0] \$450 ;
  reg \$451 ;
  reg \$452 ;
  reg [31:0] \$453 ;
  reg \$454 ;
  reg \$455 ;
  reg \$456 ;
  reg [31:0] \$457 ;
  reg \$458 ;
  reg \$459 ;
  wire [31:0] \$46 ;
  reg [31:0] \$460 ;
  reg \$461 ;
  reg \$462 ;
  reg \$463 ;
  reg \$464 ;
  reg \$465 ;
  reg \$466 ;
  reg [31:0] \$467 ;
  reg \$468 ;
  reg \$469 ;
  wire [31:0] \$47 ;
  reg \$470 ;
  reg \$471 ;
  reg [31:0] \$472 ;
  reg \$473 ;
  reg \$474 ;
  reg [31:0] \$475 ;
  reg \$476 ;
  reg [31:0] \$477 ;
  reg \$478 ;
  reg [31:0] \$479 ;
  wire [31:0] \$48 ;
  reg \$480 ;
  reg \$481 ;
  reg \$482 ;
  reg \$483 ;
  reg \$484 ;
  reg \$485 ;
  reg \$486 ;
  reg [31:0] \$487 ;
  reg \$488 ;
  reg \$489 ;
  wire \$49 ;
  reg [31:0] \$490 ;
  reg \$491 ;
  reg [31:0] \$492 ;
  reg \$493 ;
  reg \$494 ;
  reg \$495 ;
  reg [31:0] \$496 ;
  wire \$5 ;
  wire [31:0] \$50 ;
  wire [15:0] \$51 ;
  wire [31:0] \$52 ;
  wire [3:0] \$53 ;
  wire [3:0] \$54 ;
  wire [31:0] \$55 ;
  wire [31:0] \$56 ;
  wire [31:0] \$57 ;
  wire [31:0] \$58 ;
  wire [31:0] \$59 ;
  wire [31:0] \$6 ;
  wire [31:0] \$60 ;
  wire [31:0] \$61 ;
  wire [31:0] \$62 ;
  wire [31:0] \$63 ;
  wire [31:0] \$64 ;
  wire [31:0] \$65 ;
  wire [31:0] \$66 ;
  wire [9:0] \$67 ;
  wire [31:0] \$68 ;
  wire [31:0] \$69 ;
  wire [31:0] \$7 ;
  wire [31:0] \$70 ;
  wire \$71 ;
  wire \$72 ;
  wire [31:0] \$73 ;
  wire [31:0] \$74 ;
  wire [31:0] \$75 ;
  wire [31:0] \$76 ;
  wire [31:0] \$77 ;
  wire [31:0] \$78 ;
  wire [31:0] \$79 ;
  wire [31:0] \$8 ;
  wire [31:0] \$80 ;
  wire [31:0] \$81 ;
  wire [31:0] \$82 ;
  wire [31:0] \$83 ;
  wire [31:0] \$84 ;
  wire [31:0] \$85 ;
  wire [31:0] \$86 ;
  wire [7:0] \$87 ;
  wire [31:0] \$88 ;
  wire [31:0] \$89 ;
  wire [31:0] \$9 ;
  wire [31:0] \$90 ;
  wire [31:0] \$91 ;
  wire [31:0] \$92 ;
  wire [31:0] \$93 ;
  wire [31:0] \$94 ;
  wire [31:0] \$95 ;
  wire [31:0] \$96 ;
  wire [31:0] \$97 ;
  wire [31:0] \$98 ;
  wire [31:0] \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:174" *)
  input [9:0] bus__addr;
  wire [9:0] bus__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:175" *)
  output [31:0] bus__r_data;
  wire [31:0] bus__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:176" *)
  input bus__r_stb;
  wire bus__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:177" *)
  input [31:0] bus__w_data;
  wire [31:0] bus__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:178" *)
  input bus__w_stb;
  wire bus__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input \element__r_data$10 ;
  wire \element__r_data$10 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [127:0] \element__r_data$102 ;
  wire [127:0] \element__r_data$102 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [127:0] \element__r_data$104 ;
  wire [127:0] \element__r_data$104 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$106 ;
  wire [31:0] \element__r_data$106 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [95:0] \element__r_data$108 ;
  wire [95:0] \element__r_data$108 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$110 ;
  wire [31:0] \element__r_data$110 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  wire [31:0] \element__r_data$112 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$117 ;
  wire [31:0] \element__r_data$117 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input \element__r_data$12 ;
  wire \element__r_data$12 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$122 ;
  wire [31:0] \element__r_data$122 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$127 ;
  wire [31:0] \element__r_data$127 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [9:0] \element__r_data$132 ;
  wire [9:0] \element__r_data$132 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$137 ;
  wire [31:0] \element__r_data$137 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$139 ;
  wire [31:0] \element__r_data$139 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [511:0] \element__r_data$14 ;
  wire [511:0] \element__r_data$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$144 ;
  wire [31:0] \element__r_data$144 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input \element__r_data$146 ;
  wire \element__r_data$146 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$151 ;
  wire [31:0] \element__r_data$151 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  wire [3:0] \element__r_data$153 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [511:0] \element__r_data$16 ;
  wire [511:0] \element__r_data$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [287:0] \element__r_data$18 ;
  wire [287:0] \element__r_data$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [95:0] \element__r_data$20 ;
  wire [95:0] \element__r_data$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [127:0] \element__r_data$22 ;
  wire [127:0] \element__r_data$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [1:0] \element__r_data$24 ;
  wire [1:0] \element__r_data$24 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [15:0] \element__r_data$26 ;
  wire [15:0] \element__r_data$26 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$31 ;
  wire [31:0] \element__r_data$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [1:0] \element__r_data$33 ;
  wire [1:0] \element__r_data$33 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$35 ;
  wire [31:0] \element__r_data$35 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [1:0] \element__r_data$40 ;
  wire [1:0] \element__r_data$40 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input \element__r_data$42 ;
  wire \element__r_data$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [15:0] \element__r_data$44 ;
  wire [15:0] \element__r_data$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [3:0] \element__r_data$49 ;
  wire [3:0] \element__r_data$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [127:0] \element__r_data$51 ;
  wire [127:0] \element__r_data$51 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [95:0] \element__r_data$53 ;
  wire [95:0] \element__r_data$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [95:0] \element__r_data$55 ;
  wire [95:0] \element__r_data$55 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [9:0] \element__r_data$57 ;
  wire [9:0] \element__r_data$57 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [39:0] \element__r_data$59 ;
  wire [39:0] \element__r_data$59 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input \element__r_data$64 ;
  wire \element__r_data$64 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$66 ;
  wire [31:0] \element__r_data$66 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$71 ;
  wire [31:0] \element__r_data$71 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$73 ;
  wire [31:0] \element__r_data$73 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [39:0] \element__r_data$75 ;
  wire [39:0] \element__r_data$75 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$80 ;
  wire [31:0] \element__r_data$80 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$82 ;
  wire [31:0] \element__r_data$82 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input \element__r_data$87 ;
  wire \element__r_data$87 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input \element__r_data$89 ;
  wire \element__r_data$89 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [95:0] \element__r_data$91 ;
  wire [95:0] \element__r_data$91 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [95:0] \element__r_data$93 ;
  wire [95:0] \element__r_data$93 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [31:0] \element__r_data$95 ;
  wire [31:0] \element__r_data$95 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:63" *)
  input [7:0] \element__r_data$97 ;
  wire [7:0] \element__r_data$97 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output element__r_stb;
  reg element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$101 ;
  reg \element__r_stb$101 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$103 ;
  reg \element__r_stb$103 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$105 ;
  reg \element__r_stb$105 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$107 ;
  reg \element__r_stb$107 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$109 ;
  reg \element__r_stb$109 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$11 ;
  reg \element__r_stb$11 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$111 ;
  reg \element__r_stb$111 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$116 ;
  reg \element__r_stb$116 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$121 ;
  reg \element__r_stb$121 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$126 ;
  reg \element__r_stb$126 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$13 ;
  reg \element__r_stb$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$131 ;
  reg \element__r_stb$131 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$136 ;
  reg \element__r_stb$136 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$138 ;
  reg \element__r_stb$138 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$143 ;
  reg \element__r_stb$143 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$145 ;
  reg \element__r_stb$145 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$15 ;
  reg \element__r_stb$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$150 ;
  reg \element__r_stb$150 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$152 ;
  reg \element__r_stb$152 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$17 ;
  reg \element__r_stb$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$19 ;
  reg \element__r_stb$19 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$21 ;
  reg \element__r_stb$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$23 ;
  reg \element__r_stb$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$25 ;
  reg \element__r_stb$25 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$30 ;
  reg \element__r_stb$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$32 ;
  reg \element__r_stb$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$34 ;
  reg \element__r_stb$34 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$39 ;
  reg \element__r_stb$39 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$41 ;
  reg \element__r_stb$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$43 ;
  reg \element__r_stb$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$48 ;
  reg \element__r_stb$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$50 ;
  reg \element__r_stb$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$52 ;
  reg \element__r_stb$52 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$54 ;
  reg \element__r_stb$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$56 ;
  reg \element__r_stb$56 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$58 ;
  reg \element__r_stb$58 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$63 ;
  reg \element__r_stb$63 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$65 ;
  reg \element__r_stb$65 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$70 ;
  reg \element__r_stb$70 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$72 ;
  reg \element__r_stb$72 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$74 ;
  reg \element__r_stb$74 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$79 ;
  reg \element__r_stb$79 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$81 ;
  reg \element__r_stb$81 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$86 ;
  reg \element__r_stb$86 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$88 ;
  reg \element__r_stb$88 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$9 ;
  reg \element__r_stb$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$90 ;
  reg \element__r_stb$90 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$92 ;
  reg \element__r_stb$92 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$94 ;
  reg \element__r_stb$94 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  output \element__r_stb$96 ;
  reg \element__r_stb$96 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$239 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$240 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [511:0] \element__w_data$241 ;
  wire [511:0] \element__w_data$241 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [511:0] \element__w_data$242 ;
  wire [511:0] \element__w_data$242 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [287:0] \element__w_data$243 ;
  wire [287:0] \element__w_data$243 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [95:0] \element__w_data$244 ;
  wire [95:0] \element__w_data$244 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [127:0] \element__w_data$245 ;
  wire [127:0] \element__w_data$245 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] \element__w_data$246 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [15:0] \element__w_data$247 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$248 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] \element__w_data$249 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$250 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] \element__w_data$251 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$252 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [15:0] \element__w_data$253 ;
  wire [15:0] \element__w_data$253 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$254 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [9:0] \element__w_data$255 ;
  wire [9:0] \element__w_data$255 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [3:0] \element__w_data$256 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [127:0] \element__w_data$257 ;
  wire [127:0] \element__w_data$257 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [95:0] \element__w_data$258 ;
  wire [95:0] \element__w_data$258 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [95:0] \element__w_data$259 ;
  wire [95:0] \element__w_data$259 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [9:0] \element__w_data$260 ;
  wire [9:0] \element__w_data$260 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [39:0] \element__w_data$261 ;
  wire [39:0] \element__w_data$261 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$262 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$263 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$264 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$265 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [39:0] \element__w_data$266 ;
  wire [39:0] \element__w_data$266 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$267 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$268 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$269 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire \element__w_data$270 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [95:0] \element__w_data$271 ;
  wire [95:0] \element__w_data$271 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [95:0] \element__w_data$272 ;
  wire [95:0] \element__w_data$272 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$273 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [7:0] \element__w_data$274 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [127:0] \element__w_data$275 ;
  wire [127:0] \element__w_data$275 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [127:0] \element__w_data$276 ;
  wire [127:0] \element__w_data$276 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$277 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [95:0] \element__w_data$278 ;
  wire [95:0] \element__w_data$278 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$279 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$280 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$281 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$282 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$283 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$284 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$285 ;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] \element__w_data$286 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output element__w_stb;
  reg element__w_stb = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$155 ;
  reg \element__w_stb$155  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$156 ;
  reg \element__w_stb$156  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$157 ;
  reg \element__w_stb$157  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$158 ;
  reg \element__w_stb$158  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$163 ;
  reg \element__w_stb$163  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$164 ;
  reg \element__w_stb$164  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$165 ;
  reg \element__w_stb$165  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$168 ;
  reg \element__w_stb$168  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$169 ;
  reg \element__w_stb$169  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$170 ;
  reg \element__w_stb$170  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$173 ;
  reg \element__w_stb$173  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$174 ;
  reg \element__w_stb$174  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$175 ;
  reg \element__w_stb$175  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$176 ;
  reg \element__w_stb$176  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$179 ;
  reg \element__w_stb$179  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$180 ;
  reg \element__w_stb$180  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$183 ;
  reg \element__w_stb$183  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$184 ;
  reg \element__w_stb$184  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$185 ;
  reg \element__w_stb$185  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$188 ;
  reg \element__w_stb$188  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$189 ;
  reg \element__w_stb$189  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$192 ;
  reg \element__w_stb$192  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$193 ;
  reg \element__w_stb$193  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$194 ;
  reg \element__w_stb$194  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$195 ;
  reg \element__w_stb$195  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$196 ;
  reg \element__w_stb$196  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$197 ;
  reg \element__w_stb$197  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$200 ;
  reg \element__w_stb$200  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$201 ;
  reg \element__w_stb$201  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$202 ;
  reg \element__w_stb$202  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$203 ;
  reg \element__w_stb$203  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$206 ;
  reg \element__w_stb$206  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$207 ;
  reg \element__w_stb$207  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$210 ;
  reg \element__w_stb$210  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$213 ;
  reg \element__w_stb$213  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$216 ;
  reg \element__w_stb$216  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$217 ;
  reg \element__w_stb$217  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$218 ;
  reg \element__w_stb$218  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$219 ;
  reg \element__w_stb$219  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$220 ;
  reg \element__w_stb$220  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$221 ;
  reg \element__w_stb$221  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$222 ;
  reg \element__w_stb$222  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$225 ;
  reg \element__w_stb$225  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$226 ;
  reg \element__w_stb$226  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$229 ;
  reg \element__w_stb$229  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$232 ;
  reg \element__w_stb$232  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$233 ;
  reg \element__w_stb$233  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  output \element__w_stb$234 ;
  reg \element__w_stb$234  = 1'h0;
  input [3:0] \port$10977$0 ;
  wire [3:0] \port$10977$0 ;
  input [2:0] \port$71$0 ;
  wire [2:0] \port$71$0 ;
  input [1:0] \port$73$0 ;
  wire [1:0] \port$73$0 ;
  input [2:0] \port$75$0 ;
  wire [2:0] \port$75$0 ;
  input \port$78$0 ;
  wire \port$78$0 ;
  input \port$79$0 ;
  wire \port$79$0 ;
  input \port$80$0 ;
  wire \port$80$0 ;
  input \port$81$0 ;
  wire \port$81$0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__0__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__0__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__0__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__10__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__10__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__10__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__11__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__11__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__11__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__12__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__12__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__12__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__13__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__13__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__13__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__14__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__14__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__14__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__15__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__15__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__15__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__1__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__1__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__1__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__2__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__2__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__2__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__3__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__3__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__3__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__4__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__4__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__4__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__5__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__5__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__5__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__6__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__6__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__6__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__7__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__7__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__7__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__8__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__8__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__8__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] r_shadow__9__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  reg r_shadow__9__r_en = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  wire r_shadow__9__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__0__data;
  reg [31:0] w_shadow__0__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__0__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__10__data;
  reg [31:0] w_shadow__10__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__10__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__11__data;
  reg [31:0] w_shadow__11__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__11__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__12__data;
  reg [31:0] w_shadow__12__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__12__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__13__data;
  reg [31:0] w_shadow__13__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__13__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__14__data;
  reg [31:0] w_shadow__14__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__14__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__15__data;
  reg [31:0] w_shadow__15__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__15__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__1__data;
  reg [31:0] w_shadow__1__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__1__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] w_shadow__2__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__2__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] w_shadow__3__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__3__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  reg [31:0] w_shadow__4__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__4__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__5__data;
  reg [31:0] w_shadow__5__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__5__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__6__data;
  reg [31:0] w_shadow__6__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__6__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__7__data;
  reg [31:0] w_shadow__7__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__7__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__8__data;
  reg [31:0] w_shadow__8__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__8__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  output [31:0] w_shadow__9__data;
  reg [31:0] w_shadow__9__data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:290" *)
  reg w_shadow__9__w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$169  <= \$443 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$170  <= \$444 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__2__data <= \$445 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$173  <= \$446 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$174  <= \$447 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$175  <= \$448 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$176  <= \$449 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__3__data <= \$450 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$179  <= \$451 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$180  <= \$452 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__4__data <= \$453 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$183  <= \$454 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$184  <= \$455 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$185  <= \$456 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__5__data <= \$457 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$188  <= \$458 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$189  <= \$459 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__6__data <= \$460 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$192  <= \$461 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$193  <= \$462 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$194  <= \$463 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$195  <= \$464 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$196  <= \$465 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$197  <= \$466 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__7__data <= \$467 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$200  <= \$468 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$201  <= \$469 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$202  <= \$470 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$203  <= \$471 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__8__data <= \$472 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$206  <= \$473 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$207  <= \$474 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__12__data <= \$475 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$210  <= \$476 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__13__data <= \$477 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$213  <= \$478 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__14__data <= \$479 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$216  <= \$480 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$217  <= \$481 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$218  <= \$482 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$219  <= \$483 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$220  <= \$484 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$221  <= \$485 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$222  <= \$486 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__15__data <= \$487 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$225  <= \$488 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$226  <= \$489 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__9__data <= \$490 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$229  <= \$491 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__10__data <= \$492 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$232  <= \$493 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$233  <= \$494 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$234  <= \$495 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__11__data <= \$496 ;
  assign \$1  = element__r_stb ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) element__r_data : 32'd0;
  assign \$3  = \element__r_stb$9  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$10  : 1'h0;
  assign \$4  = \$2  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 31'h00000000, \$3  };
  assign \$5  = \element__r_stb$11  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$12  : 1'h0;
  assign \$6  = \$4  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 31'h00000000, \$5  };
  assign \$7  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [31:0] : 32'd0;
  assign \$8  = \$6  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$7 ;
  assign \$9  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [31:0] : 32'd0;
  assign \$10  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$9 ;
  assign \$11  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [31:0] : 32'd0;
  assign \$12  = \$10  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$11 ;
  assign \$13  = \element__r_stb$19  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$20 [31:0] : 32'd0;
  assign \$14  = \$12  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$13 ;
  assign \$15  = \element__r_stb$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$22 [31:0] : 32'd0;
  assign \$16  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$15 ;
  assign \$17  = \element__r_stb$23  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$24  : 2'h0;
  assign \$18  = \$16  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 30'h00000000, \$17  };
  assign \$19  = \element__r_stb$25  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$26  : 16'h0000;
  assign \$20  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 16'h0000, \$19  };
  assign \$21  = \element__r_stb$30  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$31  : 32'd0;
  assign \$23  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [63:32] : 32'd0;
  assign \$24  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$23 ;
  assign \$25  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [63:32] : 32'd0;
  assign \$26  = \$24  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$25 ;
  assign \$27  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [63:32] : 32'd0;
  assign \$28  = \$26  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$27 ;
  assign \$29  = \element__r_stb$19  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$20 [63:32] : 32'd0;
  assign \$30  = \$28  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$29 ;
  assign \$31  = \element__r_stb$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$22 [63:32] : 32'd0;
  assign \$32  = \$30  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$31 ;
  assign \$33  = \element__r_stb$32  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$33  : 2'h0;
  assign \$34  = \$32  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 30'h00000000, \$33  };
  assign \$35  = \element__r_stb$34  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$35  : 32'd0;
  assign \$36  = \$34  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$35 ;
  assign \$37  = \element__r_stb$39  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$40  : 2'h0;
  assign \$39  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [95:64] : 32'd0;
  assign \$40  = { 30'h00000000, \$38  } | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$39 ;
  assign \$41  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [95:64] : 32'd0;
  assign \$42  = \$40  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$41 ;
  assign \$43  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [95:64] : 32'd0;
  assign \$44  = \$42  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$43 ;
  assign \$45  = \element__r_stb$19  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$20 [95:64] : 32'd0;
  assign \$46  = \$44  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$45 ;
  assign \$47  = \element__r_stb$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$22 [95:64] : 32'd0;
  assign \$48  = \$46  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$47 ;
  assign \$49  = \element__r_stb$41  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$42  : 1'h0;
  assign \$50  = \$48  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 31'h00000000, \$49  };
  assign \$51  = \element__r_stb$43  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$44  : 16'h0000;
  assign \$52  = \$50  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 16'h0000, \$51  };
  assign \$53  = \element__r_stb$48  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$49  : 4'h0;
  assign \$55  = \element__r_stb$50  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$51 [31:0] : 32'd0;
  assign \$56  = { 28'h0000000, \$54  } | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$55 ;
  assign \$57  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [159:128] : 32'd0;
  assign \$58  = \$56  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$57 ;
  assign \$59  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [159:128] : 32'd0;
  assign \$60  = \$58  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$59 ;
  assign \$61  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [159:128] : 32'd0;
  assign \$62  = \$60  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$61 ;
  assign \$63  = \element__r_stb$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$53 [31:0] : 32'd0;
  assign \$64  = \$62  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$63 ;
  assign \$65  = \element__r_stb$54  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$55 [31:0] : 32'd0;
  assign \$66  = \$64  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$65 ;
  assign \$67  = \element__r_stb$56  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$57  : 10'h000;
  assign \$68  = \$66  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 22'h000000, \$67  };
  assign \$69  = \element__r_stb$58  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$59 [31:0] : 32'd0;
  assign \$70  = \$68  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$69 ;
  assign \$71  = \element__r_stb$63  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$64  : 1'h0;
  assign \$73  = \element__r_stb$50  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$51 [63:32] : 32'd0;
  assign \$74  = { 31'h00000000, \$72  } | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$73 ;
  assign \$75  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [191:160] : 32'd0;
  assign \$76  = \$74  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$75 ;
  assign \$77  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [191:160] : 32'd0;
  assign \$78  = \$76  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$77 ;
  assign \$79  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [191:160] : 32'd0;
  assign \$80  = \$78  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$79 ;
  assign \$81  = \element__r_stb$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$53 [63:32] : 32'd0;
  assign \$82  = \$80  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$81 ;
  assign \$83  = \element__r_stb$54  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$55 [63:32] : 32'd0;
  assign \$84  = \$82  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$83 ;
  assign \$85  = \element__r_stb$65  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$66  : 32'd0;
  assign \$86  = \$84  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$85 ;
  assign \$87  = \element__r_stb$58  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$59 [39:32] : 8'h00;
  assign \$88  = \$86  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 24'h000000, \$87  };
  assign \$89  = \element__r_stb$70  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$71  : 32'd0;
  assign \$91  = \element__r_stb$50  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$51 [95:64] : 32'd0;
  assign \$92  = \$90  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$91 ;
  assign \$93  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [223:192] : 32'd0;
  assign \$94  = \$92  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$93 ;
  assign \$95  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [223:192] : 32'd0;
  assign \$96  = \$94  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$95 ;
  assign \$97  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [223:192] : 32'd0;
  assign \$98  = \$96  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$97 ;
  assign \$99  = \element__r_stb$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$53 [95:64] : 32'd0;
  assign \$100  = \$98  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$99 ;
  assign \$101  = \element__r_stb$54  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$55 [95:64] : 32'd0;
  assign \$102  = \$100  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$101 ;
  assign \$103  = \element__r_stb$72  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$73  : 32'd0;
  assign \$104  = \$102  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$103 ;
  assign \$105  = \element__r_stb$74  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$75 [31:0] : 32'd0;
  assign \$106  = \$104  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$105 ;
  assign \$107  = \element__r_stb$79  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$80  : 32'd0;
  assign \$109  = \element__r_stb$50  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$51 [127:96] : 32'd0;
  assign \$110  = \$108  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$109 ;
  assign \$111  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [255:224] : 32'd0;
  assign \$112  = \$110  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$111 ;
  assign \$113  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [255:224] : 32'd0;
  assign \$114  = \$112  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$113 ;
  assign \$115  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [255:224] : 32'd0;
  assign \$116  = \$114  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$115 ;
  assign \$121  = \element__r_stb$81  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$82  : 32'd0;
  assign \$122  = \$120  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$121 ;
  assign \$123  = \element__r_stb$74  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$75 [39:32] : 8'h00;
  assign \$124  = \$122  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 24'h000000, \$123  };
  assign \$125  = \element__r_stb$86  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$87  : 1'h0;
  assign \$127  = \element__r_stb$88  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$89  : 1'h0;
  assign \$128  = \$126  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$127 ;
  assign \$129  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [287:256] : 32'd0;
  assign \$130  = { 31'h00000000, \$128  } | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$129 ;
  assign \$131  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [287:256] : 32'd0;
  assign \$132  = \$130  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$131 ;
  assign \$133  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [287:256] : 32'd0;
  assign \$134  = \$132  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$133 ;
  assign \$135  = \element__r_stb$90  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$91 [31:0] : 32'd0;
  assign \$136  = \$134  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$135 ;
  assign \$137  = \element__r_stb$92  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$93 [31:0] : 32'd0;
  assign \$138  = \$136  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$137 ;
  assign \$139  = \element__r_stb$94  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$95  : 32'd0;
  assign \$140  = \$138  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$139 ;
  assign \$141  = \element__r_stb$96  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$97  : 8'h00;
  assign \$142  = \$140  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 24'h000000, \$141  };
  assign \$143  = \element__r_stb$101  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$102 [31:0] : 32'd0;
  assign \$145  = \element__r_stb$103  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$104 [31:0] : 32'd0;
  assign \$146  = \$144  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$145 ;
  assign \$147  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [415:384] : 32'd0;
  assign \$148  = \$146  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$147 ;
  assign \$149  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [415:384] : 32'd0;
  assign \$150  = \$148  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$149 ;
  assign \$153  = \element__r_stb$105  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$106  : 32'd0;
  assign \$154  = \$152  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$153 ;
  assign \$155  = \element__r_stb$107  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$108 [31:0] : 32'd0;
  assign \$156  = \$154  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$155 ;
  assign \$157  = \element__r_stb$109  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$110  : 32'd0;
  assign \$158  = \$156  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$157 ;
  assign \$159  = \element__r_stb$111  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 20'h00000, \port$10977$0 , \port$75$0 , \port$73$0 , \port$71$0  } : 32'd0;
  assign \$160  = \$158  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$159 ;
  assign \$161  = \element__r_stb$101  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$102 [63:32] : 32'd0;
  assign \$163  = \element__r_stb$103  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$104 [63:32] : 32'd0;
  assign \$164  = \$162  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$163 ;
  assign \$165  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [447:416] : 32'd0;
  assign \$166  = \$164  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$165 ;
  assign \$167  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [447:416] : 32'd0;
  assign \$168  = \$166  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$167 ;
  assign \$171  = \element__r_stb$107  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$108 [63:32] : 32'd0;
  assign \$172  = \$170  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$171 ;
  assign \$173  = \element__r_stb$116  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$117  : 32'd0;
  assign \$174  = \$172  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$173 ;
  assign \$175  = \element__r_stb$101  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$102 [95:64] : 32'd0;
  assign \$177  = \element__r_stb$103  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$104 [95:64] : 32'd0;
  assign \$178  = \$176  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$177 ;
  assign \$179  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [479:448] : 32'd0;
  assign \$180  = \$178  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$179 ;
  assign \$181  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [479:448] : 32'd0;
  assign \$182  = \$180  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$181 ;
  assign \$185  = \element__r_stb$107  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$108 [95:64] : 32'd0;
  assign \$186  = \$184  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$185 ;
  assign \$187  = \element__r_stb$121  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$122  : 32'd0;
  assign \$188  = \$186  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$187 ;
  assign \$189  = \element__r_stb$101  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$102 [127:96] : 32'd0;
  assign \$191  = \element__r_stb$103  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$104 [127:96] : 32'd0;
  assign \$192  = \$190  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$191 ;
  assign \$193  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [511:480] : 32'd0;
  assign \$194  = \$192  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$193 ;
  assign \$195  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [511:480] : 32'd0;
  assign \$196  = \$194  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$195 ;
  assign \$201  = \element__r_stb$126  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$127  : 32'd0;
  assign \$202  = \$200  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$201 ;
  assign \$203  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [127:96] : 32'd0;
  assign \$205  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [127:96] : 32'd0;
  assign \$206  = \$204  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$205 ;
  assign \$207  = \element__r_stb$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$18 [127:96] : 32'd0;
  assign \$208  = \$206  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$207 ;
  assign \$211  = \element__r_stb$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$22 [127:96] : 32'd0;
  assign \$212  = \$210  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$211 ;
  assign \$213  = \element__r_stb$131  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$132  : 10'h000;
  assign \$214  = \$212  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 22'h000000, \$213  };
  assign \$215  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [319:288] : 32'd0;
  assign \$217  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [319:288] : 32'd0;
  assign \$218  = \$216  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$217 ;
  assign \$221  = \element__r_stb$90  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$91 [63:32] : 32'd0;
  assign \$222  = \$220  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$221 ;
  assign \$223  = \element__r_stb$92  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$93 [63:32] : 32'd0;
  assign \$224  = \$222  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$223 ;
  assign \$225  = \element__r_stb$136  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$137  : 32'd0;
  assign \$226  = \$224  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$225 ;
  assign \$227  = \element__r_stb$138  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$139  : 32'd0;
  assign \$228  = \$226  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$227 ;
  assign \$229  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [351:320] : 32'd0;
  assign \$231  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [351:320] : 32'd0;
  assign \$232  = \$230  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$231 ;
  assign \$235  = \element__r_stb$90  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$91 [95:64] : 32'd0;
  assign \$236  = \$234  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$235 ;
  assign \$237  = \element__r_stb$92  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$93 [95:64] : 32'd0;
  assign \$238  = \$236  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$237 ;
  assign \$239  = \element__r_stb$143  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$144  : 32'd0;
  assign \$240  = \$238  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$239 ;
  assign \$241  = \element__r_stb$145  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$146  : 1'h0;
  assign \$242  = \$240  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 31'h00000000, \$241  };
  assign \$243  = \element__r_stb$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$14 [383:352] : 32'd0;
  assign \$245  = \element__r_stb$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$16 [383:352] : 32'd0;
  assign \$246  = \$244  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$245 ;
  assign \$253  = \element__r_stb$150  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \element__r_data$151  : 32'd0;
  assign \$254  = \$252  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) \$253 ;
  assign \$255  = \element__r_stb$152  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { \port$81$0 , \port$80$0 , \port$79$0 , \port$78$0  } : 4'h0;
  assign \$256  = \$254  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:571" *) { 28'h0000000, \$255  };
  assign \$258  = \$257  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$9 ;
  assign \$259  = \$258  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$11 ;
  assign \$260  = \$259  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$261  = \$260  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$262  = \$261  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$263  = \$262  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$19 ;
  assign \$264  = \$263  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$21 ;
  assign \$265  = \$264  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$23 ;
  assign r_shadow__0__w_en = \$265  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$25 ;
  assign \$267  = \$266  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$268  = \$267  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$269  = \$268  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$270  = \$269  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$19 ;
  assign \$271  = \$270  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$21 ;
  assign \$272  = \$271  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$32 ;
  assign r_shadow__1__w_en = \$272  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$34 ;
  assign \$274  = \$273  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$275  = \$274  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$276  = \$275  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$277  = \$276  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$19 ;
  assign \$278  = \$277  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$21 ;
  assign \$279  = \$278  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$41 ;
  assign r_shadow__2__w_en = \$279  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$43 ;
  assign \$281  = \$280  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$50 ;
  assign \$282  = \$281  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$283  = \$282  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$284  = \$283  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$285  = \$284  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$52 ;
  assign \$286  = \$285  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$54 ;
  assign \$287  = \$286  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$56 ;
  assign r_shadow__4__w_en = \$287  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$58 ;
  assign \$289  = \$288  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$50 ;
  assign \$290  = \$289  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$291  = \$290  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$292  = \$291  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$293  = \$292  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$52 ;
  assign \$294  = \$293  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$54 ;
  assign \$295  = \$294  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$65 ;
  assign r_shadow__5__w_en = \$295  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$58 ;
  assign \$297  = \$296  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$50 ;
  assign \$298  = \$297  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$299  = \$298  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$300  = \$299  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$301  = \$300  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$52 ;
  assign \$302  = \$301  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$54 ;
  assign \$303  = \$302  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$72 ;
  assign r_shadow__6__w_en = \$303  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$74 ;
  assign \$305  = \$304  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$50 ;
  assign \$306  = \$305  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$307  = \$306  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$308  = \$307  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$309  = \$308  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$52 ;
  assign \$310  = \$309  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$54 ;
  assign \$311  = \$310  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$81 ;
  assign r_shadow__7__w_en = \$311  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$74 ;
  assign \$313  = \$312  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$88 ;
  assign \$314  = \$313  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$315  = \$314  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$316  = \$315  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$317  = \$316  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$90 ;
  assign \$318  = \$317  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$92 ;
  assign \$319  = \$318  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$94 ;
  assign r_shadow__8__w_en = \$319  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$96 ;
  assign \$321  = \$320  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$103 ;
  assign \$322  = \$321  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$323  = \$322  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$324  = \$323  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$325  = \$324  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$105 ;
  assign \$326  = \$325  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$107 ;
  assign \$327  = \$326  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$109 ;
  assign r_shadow__12__w_en = \$327  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$111 ;
  assign \$329  = \$328  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$103 ;
  assign \$330  = \$329  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$331  = \$330  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$332  = \$331  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$333  = \$332  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$107 ;
  assign r_shadow__13__w_en = \$333  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$116 ;
  assign \$335  = \$334  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$103 ;
  assign \$336  = \$335  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$337  = \$336  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$338  = \$337  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$339  = \$338  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$107 ;
  assign r_shadow__14__w_en = \$339  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$121 ;
  assign \$341  = \$340  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$103 ;
  assign \$342  = \$341  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$13 ;
  assign \$343  = \$342  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$344  = \$343  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$345  = \$344  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$107 ;
  assign r_shadow__15__w_en = \$345  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$126 ;
  assign \$347  = \$346  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$348  = \$347  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$349  = \$348  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$19 ;
  assign \$350  = \$349  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$21 ;
  assign r_shadow__3__w_en = \$350  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$131 ;
  assign \$352  = \$351  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$353  = \$352  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$354  = \$353  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$90 ;
  assign \$355  = \$354  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$92 ;
  assign \$356  = \$355  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$136 ;
  assign r_shadow__9__w_en = \$356  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$138 ;
  assign \$358  = \$357  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$359  = \$358  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$360  = \$359  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$90 ;
  assign \$361  = \$360  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$92 ;
  assign \$362  = \$361  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$143 ;
  assign r_shadow__10__w_en = \$362  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$145 ;
  assign \$364  = \$363  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$15 ;
  assign \$365  = \$364  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$17 ;
  assign \$366  = \$365  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$90 ;
  assign \$367  = \$366  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$92 ;
  assign \$368  = \$367  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$150 ;
  assign r_shadow__11__w_en = \$368  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:570" *) \element__r_stb$152 ;
  assign \$369  = r_shadow__0__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__0__data : 32'd0;
  assign \$371  = r_shadow__1__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__1__data : 32'd0;
  assign \$372  = \$370  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$371 ;
  assign \$373  = r_shadow__2__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__2__data : 32'd0;
  assign \$374  = \$372  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$373 ;
  assign \$375  = r_shadow__4__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__4__data : 32'd0;
  assign \$376  = \$374  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$375 ;
  assign \$377  = r_shadow__5__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__5__data : 32'd0;
  assign \$378  = \$376  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$377 ;
  assign \$379  = r_shadow__6__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__6__data : 32'd0;
  assign \$380  = \$378  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$379 ;
  assign \$381  = r_shadow__7__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__7__data : 32'd0;
  assign \$382  = \$380  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$381 ;
  assign \$383  = r_shadow__8__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__8__data : 32'd0;
  assign \$384  = \$382  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$383 ;
  assign \$385  = r_shadow__12__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__12__data : 32'd0;
  assign \$386  = \$384  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$385 ;
  assign \$387  = r_shadow__13__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__13__data : 32'd0;
  assign \$388  = \$386  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$387 ;
  assign \$389  = r_shadow__14__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__14__data : 32'd0;
  assign \$390  = \$388  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$389 ;
  assign \$391  = r_shadow__15__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__15__data : 32'd0;
  assign \$392  = \$390  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$391 ;
  assign \$393  = r_shadow__3__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__3__data : 32'd0;
  assign \$394  = \$392  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$393 ;
  assign \$395  = r_shadow__9__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__9__data : 32'd0;
  assign \$396  = \$394  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$395 ;
  assign \$397  = r_shadow__10__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__10__data : 32'd0;
  assign \$398  = \$396  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$397 ;
  assign \$399  = r_shadow__11__r_en ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) r_shadow__11__data : 32'd0;
  assign bus__r_data = \$398  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:577" *) \$399 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__0__r_en <= \$400 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__0__data <= \$401 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__1__r_en <= \$402 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__1__data <= \$403 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__2__r_en <= \$404 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__2__data <= \$405 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__4__r_en <= \$406 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__4__data <= \$407 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__5__r_en <= \$408 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__5__data <= \$409 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__6__r_en <= \$410 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__6__data <= \$411 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__7__r_en <= \$412 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__7__data <= \$413 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__8__r_en <= \$414 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__8__data <= \$415 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__12__r_en <= \$416 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__12__data <= \$417 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__13__r_en <= \$418 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__13__data <= \$419 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__14__r_en <= \$420 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__14__data <= \$421 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__15__r_en <= \$422 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__15__data <= \$423 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__3__r_en <= \$424 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__3__data <= \$425 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__9__r_en <= \$426 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__9__data <= \$427 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__10__r_en <= \$428 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__10__data <= \$429 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:289" *)
  always @(posedge clk)
    r_shadow__11__r_en <= \$430 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    r_shadow__11__data <= \$431 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    element__w_stb <= \$432 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$155  <= \$433 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$156  <= \$434 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$157  <= \$435 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$158  <= \$436 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__0__data <= \$437 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$163  <= \$438 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$164  <= \$439 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$165  <= \$440 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:288" *)
  always @(posedge clk)
    w_shadow__1__data <= \$441 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  always @(posedge clk)
    \element__w_stb$168  <= \$442 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$444  = 1'h0;
    casez (bus__addr)
      10'h002:
          /* empty */;
      10'h032:
          /* empty */;
      10'h042:
          /* empty */;
      10'h052:
          /* empty */;
      10'h062:
          /* empty */;
      10'h072:
          /* empty */;
      10'h082:
          /* empty */;
      10'h092:
          \$444  = bus__w_stb;
    endcase
    if (rst) begin
      \$444  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$445  = w_shadow__2__data;
    if (w_shadow__2__w_en) begin
      \$445  = bus__w_data;
    end
    if (rst) begin
      \$445  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$446  = 1'h0;
    casez (bus__addr)
      10'h003:
          \$446  = bus__w_stb;
    endcase
    if (rst) begin
      \$446  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$447  = 1'h0;
    casez (bus__addr)
      10'h003:
          /* empty */;
      10'h033:
          /* empty */;
      10'h043:
          /* empty */;
      10'h053:
          /* empty */;
      10'h063:
          \$447  = bus__w_stb;
    endcase
    if (rst) begin
      \$447  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$448  = 1'h0;
    casez (bus__addr)
      10'h003:
          /* empty */;
      10'h033:
          /* empty */;
      10'h043:
          /* empty */;
      10'h053:
          /* empty */;
      10'h063:
          /* empty */;
      10'h073:
          \$448  = bus__w_stb;
    endcase
    if (rst) begin
      \$448  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$449  = 1'h0;
    casez (bus__addr)
      10'h003:
          /* empty */;
      10'h033:
          /* empty */;
      10'h043:
          /* empty */;
      10'h053:
          /* empty */;
      10'h063:
          /* empty */;
      10'h073:
          /* empty */;
      10'h083:
          \$449  = bus__w_stb;
    endcase
    if (rst) begin
      \$449  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$450  = w_shadow__3__data;
    if (w_shadow__3__w_en) begin
      \$450  = bus__w_data;
    end
    if (rst) begin
      \$450  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$451  = 1'h0;
    casez (bus__addr)
      10'h004:
          \$451  = bus__w_stb;
    endcase
    if (rst) begin
      \$451  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$452  = 1'h0;
    casez (bus__addr)
      10'h004:
          /* empty */;
      10'h014:
          /* empty */;
      10'h034:
          /* empty */;
      10'h044:
          /* empty */;
      10'h054:
          /* empty */;
      10'h064:
          /* empty */;
      10'h074:
          /* empty */;
      10'h084:
          \$452  = bus__w_stb;
    endcase
    if (rst) begin
      \$452  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$453  = w_shadow__4__data;
    if (w_shadow__4__w_en) begin
      \$453  = bus__w_data;
    end
    if (rst) begin
      \$453  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$454  = 1'h0;
    casez (bus__addr)
      10'h005:
          \$454  = bus__w_stb;
    endcase
    if (rst) begin
      \$454  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$455  = 1'h0;
    casez (bus__addr)
      10'h005:
          /* empty */;
      10'h015:
          /* empty */;
      10'h035:
          /* empty */;
      10'h045:
          /* empty */;
      10'h055:
          /* empty */;
      10'h065:
          /* empty */;
      10'h075:
          /* empty */;
      10'h085:
          \$455  = bus__w_stb;
    endcase
    if (rst) begin
      \$455  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$456  = 1'h0;
    casez (bus__addr)
      10'h005:
          /* empty */;
      10'h015:
          /* empty */;
      10'h035:
          /* empty */;
      10'h045:
          /* empty */;
      10'h055:
          /* empty */;
      10'h065:
          /* empty */;
      10'h075:
          /* empty */;
      10'h085:
          /* empty */;
      10'h095:
          \$456  = bus__w_stb;
    endcase
    if (rst) begin
      \$456  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$457  = w_shadow__5__data;
    if (w_shadow__5__w_en) begin
      \$457  = bus__w_data;
    end
    if (rst) begin
      \$457  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$458  = 1'h0;
    casez (bus__addr)
      10'h006:
          \$458  = bus__w_stb;
    endcase
    if (rst) begin
      \$458  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$459  = 1'h0;
    casez (bus__addr)
      10'h006:
          /* empty */;
      10'h016:
          /* empty */;
      10'h036:
          /* empty */;
      10'h046:
          /* empty */;
      10'h056:
          /* empty */;
      10'h066:
          /* empty */;
      10'h076:
          /* empty */;
      10'h086:
          \$459  = bus__w_stb;
    endcase
    if (rst) begin
      \$459  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$460  = w_shadow__6__data;
    if (w_shadow__6__w_en) begin
      \$460  = bus__w_data;
    end
    if (rst) begin
      \$460  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$461  = 1'h0;
    casez (bus__addr)
      10'h007:
          \$461  = bus__w_stb;
    endcase
    if (rst) begin
      \$461  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$462  = 1'h0;
    casez (bus__addr)
      10'h007:
          /* empty */;
      10'h017:
          \$462  = bus__w_stb;
    endcase
    if (rst) begin
      \$462  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$463  = 1'h0;
    casez (bus__addr)
      10'h007:
          /* empty */;
      10'h017:
          /* empty */;
      10'h037:
          /* empty */;
      10'h047:
          /* empty */;
      10'h057:
          /* empty */;
      10'h067:
          \$463  = bus__w_stb;
    endcase
    if (rst) begin
      \$463  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$464  = 1'h0;
    casez (bus__addr)
      10'h007:
          /* empty */;
      10'h017:
          /* empty */;
      10'h037:
          /* empty */;
      10'h047:
          /* empty */;
      10'h057:
          /* empty */;
      10'h067:
          /* empty */;
      10'h077:
          \$464  = bus__w_stb;
    endcase
    if (rst) begin
      \$464  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$465  = 1'h0;
    casez (bus__addr)
      10'h007:
          /* empty */;
      10'h017:
          /* empty */;
      10'h037:
          /* empty */;
      10'h047:
          /* empty */;
      10'h057:
          /* empty */;
      10'h067:
          /* empty */;
      10'h077:
          /* empty */;
      10'h087:
          \$465  = bus__w_stb;
    endcase
    if (rst) begin
      \$465  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$466  = 1'h0;
    casez (bus__addr)
      10'h007:
          /* empty */;
      10'h017:
          /* empty */;
      10'h037:
          /* empty */;
      10'h047:
          /* empty */;
      10'h057:
          /* empty */;
      10'h067:
          /* empty */;
      10'h077:
          /* empty */;
      10'h087:
          /* empty */;
      10'h097:
          \$466  = bus__w_stb;
    endcase
    if (rst) begin
      \$466  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$467  = w_shadow__7__data;
    if (w_shadow__7__w_en) begin
      \$467  = bus__w_data;
    end
    if (rst) begin
      \$467  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$468  = 1'h0;
    casez (bus__addr)
      10'h008:
          \$468  = bus__w_stb;
    endcase
    if (rst) begin
      \$468  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$469  = 1'h0;
    casez (bus__addr)
      10'h008:
          /* empty */;
      10'h018:
          \$469  = bus__w_stb;
    endcase
    if (rst) begin
      \$469  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$470  = 1'h0;
    casez (bus__addr)
      10'h008:
          /* empty */;
      10'h018:
          /* empty */;
      10'h038:
          /* empty */;
      10'h048:
          /* empty */;
      10'h058:
          /* empty */;
      10'h068:
          /* empty */;
      10'h078:
          /* empty */;
      10'h088:
          \$470  = bus__w_stb;
    endcase
    if (rst) begin
      \$470  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$471  = 1'h0;
    casez (bus__addr)
      10'h008:
          /* empty */;
      10'h018:
          /* empty */;
      10'h038:
          /* empty */;
      10'h048:
          /* empty */;
      10'h058:
          /* empty */;
      10'h068:
          /* empty */;
      10'h078:
          /* empty */;
      10'h088:
          /* empty */;
      10'h098:
          \$471  = bus__w_stb;
    endcase
    if (rst) begin
      \$471  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$472  = w_shadow__8__data;
    if (w_shadow__8__w_en) begin
      \$472  = bus__w_data;
    end
    if (rst) begin
      \$472  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$473  = 1'h0;
    casez (bus__addr)
      10'h00c:
          /* empty */;
      10'h01c:
          /* empty */;
      10'h03c:
          /* empty */;
      10'h04c:
          /* empty */;
      10'h05c:
          /* empty */;
      10'h06c:
          \$473  = bus__w_stb;
    endcase
    if (rst) begin
      \$473  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$474  = 1'h0;
    casez (bus__addr)
      10'h00c:
          /* empty */;
      10'h01c:
          /* empty */;
      10'h03c:
          /* empty */;
      10'h04c:
          /* empty */;
      10'h05c:
          /* empty */;
      10'h06c:
          /* empty */;
      10'h07c:
          /* empty */;
      10'h08c:
          \$474  = bus__w_stb;
    endcase
    if (rst) begin
      \$474  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$475  = w_shadow__12__data;
    if (w_shadow__12__w_en) begin
      \$475  = bus__w_data;
    end
    if (rst) begin
      \$475  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$476  = 1'h0;
    casez (bus__addr)
      10'h00d:
          /* empty */;
      10'h01d:
          /* empty */;
      10'h03d:
          /* empty */;
      10'h04d:
          /* empty */;
      10'h05d:
          /* empty */;
      10'h07d:
          /* empty */;
      10'h08d:
          \$476  = bus__w_stb;
    endcase
    if (rst) begin
      \$476  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$477  = w_shadow__13__data;
    if (w_shadow__13__w_en) begin
      \$477  = bus__w_data;
    end
    if (rst) begin
      \$477  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$478  = 1'h0;
    casez (bus__addr)
      10'h00e:
          /* empty */;
      10'h01e:
          /* empty */;
      10'h03e:
          /* empty */;
      10'h04e:
          /* empty */;
      10'h05e:
          /* empty */;
      10'h07e:
          /* empty */;
      10'h08e:
          \$478  = bus__w_stb;
    endcase
    if (rst) begin
      \$478  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$479  = w_shadow__14__data;
    if (w_shadow__14__w_en) begin
      \$479  = bus__w_data;
    end
    if (rst) begin
      \$479  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$480  = 1'h0;
    casez (bus__addr)
      10'h00f:
          \$480  = bus__w_stb;
    endcase
    if (rst) begin
      \$480  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$481  = 1'h0;
    casez (bus__addr)
      10'h00f:
          /* empty */;
      10'h01f:
          \$481  = bus__w_stb;
    endcase
    if (rst) begin
      \$481  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$482  = 1'h0;
    casez (bus__addr)
      10'h00f:
          /* empty */;
      10'h01f:
          /* empty */;
      10'h03f:
          \$482  = bus__w_stb;
    endcase
    if (rst) begin
      \$482  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$483  = 1'h0;
    casez (bus__addr)
      10'h00f:
          /* empty */;
      10'h01f:
          /* empty */;
      10'h03f:
          /* empty */;
      10'h04f:
          \$483  = bus__w_stb;
    endcase
    if (rst) begin
      \$483  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$484  = 1'h0;
    casez (bus__addr)
      10'h00f:
          /* empty */;
      10'h01f:
          /* empty */;
      10'h03f:
          /* empty */;
      10'h04f:
          /* empty */;
      10'h05f:
          \$484  = bus__w_stb;
    endcase
    if (rst) begin
      \$484  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$485  = 1'h0;
    casez (bus__addr)
      10'h00f:
          /* empty */;
      10'h01f:
          /* empty */;
      10'h03f:
          /* empty */;
      10'h04f:
          /* empty */;
      10'h05f:
          /* empty */;
      10'h07f:
          \$485  = bus__w_stb;
    endcase
    if (rst) begin
      \$485  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$486  = 1'h0;
    casez (bus__addr)
      10'h00f:
          /* empty */;
      10'h01f:
          /* empty */;
      10'h03f:
          /* empty */;
      10'h04f:
          /* empty */;
      10'h05f:
          /* empty */;
      10'h07f:
          /* empty */;
      10'h08f:
          \$486  = bus__w_stb;
    endcase
    if (rst) begin
      \$486  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$487  = w_shadow__15__data;
    if (w_shadow__15__w_en) begin
      \$487  = bus__w_data;
    end
    if (rst) begin
      \$487  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$488  = 1'h0;
    casez (bus__addr)
      10'h039:
          /* empty */;
      10'h049:
          /* empty */;
      10'h059:
          /* empty */;
      10'h069:
          /* empty */;
      10'h079:
          /* empty */;
      10'h089:
          \$488  = bus__w_stb;
    endcase
    if (rst) begin
      \$488  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$489  = 1'h0;
    casez (bus__addr)
      10'h039:
          /* empty */;
      10'h049:
          /* empty */;
      10'h059:
          /* empty */;
      10'h069:
          /* empty */;
      10'h079:
          /* empty */;
      10'h089:
          /* empty */;
      10'h099:
          \$489  = bus__w_stb;
    endcase
    if (rst) begin
      \$489  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$490  = w_shadow__9__data;
    if (w_shadow__9__w_en) begin
      \$490  = bus__w_data;
    end
    if (rst) begin
      \$490  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$491  = 1'h0;
    casez (bus__addr)
      10'h03a:
          /* empty */;
      10'h04a:
          /* empty */;
      10'h05a:
          /* empty */;
      10'h06a:
          /* empty */;
      10'h07a:
          /* empty */;
      10'h08a:
          \$491  = bus__w_stb;
    endcase
    if (rst) begin
      \$491  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$492  = w_shadow__10__data;
    if (w_shadow__10__w_en) begin
      \$492  = bus__w_data;
    end
    if (rst) begin
      \$492  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$493  = 1'h0;
    casez (bus__addr)
      10'h03b:
          /* empty */;
      10'h04b:
          /* empty */;
      10'h05b:
          /* empty */;
      10'h06b:
          \$493  = bus__w_stb;
    endcase
    if (rst) begin
      \$493  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$494  = 1'h0;
    casez (bus__addr)
      10'h03b:
          /* empty */;
      10'h04b:
          /* empty */;
      10'h05b:
          /* empty */;
      10'h06b:
          /* empty */;
      10'h07b:
          \$494  = bus__w_stb;
    endcase
    if (rst) begin
      \$494  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$495  = 1'h0;
    casez (bus__addr)
      10'h03b:
          /* empty */;
      10'h04b:
          /* empty */;
      10'h05b:
          /* empty */;
      10'h06b:
          /* empty */;
      10'h07b:
          /* empty */;
      10'h08b:
          \$495  = bus__w_stb;
    endcase
    if (rst) begin
      \$495  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$496  = w_shadow__11__data;
    if (w_shadow__11__w_en) begin
      \$496  = bus__w_data;
    end
    if (rst) begin
      \$496  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    element__r_stb = 1'h0;
    casez (bus__addr)
      10'h000:
          element__r_stb = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$9  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          \element__r_stb$9  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$11  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          \element__r_stb$11  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$13  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          \element__r_stb$13  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$15  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          /* empty */;
      10'h040:
          \element__r_stb$15  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$17  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          /* empty */;
      10'h040:
          /* empty */;
      10'h050:
          \element__r_stb$17  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$19  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          /* empty */;
      10'h040:
          /* empty */;
      10'h050:
          /* empty */;
      10'h060:
          \element__r_stb$19  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$21  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          /* empty */;
      10'h040:
          /* empty */;
      10'h050:
          /* empty */;
      10'h060:
          /* empty */;
      10'h070:
          \element__r_stb$21  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$23  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          /* empty */;
      10'h040:
          /* empty */;
      10'h050:
          /* empty */;
      10'h060:
          /* empty */;
      10'h070:
          /* empty */;
      10'h080:
          \element__r_stb$23  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$25  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          /* empty */;
      10'h040:
          /* empty */;
      10'h050:
          /* empty */;
      10'h060:
          /* empty */;
      10'h070:
          /* empty */;
      10'h080:
          /* empty */;
      10'h090:
          \element__r_stb$25  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$30  = 1'h0;
    casez (bus__addr)
      10'h001:
          \element__r_stb$30  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$32  = 1'h0;
    casez (bus__addr)
      10'h001:
          /* empty */;
      10'h031:
          /* empty */;
      10'h041:
          /* empty */;
      10'h051:
          /* empty */;
      10'h061:
          /* empty */;
      10'h071:
          /* empty */;
      10'h081:
          \element__r_stb$32  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$34  = 1'h0;
    casez (bus__addr)
      10'h001:
          /* empty */;
      10'h031:
          /* empty */;
      10'h041:
          /* empty */;
      10'h051:
          /* empty */;
      10'h061:
          /* empty */;
      10'h071:
          /* empty */;
      10'h081:
          /* empty */;
      10'h091:
          \element__r_stb$34  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$39  = 1'h0;
    casez (bus__addr)
      10'h002:
          \element__r_stb$39  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$41  = 1'h0;
    casez (bus__addr)
      10'h002:
          /* empty */;
      10'h032:
          /* empty */;
      10'h042:
          /* empty */;
      10'h052:
          /* empty */;
      10'h062:
          /* empty */;
      10'h072:
          /* empty */;
      10'h082:
          \element__r_stb$41  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$43  = 1'h0;
    casez (bus__addr)
      10'h002:
          /* empty */;
      10'h032:
          /* empty */;
      10'h042:
          /* empty */;
      10'h052:
          /* empty */;
      10'h062:
          /* empty */;
      10'h072:
          /* empty */;
      10'h082:
          /* empty */;
      10'h092:
          \element__r_stb$43  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$48  = 1'h0;
    casez (bus__addr)
      10'h004:
          \element__r_stb$48  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$50  = 1'h0;
    casez (bus__addr)
      10'h004:
          /* empty */;
      10'h014:
          \element__r_stb$50  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$52  = 1'h0;
    casez (bus__addr)
      10'h004:
          /* empty */;
      10'h014:
          /* empty */;
      10'h034:
          /* empty */;
      10'h044:
          /* empty */;
      10'h054:
          /* empty */;
      10'h064:
          \element__r_stb$52  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$54  = 1'h0;
    casez (bus__addr)
      10'h004:
          /* empty */;
      10'h014:
          /* empty */;
      10'h034:
          /* empty */;
      10'h044:
          /* empty */;
      10'h054:
          /* empty */;
      10'h064:
          /* empty */;
      10'h074:
          \element__r_stb$54  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$56  = 1'h0;
    casez (bus__addr)
      10'h004:
          /* empty */;
      10'h014:
          /* empty */;
      10'h034:
          /* empty */;
      10'h044:
          /* empty */;
      10'h054:
          /* empty */;
      10'h064:
          /* empty */;
      10'h074:
          /* empty */;
      10'h084:
          \element__r_stb$56  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$58  = 1'h0;
    casez (bus__addr)
      10'h004:
          /* empty */;
      10'h014:
          /* empty */;
      10'h034:
          /* empty */;
      10'h044:
          /* empty */;
      10'h054:
          /* empty */;
      10'h064:
          /* empty */;
      10'h074:
          /* empty */;
      10'h084:
          /* empty */;
      10'h094:
          \element__r_stb$58  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$63  = 1'h0;
    casez (bus__addr)
      10'h005:
          \element__r_stb$63  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$65  = 1'h0;
    casez (bus__addr)
      10'h005:
          /* empty */;
      10'h015:
          /* empty */;
      10'h035:
          /* empty */;
      10'h045:
          /* empty */;
      10'h055:
          /* empty */;
      10'h065:
          /* empty */;
      10'h075:
          /* empty */;
      10'h085:
          \element__r_stb$65  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$70  = 1'h0;
    casez (bus__addr)
      10'h006:
          \element__r_stb$70  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$72  = 1'h0;
    casez (bus__addr)
      10'h006:
          /* empty */;
      10'h016:
          /* empty */;
      10'h036:
          /* empty */;
      10'h046:
          /* empty */;
      10'h056:
          /* empty */;
      10'h066:
          /* empty */;
      10'h076:
          /* empty */;
      10'h086:
          \element__r_stb$72  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$74  = 1'h0;
    casez (bus__addr)
      10'h006:
          /* empty */;
      10'h016:
          /* empty */;
      10'h036:
          /* empty */;
      10'h046:
          /* empty */;
      10'h056:
          /* empty */;
      10'h066:
          /* empty */;
      10'h076:
          /* empty */;
      10'h086:
          /* empty */;
      10'h096:
          \element__r_stb$74  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$79  = 1'h0;
    casez (bus__addr)
      10'h007:
          \element__r_stb$79  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$81  = 1'h0;
    casez (bus__addr)
      10'h007:
          /* empty */;
      10'h017:
          /* empty */;
      10'h037:
          /* empty */;
      10'h047:
          /* empty */;
      10'h057:
          /* empty */;
      10'h067:
          /* empty */;
      10'h077:
          /* empty */;
      10'h087:
          \element__r_stb$81  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$86  = 1'h0;
    casez (bus__addr)
      10'h008:
          \element__r_stb$86  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$88  = 1'h0;
    casez (bus__addr)
      10'h008:
          /* empty */;
      10'h018:
          \element__r_stb$88  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$90  = 1'h0;
    casez (bus__addr)
      10'h008:
          /* empty */;
      10'h018:
          /* empty */;
      10'h038:
          /* empty */;
      10'h048:
          /* empty */;
      10'h058:
          /* empty */;
      10'h068:
          \element__r_stb$90  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$92  = 1'h0;
    casez (bus__addr)
      10'h008:
          /* empty */;
      10'h018:
          /* empty */;
      10'h038:
          /* empty */;
      10'h048:
          /* empty */;
      10'h058:
          /* empty */;
      10'h068:
          /* empty */;
      10'h078:
          \element__r_stb$92  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$94  = 1'h0;
    casez (bus__addr)
      10'h008:
          /* empty */;
      10'h018:
          /* empty */;
      10'h038:
          /* empty */;
      10'h048:
          /* empty */;
      10'h058:
          /* empty */;
      10'h068:
          /* empty */;
      10'h078:
          /* empty */;
      10'h088:
          \element__r_stb$94  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$96  = 1'h0;
    casez (bus__addr)
      10'h008:
          /* empty */;
      10'h018:
          /* empty */;
      10'h038:
          /* empty */;
      10'h048:
          /* empty */;
      10'h058:
          /* empty */;
      10'h068:
          /* empty */;
      10'h078:
          /* empty */;
      10'h088:
          /* empty */;
      10'h098:
          \element__r_stb$96  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$101  = 1'h0;
    casez (bus__addr)
      10'h00c:
          \element__r_stb$101  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$103  = 1'h0;
    casez (bus__addr)
      10'h00c:
          /* empty */;
      10'h01c:
          \element__r_stb$103  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$105  = 1'h0;
    casez (bus__addr)
      10'h00c:
          /* empty */;
      10'h01c:
          /* empty */;
      10'h03c:
          /* empty */;
      10'h04c:
          /* empty */;
      10'h05c:
          /* empty */;
      10'h06c:
          \element__r_stb$105  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$107  = 1'h0;
    casez (bus__addr)
      10'h00c:
          /* empty */;
      10'h01c:
          /* empty */;
      10'h03c:
          /* empty */;
      10'h04c:
          /* empty */;
      10'h05c:
          /* empty */;
      10'h06c:
          /* empty */;
      10'h07c:
          \element__r_stb$107  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$109  = 1'h0;
    casez (bus__addr)
      10'h00c:
          /* empty */;
      10'h01c:
          /* empty */;
      10'h03c:
          /* empty */;
      10'h04c:
          /* empty */;
      10'h05c:
          /* empty */;
      10'h06c:
          /* empty */;
      10'h07c:
          /* empty */;
      10'h08c:
          \element__r_stb$109  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$111  = 1'h0;
    casez (bus__addr)
      10'h00c:
          /* empty */;
      10'h01c:
          /* empty */;
      10'h03c:
          /* empty */;
      10'h04c:
          /* empty */;
      10'h05c:
          /* empty */;
      10'h06c:
          /* empty */;
      10'h07c:
          /* empty */;
      10'h08c:
          /* empty */;
      10'h09c:
          \element__r_stb$111  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$116  = 1'h0;
    casez (bus__addr)
      10'h00d:
          /* empty */;
      10'h01d:
          /* empty */;
      10'h03d:
          /* empty */;
      10'h04d:
          /* empty */;
      10'h05d:
          /* empty */;
      10'h07d:
          /* empty */;
      10'h08d:
          \element__r_stb$116  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$121  = 1'h0;
    casez (bus__addr)
      10'h00e:
          /* empty */;
      10'h01e:
          /* empty */;
      10'h03e:
          /* empty */;
      10'h04e:
          /* empty */;
      10'h05e:
          /* empty */;
      10'h07e:
          /* empty */;
      10'h08e:
          \element__r_stb$121  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$126  = 1'h0;
    casez (bus__addr)
      10'h00f:
          /* empty */;
      10'h01f:
          /* empty */;
      10'h03f:
          /* empty */;
      10'h04f:
          /* empty */;
      10'h05f:
          /* empty */;
      10'h07f:
          /* empty */;
      10'h08f:
          \element__r_stb$126  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$131  = 1'h0;
    casez (bus__addr)
      10'h033:
          /* empty */;
      10'h043:
          /* empty */;
      10'h053:
          /* empty */;
      10'h063:
          /* empty */;
      10'h073:
          /* empty */;
      10'h083:
          \element__r_stb$131  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$136  = 1'h0;
    casez (bus__addr)
      10'h039:
          /* empty */;
      10'h049:
          /* empty */;
      10'h059:
          /* empty */;
      10'h069:
          /* empty */;
      10'h079:
          /* empty */;
      10'h089:
          \element__r_stb$136  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$138  = 1'h0;
    casez (bus__addr)
      10'h039:
          /* empty */;
      10'h049:
          /* empty */;
      10'h059:
          /* empty */;
      10'h069:
          /* empty */;
      10'h079:
          /* empty */;
      10'h089:
          /* empty */;
      10'h099:
          \element__r_stb$138  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$143  = 1'h0;
    casez (bus__addr)
      10'h03a:
          /* empty */;
      10'h04a:
          /* empty */;
      10'h05a:
          /* empty */;
      10'h06a:
          /* empty */;
      10'h07a:
          /* empty */;
      10'h08a:
          \element__r_stb$143  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$145  = 1'h0;
    casez (bus__addr)
      10'h03a:
          /* empty */;
      10'h04a:
          /* empty */;
      10'h05a:
          /* empty */;
      10'h06a:
          /* empty */;
      10'h07a:
          /* empty */;
      10'h08a:
          /* empty */;
      10'h09a:
          \element__r_stb$145  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$150  = 1'h0;
    casez (bus__addr)
      10'h03b:
          /* empty */;
      10'h04b:
          /* empty */;
      10'h05b:
          /* empty */;
      10'h06b:
          /* empty */;
      10'h07b:
          /* empty */;
      10'h08b:
          \element__r_stb$150  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \element__r_stb$152  = 1'h0;
    casez (bus__addr)
      10'h03b:
          /* empty */;
      10'h04b:
          /* empty */;
      10'h05b:
          /* empty */;
      10'h06b:
          /* empty */;
      10'h07b:
          /* empty */;
      10'h08b:
          /* empty */;
      10'h09b:
          \element__r_stb$152  = bus__r_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__0__w_en = 1'h0;
    casez (bus__addr)
      10'h000:
          w_shadow__0__w_en = bus__w_stb;
      10'h010:
          w_shadow__0__w_en = bus__w_stb;
      10'h020:
          w_shadow__0__w_en = bus__w_stb;
      10'h030:
          w_shadow__0__w_en = bus__w_stb;
      10'h040:
          w_shadow__0__w_en = bus__w_stb;
      10'h050:
          w_shadow__0__w_en = bus__w_stb;
      10'h060:
          w_shadow__0__w_en = bus__w_stb;
      10'h070:
          w_shadow__0__w_en = bus__w_stb;
      10'h080:
          w_shadow__0__w_en = bus__w_stb;
      10'h090:
          w_shadow__0__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__1__w_en = 1'h0;
    casez (bus__addr)
      10'h001:
          w_shadow__1__w_en = bus__w_stb;
      10'h031:
          w_shadow__1__w_en = bus__w_stb;
      10'h041:
          w_shadow__1__w_en = bus__w_stb;
      10'h051:
          w_shadow__1__w_en = bus__w_stb;
      10'h061:
          w_shadow__1__w_en = bus__w_stb;
      10'h071:
          w_shadow__1__w_en = bus__w_stb;
      10'h081:
          w_shadow__1__w_en = bus__w_stb;
      10'h091:
          w_shadow__1__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__2__w_en = 1'h0;
    casez (bus__addr)
      10'h002:
          w_shadow__2__w_en = bus__w_stb;
      10'h032:
          w_shadow__2__w_en = bus__w_stb;
      10'h042:
          w_shadow__2__w_en = bus__w_stb;
      10'h052:
          w_shadow__2__w_en = bus__w_stb;
      10'h062:
          w_shadow__2__w_en = bus__w_stb;
      10'h072:
          w_shadow__2__w_en = bus__w_stb;
      10'h082:
          w_shadow__2__w_en = bus__w_stb;
      10'h092:
          w_shadow__2__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__3__w_en = 1'h0;
    casez (bus__addr)
      10'h003:
          w_shadow__3__w_en = bus__w_stb;
      10'h033:
          w_shadow__3__w_en = bus__w_stb;
      10'h043:
          w_shadow__3__w_en = bus__w_stb;
      10'h053:
          w_shadow__3__w_en = bus__w_stb;
      10'h063:
          w_shadow__3__w_en = bus__w_stb;
      10'h073:
          w_shadow__3__w_en = bus__w_stb;
      10'h083:
          w_shadow__3__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__4__w_en = 1'h0;
    casez (bus__addr)
      10'h004:
          w_shadow__4__w_en = bus__w_stb;
      10'h014:
          w_shadow__4__w_en = bus__w_stb;
      10'h034:
          w_shadow__4__w_en = bus__w_stb;
      10'h044:
          w_shadow__4__w_en = bus__w_stb;
      10'h054:
          w_shadow__4__w_en = bus__w_stb;
      10'h064:
          w_shadow__4__w_en = bus__w_stb;
      10'h074:
          w_shadow__4__w_en = bus__w_stb;
      10'h084:
          w_shadow__4__w_en = bus__w_stb;
      10'h094:
          w_shadow__4__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__5__w_en = 1'h0;
    casez (bus__addr)
      10'h005:
          w_shadow__5__w_en = bus__w_stb;
      10'h015:
          w_shadow__5__w_en = bus__w_stb;
      10'h035:
          w_shadow__5__w_en = bus__w_stb;
      10'h045:
          w_shadow__5__w_en = bus__w_stb;
      10'h055:
          w_shadow__5__w_en = bus__w_stb;
      10'h065:
          w_shadow__5__w_en = bus__w_stb;
      10'h075:
          w_shadow__5__w_en = bus__w_stb;
      10'h085:
          w_shadow__5__w_en = bus__w_stb;
      10'h095:
          w_shadow__5__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__6__w_en = 1'h0;
    casez (bus__addr)
      10'h006:
          w_shadow__6__w_en = bus__w_stb;
      10'h016:
          w_shadow__6__w_en = bus__w_stb;
      10'h036:
          w_shadow__6__w_en = bus__w_stb;
      10'h046:
          w_shadow__6__w_en = bus__w_stb;
      10'h056:
          w_shadow__6__w_en = bus__w_stb;
      10'h066:
          w_shadow__6__w_en = bus__w_stb;
      10'h076:
          w_shadow__6__w_en = bus__w_stb;
      10'h086:
          w_shadow__6__w_en = bus__w_stb;
      10'h096:
          w_shadow__6__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__7__w_en = 1'h0;
    casez (bus__addr)
      10'h007:
          w_shadow__7__w_en = bus__w_stb;
      10'h017:
          w_shadow__7__w_en = bus__w_stb;
      10'h037:
          w_shadow__7__w_en = bus__w_stb;
      10'h047:
          w_shadow__7__w_en = bus__w_stb;
      10'h057:
          w_shadow__7__w_en = bus__w_stb;
      10'h067:
          w_shadow__7__w_en = bus__w_stb;
      10'h077:
          w_shadow__7__w_en = bus__w_stb;
      10'h087:
          w_shadow__7__w_en = bus__w_stb;
      10'h097:
          w_shadow__7__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__8__w_en = 1'h0;
    casez (bus__addr)
      10'h008:
          w_shadow__8__w_en = bus__w_stb;
      10'h018:
          w_shadow__8__w_en = bus__w_stb;
      10'h038:
          w_shadow__8__w_en = bus__w_stb;
      10'h048:
          w_shadow__8__w_en = bus__w_stb;
      10'h058:
          w_shadow__8__w_en = bus__w_stb;
      10'h068:
          w_shadow__8__w_en = bus__w_stb;
      10'h078:
          w_shadow__8__w_en = bus__w_stb;
      10'h088:
          w_shadow__8__w_en = bus__w_stb;
      10'h098:
          w_shadow__8__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__12__w_en = 1'h0;
    casez (bus__addr)
      10'h00c:
          w_shadow__12__w_en = bus__w_stb;
      10'h01c:
          w_shadow__12__w_en = bus__w_stb;
      10'h03c:
          w_shadow__12__w_en = bus__w_stb;
      10'h04c:
          w_shadow__12__w_en = bus__w_stb;
      10'h05c:
          w_shadow__12__w_en = bus__w_stb;
      10'h06c:
          w_shadow__12__w_en = bus__w_stb;
      10'h07c:
          w_shadow__12__w_en = bus__w_stb;
      10'h08c:
          w_shadow__12__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__13__w_en = 1'h0;
    casez (bus__addr)
      10'h00d:
          w_shadow__13__w_en = bus__w_stb;
      10'h01d:
          w_shadow__13__w_en = bus__w_stb;
      10'h03d:
          w_shadow__13__w_en = bus__w_stb;
      10'h04d:
          w_shadow__13__w_en = bus__w_stb;
      10'h05d:
          w_shadow__13__w_en = bus__w_stb;
      10'h07d:
          w_shadow__13__w_en = bus__w_stb;
      10'h08d:
          w_shadow__13__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__14__w_en = 1'h0;
    casez (bus__addr)
      10'h00e:
          w_shadow__14__w_en = bus__w_stb;
      10'h01e:
          w_shadow__14__w_en = bus__w_stb;
      10'h03e:
          w_shadow__14__w_en = bus__w_stb;
      10'h04e:
          w_shadow__14__w_en = bus__w_stb;
      10'h05e:
          w_shadow__14__w_en = bus__w_stb;
      10'h07e:
          w_shadow__14__w_en = bus__w_stb;
      10'h08e:
          w_shadow__14__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__15__w_en = 1'h0;
    casez (bus__addr)
      10'h00f:
          w_shadow__15__w_en = bus__w_stb;
      10'h01f:
          w_shadow__15__w_en = bus__w_stb;
      10'h03f:
          w_shadow__15__w_en = bus__w_stb;
      10'h04f:
          w_shadow__15__w_en = bus__w_stb;
      10'h05f:
          w_shadow__15__w_en = bus__w_stb;
      10'h07f:
          w_shadow__15__w_en = bus__w_stb;
      10'h08f:
          w_shadow__15__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__9__w_en = 1'h0;
    casez (bus__addr)
      10'h039:
          w_shadow__9__w_en = bus__w_stb;
      10'h049:
          w_shadow__9__w_en = bus__w_stb;
      10'h059:
          w_shadow__9__w_en = bus__w_stb;
      10'h069:
          w_shadow__9__w_en = bus__w_stb;
      10'h079:
          w_shadow__9__w_en = bus__w_stb;
      10'h089:
          w_shadow__9__w_en = bus__w_stb;
      10'h099:
          w_shadow__9__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__10__w_en = 1'h0;
    casez (bus__addr)
      10'h03a:
          w_shadow__10__w_en = bus__w_stb;
      10'h04a:
          w_shadow__10__w_en = bus__w_stb;
      10'h05a:
          w_shadow__10__w_en = bus__w_stb;
      10'h06a:
          w_shadow__10__w_en = bus__w_stb;
      10'h07a:
          w_shadow__10__w_en = bus__w_stb;
      10'h08a:
          w_shadow__10__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    w_shadow__11__w_en = 1'h0;
    casez (bus__addr)
      10'h03b:
          w_shadow__11__w_en = bus__w_stb;
      10'h04b:
          w_shadow__11__w_en = bus__w_stb;
      10'h05b:
          w_shadow__11__w_en = bus__w_stb;
      10'h06b:
          w_shadow__11__w_en = bus__w_stb;
      10'h07b:
          w_shadow__11__w_en = bus__w_stb;
      10'h08b:
          w_shadow__11__w_en = bus__w_stb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$400  = 1'h0;
    casez (bus__addr)
      10'h000:
          \$400  = bus__r_stb;
      10'h010:
          \$400  = bus__r_stb;
      10'h020:
          \$400  = bus__r_stb;
      10'h030:
          \$400  = bus__r_stb;
      10'h040:
          \$400  = bus__r_stb;
      10'h050:
          \$400  = bus__r_stb;
      10'h060:
          \$400  = bus__r_stb;
      10'h070:
          \$400  = bus__r_stb;
      10'h080:
          \$400  = bus__r_stb;
      10'h090:
          \$400  = bus__r_stb;
    endcase
    if (rst) begin
      \$400  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$401  = r_shadow__0__data;
    if (r_shadow__0__w_en) begin
      \$401  = \$20 ;
    end
    if (rst) begin
      \$401  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$402  = 1'h0;
    casez (bus__addr)
      10'h001:
          \$402  = bus__r_stb;
      10'h031:
          \$402  = bus__r_stb;
      10'h041:
          \$402  = bus__r_stb;
      10'h051:
          \$402  = bus__r_stb;
      10'h061:
          \$402  = bus__r_stb;
      10'h071:
          \$402  = bus__r_stb;
      10'h081:
          \$402  = bus__r_stb;
      10'h091:
          \$402  = bus__r_stb;
    endcase
    if (rst) begin
      \$402  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$403  = r_shadow__1__data;
    if (r_shadow__1__w_en) begin
      \$403  = \$36 ;
    end
    if (rst) begin
      \$403  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$404  = 1'h0;
    casez (bus__addr)
      10'h002:
          \$404  = bus__r_stb;
      10'h032:
          \$404  = bus__r_stb;
      10'h042:
          \$404  = bus__r_stb;
      10'h052:
          \$404  = bus__r_stb;
      10'h062:
          \$404  = bus__r_stb;
      10'h072:
          \$404  = bus__r_stb;
      10'h082:
          \$404  = bus__r_stb;
      10'h092:
          \$404  = bus__r_stb;
    endcase
    if (rst) begin
      \$404  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$405  = r_shadow__2__data;
    if (r_shadow__2__w_en) begin
      \$405  = \$52 ;
    end
    if (rst) begin
      \$405  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$406  = 1'h0;
    casez (bus__addr)
      10'h004:
          \$406  = bus__r_stb;
      10'h014:
          \$406  = bus__r_stb;
      10'h034:
          \$406  = bus__r_stb;
      10'h044:
          \$406  = bus__r_stb;
      10'h054:
          \$406  = bus__r_stb;
      10'h064:
          \$406  = bus__r_stb;
      10'h074:
          \$406  = bus__r_stb;
      10'h084:
          \$406  = bus__r_stb;
      10'h094:
          \$406  = bus__r_stb;
    endcase
    if (rst) begin
      \$406  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$407  = r_shadow__4__data;
    if (r_shadow__4__w_en) begin
      \$407  = \$70 ;
    end
    if (rst) begin
      \$407  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$408  = 1'h0;
    casez (bus__addr)
      10'h005:
          \$408  = bus__r_stb;
      10'h015:
          \$408  = bus__r_stb;
      10'h035:
          \$408  = bus__r_stb;
      10'h045:
          \$408  = bus__r_stb;
      10'h055:
          \$408  = bus__r_stb;
      10'h065:
          \$408  = bus__r_stb;
      10'h075:
          \$408  = bus__r_stb;
      10'h085:
          \$408  = bus__r_stb;
      10'h095:
          \$408  = bus__r_stb;
    endcase
    if (rst) begin
      \$408  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$409  = r_shadow__5__data;
    if (r_shadow__5__w_en) begin
      \$409  = \$88 ;
    end
    if (rst) begin
      \$409  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$410  = 1'h0;
    casez (bus__addr)
      10'h006:
          \$410  = bus__r_stb;
      10'h016:
          \$410  = bus__r_stb;
      10'h036:
          \$410  = bus__r_stb;
      10'h046:
          \$410  = bus__r_stb;
      10'h056:
          \$410  = bus__r_stb;
      10'h066:
          \$410  = bus__r_stb;
      10'h076:
          \$410  = bus__r_stb;
      10'h086:
          \$410  = bus__r_stb;
      10'h096:
          \$410  = bus__r_stb;
    endcase
    if (rst) begin
      \$410  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$411  = r_shadow__6__data;
    if (r_shadow__6__w_en) begin
      \$411  = \$106 ;
    end
    if (rst) begin
      \$411  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$412  = 1'h0;
    casez (bus__addr)
      10'h007:
          \$412  = bus__r_stb;
      10'h017:
          \$412  = bus__r_stb;
      10'h037:
          \$412  = bus__r_stb;
      10'h047:
          \$412  = bus__r_stb;
      10'h057:
          \$412  = bus__r_stb;
      10'h067:
          \$412  = bus__r_stb;
      10'h077:
          \$412  = bus__r_stb;
      10'h087:
          \$412  = bus__r_stb;
      10'h097:
          \$412  = bus__r_stb;
    endcase
    if (rst) begin
      \$412  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$413  = r_shadow__7__data;
    if (r_shadow__7__w_en) begin
      \$413  = \$124 ;
    end
    if (rst) begin
      \$413  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$414  = 1'h0;
    casez (bus__addr)
      10'h008:
          \$414  = bus__r_stb;
      10'h018:
          \$414  = bus__r_stb;
      10'h038:
          \$414  = bus__r_stb;
      10'h048:
          \$414  = bus__r_stb;
      10'h058:
          \$414  = bus__r_stb;
      10'h068:
          \$414  = bus__r_stb;
      10'h078:
          \$414  = bus__r_stb;
      10'h088:
          \$414  = bus__r_stb;
      10'h098:
          \$414  = bus__r_stb;
    endcase
    if (rst) begin
      \$414  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$415  = r_shadow__8__data;
    if (r_shadow__8__w_en) begin
      \$415  = \$142 ;
    end
    if (rst) begin
      \$415  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$416  = 1'h0;
    casez (bus__addr)
      10'h00c:
          \$416  = bus__r_stb;
      10'h01c:
          \$416  = bus__r_stb;
      10'h03c:
          \$416  = bus__r_stb;
      10'h04c:
          \$416  = bus__r_stb;
      10'h05c:
          \$416  = bus__r_stb;
      10'h06c:
          \$416  = bus__r_stb;
      10'h07c:
          \$416  = bus__r_stb;
      10'h08c:
          \$416  = bus__r_stb;
      10'h09c:
          \$416  = bus__r_stb;
    endcase
    if (rst) begin
      \$416  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$417  = r_shadow__12__data;
    if (r_shadow__12__w_en) begin
      \$417  = \$160 ;
    end
    if (rst) begin
      \$417  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$418  = 1'h0;
    casez (bus__addr)
      10'h00d:
          \$418  = bus__r_stb;
      10'h01d:
          \$418  = bus__r_stb;
      10'h03d:
          \$418  = bus__r_stb;
      10'h04d:
          \$418  = bus__r_stb;
      10'h05d:
          \$418  = bus__r_stb;
      10'h07d:
          \$418  = bus__r_stb;
      10'h08d:
          \$418  = bus__r_stb;
    endcase
    if (rst) begin
      \$418  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$419  = r_shadow__13__data;
    if (r_shadow__13__w_en) begin
      \$419  = \$174 ;
    end
    if (rst) begin
      \$419  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$420  = 1'h0;
    casez (bus__addr)
      10'h00e:
          \$420  = bus__r_stb;
      10'h01e:
          \$420  = bus__r_stb;
      10'h03e:
          \$420  = bus__r_stb;
      10'h04e:
          \$420  = bus__r_stb;
      10'h05e:
          \$420  = bus__r_stb;
      10'h07e:
          \$420  = bus__r_stb;
      10'h08e:
          \$420  = bus__r_stb;
    endcase
    if (rst) begin
      \$420  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$421  = r_shadow__14__data;
    if (r_shadow__14__w_en) begin
      \$421  = \$188 ;
    end
    if (rst) begin
      \$421  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$422  = 1'h0;
    casez (bus__addr)
      10'h00f:
          \$422  = bus__r_stb;
      10'h01f:
          \$422  = bus__r_stb;
      10'h03f:
          \$422  = bus__r_stb;
      10'h04f:
          \$422  = bus__r_stb;
      10'h05f:
          \$422  = bus__r_stb;
      10'h07f:
          \$422  = bus__r_stb;
      10'h08f:
          \$422  = bus__r_stb;
    endcase
    if (rst) begin
      \$422  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$423  = r_shadow__15__data;
    if (r_shadow__15__w_en) begin
      \$423  = \$202 ;
    end
    if (rst) begin
      \$423  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$424  = 1'h0;
    casez (bus__addr)
      10'h033:
          \$424  = bus__r_stb;
      10'h043:
          \$424  = bus__r_stb;
      10'h053:
          \$424  = bus__r_stb;
      10'h063:
          \$424  = bus__r_stb;
      10'h073:
          \$424  = bus__r_stb;
      10'h083:
          \$424  = bus__r_stb;
    endcase
    if (rst) begin
      \$424  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$425  = r_shadow__3__data;
    if (r_shadow__3__w_en) begin
      \$425  = \$214 ;
    end
    if (rst) begin
      \$425  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$426  = 1'h0;
    casez (bus__addr)
      10'h039:
          \$426  = bus__r_stb;
      10'h049:
          \$426  = bus__r_stb;
      10'h059:
          \$426  = bus__r_stb;
      10'h069:
          \$426  = bus__r_stb;
      10'h079:
          \$426  = bus__r_stb;
      10'h089:
          \$426  = bus__r_stb;
      10'h099:
          \$426  = bus__r_stb;
    endcase
    if (rst) begin
      \$426  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$427  = r_shadow__9__data;
    if (r_shadow__9__w_en) begin
      \$427  = \$228 ;
    end
    if (rst) begin
      \$427  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$428  = 1'h0;
    casez (bus__addr)
      10'h03a:
          \$428  = bus__r_stb;
      10'h04a:
          \$428  = bus__r_stb;
      10'h05a:
          \$428  = bus__r_stb;
      10'h06a:
          \$428  = bus__r_stb;
      10'h07a:
          \$428  = bus__r_stb;
      10'h08a:
          \$428  = bus__r_stb;
      10'h09a:
          \$428  = bus__r_stb;
    endcase
    if (rst) begin
      \$428  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$429  = r_shadow__10__data;
    if (r_shadow__10__w_en) begin
      \$429  = \$242 ;
    end
    if (rst) begin
      \$429  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$430  = 1'h0;
    casez (bus__addr)
      10'h03b:
          \$430  = bus__r_stb;
      10'h04b:
          \$430  = bus__r_stb;
      10'h05b:
          \$430  = bus__r_stb;
      10'h06b:
          \$430  = bus__r_stb;
      10'h07b:
          \$430  = bus__r_stb;
      10'h08b:
          \$430  = bus__r_stb;
      10'h09b:
          \$430  = bus__r_stb;
    endcase
    if (rst) begin
      \$430  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$431  = r_shadow__11__data;
    if (r_shadow__11__w_en) begin
      \$431  = \$256 ;
    end
    if (rst) begin
      \$431  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$432  = 1'h0;
    casez (bus__addr)
      10'h000:
          \$432  = bus__w_stb;
    endcase
    if (rst) begin
      \$432  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$433  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          \$433  = bus__w_stb;
    endcase
    if (rst) begin
      \$433  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$434  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          \$434  = bus__w_stb;
    endcase
    if (rst) begin
      \$434  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$435  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          /* empty */;
      10'h040:
          /* empty */;
      10'h050:
          /* empty */;
      10'h060:
          /* empty */;
      10'h070:
          /* empty */;
      10'h080:
          \$435  = bus__w_stb;
    endcase
    if (rst) begin
      \$435  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$436  = 1'h0;
    casez (bus__addr)
      10'h000:
          /* empty */;
      10'h010:
          /* empty */;
      10'h020:
          /* empty */;
      10'h030:
          /* empty */;
      10'h040:
          /* empty */;
      10'h050:
          /* empty */;
      10'h060:
          /* empty */;
      10'h070:
          /* empty */;
      10'h080:
          /* empty */;
      10'h090:
          \$436  = bus__w_stb;
    endcase
    if (rst) begin
      \$436  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$437  = w_shadow__0__data;
    if (w_shadow__0__w_en) begin
      \$437  = bus__w_data;
    end
    if (rst) begin
      \$437  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$438  = 1'h0;
    casez (bus__addr)
      10'h001:
          \$438  = bus__w_stb;
    endcase
    if (rst) begin
      \$438  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$439  = 1'h0;
    casez (bus__addr)
      10'h001:
          /* empty */;
      10'h031:
          /* empty */;
      10'h041:
          /* empty */;
      10'h051:
          /* empty */;
      10'h061:
          /* empty */;
      10'h071:
          /* empty */;
      10'h081:
          \$439  = bus__w_stb;
    endcase
    if (rst) begin
      \$439  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$440  = 1'h0;
    casez (bus__addr)
      10'h001:
          /* empty */;
      10'h031:
          /* empty */;
      10'h041:
          /* empty */;
      10'h051:
          /* empty */;
      10'h061:
          /* empty */;
      10'h071:
          /* empty */;
      10'h081:
          /* empty */;
      10'h091:
          \$440  = bus__w_stb;
    endcase
    if (rst) begin
      \$440  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$441  = w_shadow__1__data;
    if (w_shadow__1__w_en) begin
      \$441  = bus__w_data;
    end
    if (rst) begin
      \$441  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$442  = 1'h0;
    casez (bus__addr)
      10'h002:
          \$442  = bus__w_stb;
    endcase
    if (rst) begin
      \$442  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$443  = 1'h0;
    casez (bus__addr)
      10'h002:
          /* empty */;
      10'h032:
          /* empty */;
      10'h042:
          /* empty */;
      10'h052:
          /* empty */;
      10'h062:
          /* empty */;
      10'h072:
          /* empty */;
      10'h082:
          \$443  = bus__w_stb;
    endcase
    if (rst) begin
      \$443  = 1'h0;
    end
  end
  assign \element__r_data$112  = { 20'h00000, \port$10977$0 , \port$75$0 , \port$73$0 , \port$71$0  };
  assign \element__r_data$153  = { \port$81$0 , \port$80$0 , \port$79$0 , \port$78$0  };
  assign element__w_data = w_shadow__0__data;
  assign \element__w_data$239  = w_shadow__0__data[0];
  assign \element__w_data$240  = w_shadow__0__data[0];
  assign \element__w_data$246  = w_shadow__0__data[1:0];
  assign \element__w_data$247  = w_shadow__0__data[15:0];
  assign \element__w_data$248  = w_shadow__1__data;
  assign \element__w_data$249  = w_shadow__1__data[1:0];
  assign \element__w_data$250  = w_shadow__1__data;
  assign \element__w_data$251  = w_shadow__2__data[1:0];
  assign \element__w_data$252  = w_shadow__2__data[0];
  assign \element__w_data$254  = w_shadow__3__data[0];
  assign \element__w_data$256  = w_shadow__4__data[3:0];
  assign \element__w_data$262  = w_shadow__5__data[0];
  assign \element__w_data$263  = w_shadow__5__data;
  assign \element__w_data$264  = w_shadow__6__data;
  assign \element__w_data$265  = w_shadow__6__data;
  assign \element__w_data$267  = w_shadow__7__data;
  assign \element__w_data$268  = w_shadow__7__data;
  assign \element__w_data$269  = w_shadow__8__data[0];
  assign \element__w_data$270  = w_shadow__8__data[0];
  assign \element__w_data$273  = w_shadow__8__data;
  assign \element__w_data$274  = w_shadow__8__data[7:0];
  assign \element__w_data$277  = w_shadow__12__data;
  assign \element__w_data$279  = w_shadow__12__data;
  assign \element__w_data$280  = w_shadow__13__data;
  assign \element__w_data$281  = w_shadow__14__data;
  assign \element__w_data$282  = w_shadow__15__data;
  assign \element__w_data$283  = w_shadow__9__data;
  assign \element__w_data$284  = w_shadow__9__data;
  assign \element__w_data$285  = w_shadow__10__data;
  assign \element__w_data$286  = w_shadow__11__data;
  assign \element__w_data$253  = w_shadow__2__data[15:0];
  assign \element__w_data$255  = w_shadow__3__data[9:0];
  assign \element__w_data$260  = w_shadow__4__data[9:0];
  assign \element__w_data$278 [95:64] = w_shadow__14__data;
  assign \element__w_data$278 [63:32] = w_shadow__13__data;
  assign \element__w_data$278 [31:0] = w_shadow__12__data;
  assign \element__w_data$276 [127:96] = w_shadow__15__data;
  assign \element__w_data$276 [95:64] = w_shadow__14__data;
  assign \element__w_data$276 [63:32] = w_shadow__13__data;
  assign \element__w_data$276 [31:0] = w_shadow__12__data;
  assign \element__w_data$275 [127:96] = w_shadow__15__data;
  assign \element__w_data$275 [95:64] = w_shadow__14__data;
  assign \element__w_data$275 [63:32] = w_shadow__13__data;
  assign \element__w_data$275 [31:0] = w_shadow__12__data;
  assign \element__w_data$272 [95:64] = w_shadow__10__data;
  assign \element__w_data$272 [63:32] = w_shadow__9__data;
  assign \element__w_data$272 [31:0] = w_shadow__8__data;
  assign \element__w_data$271 [95:64] = w_shadow__10__data;
  assign \element__w_data$271 [63:32] = w_shadow__9__data;
  assign \element__w_data$271 [31:0] = w_shadow__8__data;
  assign \element__w_data$266 [39:32] = w_shadow__7__data[7:0];
  assign \element__w_data$266 [31:0] = w_shadow__6__data;
  assign \element__w_data$261 [39:32] = w_shadow__5__data[7:0];
  assign \element__w_data$261 [31:0] = w_shadow__4__data;
  assign \element__w_data$259 [95:64] = w_shadow__6__data;
  assign \element__w_data$259 [63:32] = w_shadow__5__data;
  assign \element__w_data$259 [31:0] = w_shadow__4__data;
  assign \element__w_data$258 [95:64] = w_shadow__6__data;
  assign \element__w_data$258 [63:32] = w_shadow__5__data;
  assign \element__w_data$258 [31:0] = w_shadow__4__data;
  assign \element__w_data$257 [127:96] = w_shadow__7__data;
  assign \element__w_data$257 [95:64] = w_shadow__6__data;
  assign \element__w_data$257 [63:32] = w_shadow__5__data;
  assign \element__w_data$257 [31:0] = w_shadow__4__data;
  assign \element__w_data$245 [127:96] = w_shadow__3__data;
  assign \element__w_data$245 [95:64] = w_shadow__2__data;
  assign \element__w_data$245 [63:32] = w_shadow__1__data;
  assign \element__w_data$245 [31:0] = w_shadow__0__data;
  assign \element__w_data$244 [95:64] = w_shadow__2__data;
  assign \element__w_data$244 [63:32] = w_shadow__1__data;
  assign \element__w_data$244 [31:0] = w_shadow__0__data;
  assign \element__w_data$243 [287:256] = w_shadow__8__data;
  assign \element__w_data$243 [255:224] = w_shadow__7__data;
  assign \element__w_data$243 [223:192] = w_shadow__6__data;
  assign \element__w_data$243 [191:160] = w_shadow__5__data;
  assign \element__w_data$243 [159:128] = w_shadow__4__data;
  assign \element__w_data$243 [127:96] = w_shadow__3__data;
  assign \element__w_data$243 [95:64] = w_shadow__2__data;
  assign \element__w_data$243 [63:32] = w_shadow__1__data;
  assign \element__w_data$243 [31:0] = w_shadow__0__data;
  assign \element__w_data$242 [383:352] = w_shadow__11__data;
  assign \element__w_data$242 [351:320] = w_shadow__10__data;
  assign \element__w_data$242 [319:288] = w_shadow__9__data;
  assign \element__w_data$242 [511:480] = w_shadow__15__data;
  assign \element__w_data$242 [479:448] = w_shadow__14__data;
  assign \element__w_data$242 [447:416] = w_shadow__13__data;
  assign \element__w_data$242 [415:384] = w_shadow__12__data;
  assign \element__w_data$242 [287:256] = w_shadow__8__data;
  assign \element__w_data$242 [255:224] = w_shadow__7__data;
  assign \element__w_data$242 [223:192] = w_shadow__6__data;
  assign \element__w_data$242 [191:160] = w_shadow__5__data;
  assign \element__w_data$242 [159:128] = w_shadow__4__data;
  assign \element__w_data$242 [127:96] = w_shadow__3__data;
  assign \element__w_data$242 [95:64] = w_shadow__2__data;
  assign \element__w_data$242 [63:32] = w_shadow__1__data;
  assign \element__w_data$242 [31:0] = w_shadow__0__data;
  assign \element__w_data$241 [383:352] = w_shadow__11__data;
  assign \element__w_data$241 [351:320] = w_shadow__10__data;
  assign \element__w_data$241 [319:288] = w_shadow__9__data;
  assign \element__w_data$241 [511:480] = w_shadow__15__data;
  assign \element__w_data$241 [479:448] = w_shadow__14__data;
  assign \element__w_data$241 [447:416] = w_shadow__13__data;
  assign \element__w_data$241 [415:384] = w_shadow__12__data;
  assign \element__w_data$241 [287:256] = w_shadow__8__data;
  assign \element__w_data$241 [255:224] = w_shadow__7__data;
  assign \element__w_data$241 [223:192] = w_shadow__6__data;
  assign \element__w_data$241 [191:160] = w_shadow__5__data;
  assign \element__w_data$241 [159:128] = w_shadow__4__data;
  assign \element__w_data$241 [127:96] = w_shadow__3__data;
  assign \element__w_data$241 [95:64] = w_shadow__2__data;
  assign \element__w_data$241 [63:32] = w_shadow__1__data;
  assign \element__w_data$241 [31:0] = w_shadow__0__data;
  assign \$90  = \$89 ;
  assign \$2  = \$1 ;
  assign \$22  = \$21 ;
  assign \$38  = \$37 ;
  assign \$54  = \$53 ;
  assign \$72  = \$71 ;
  assign \$108  = \$107 ;
  assign \$117  = 1'h0;
  assign \$118  = \$116 ;
  assign \$119  = 1'h0;
  assign \$120  = \$116 ;
  assign \$126  = \$125 ;
  assign \$144  = \$143 ;
  assign \$151  = 1'h0;
  assign \$152  = \$150 ;
  assign \$162  = \$161 ;
  assign \$169  = 1'h0;
  assign \$170  = \$168 ;
  assign \$176  = \$175 ;
  assign \$183  = 1'h0;
  assign \$184  = \$182 ;
  assign \$190  = \$189 ;
  assign \$197  = 1'h0;
  assign \$198  = \$196 ;
  assign \$199  = 1'h0;
  assign \$200  = \$196 ;
  assign \$204  = \$203 ;
  assign \$209  = 1'h0;
  assign \$210  = \$208 ;
  assign \$216  = \$215 ;
  assign \$219  = 1'h0;
  assign \$220  = \$218 ;
  assign \$230  = \$229 ;
  assign \$233  = 1'h0;
  assign \$234  = \$232 ;
  assign \$244  = \$243 ;
  assign \$247  = 1'h0;
  assign \$248  = \$246 ;
  assign \$249  = 1'h0;
  assign \$250  = \$246 ;
  assign \$251  = 1'h0;
  assign \$252  = \$246 ;
  assign \$257  = element__r_stb;
  assign \$266  = \element__r_stb$30 ;
  assign \$273  = \element__r_stb$39 ;
  assign \$280  = \element__r_stb$48 ;
  assign \$288  = \element__r_stb$63 ;
  assign \$296  = \element__r_stb$70 ;
  assign \$304  = \element__r_stb$79 ;
  assign \$312  = \element__r_stb$86 ;
  assign \$320  = \element__r_stb$101 ;
  assign \$328  = \element__r_stb$101 ;
  assign \$334  = \element__r_stb$101 ;
  assign \$340  = \element__r_stb$101 ;
  assign \$346  = \element__r_stb$13 ;
  assign \$351  = \element__r_stb$13 ;
  assign \$357  = \element__r_stb$13 ;
  assign \$363  = \element__r_stb$13 ;
  assign \$370  = \$369 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.prim__cull (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] element__r_data;
  wire [1:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [1:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [1:0] port__w_data;
  wire [1:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.prim__cull.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.prim__cull.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$32  = 0;
  reg [1:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] _storage;
  reg [1:0] _storage = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 2'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] data;
  (* init = 2'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [1:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [1:0] port__w_data;
  wire [1:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 2'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.prim__type (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] element__r_data;
  wire [1:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [1:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [1:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [1:0] port__w_data;
  wire [1:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.prim__type.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.prim__type.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$33  = 0;
  reg [1:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [1:0] _storage;
  reg [1:0] _storage = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 2'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [1:0] data;
  (* init = 2'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [1:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [1:0] port__w_data;
  wire [1:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$33 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 2'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.prim__winding (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output element__r_data;
  wire element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.prim__winding.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.prim__winding.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$34  = 0;
  reg \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output _storage;
  reg _storage = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.topo__base_vertex (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.topo__base_vertex.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.topo__base_vertex.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$35  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$35 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.topo__input_topology (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [3:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [3:0] element__r_data;
  wire [3:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [3:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [3:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [3:0] port__w_data;
  wire [3:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.topo__input_topology.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.topo__input_topology.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$36  = 0;
  reg [3:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [3:0] _storage;
  reg [3:0] _storage = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 4'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [3:0] data;
  (* init = 4'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [3:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [3:0] port__w_data;
  wire [3:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 4'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.topo__primitive_restart_enable (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output element__r_data;
  wire element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.topo__primitive_restart_enable.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.topo__primitive_restart_enable.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$37  = 0;
  reg \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output _storage;
  reg _storage = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$37 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.topo__primitive_restart_index (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.topo__primitive_restart_index.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.topo__primitive_restart_index.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$38  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__0__light__ambient (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] element__r_data;
  wire [95:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_sh__0__light__ambient.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__0__light__ambient.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$39  = 0;
  reg [95:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] _storage;
  reg [95:0] _storage = 96'h000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$39 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 96'h000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__0__light__diffuse (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] element__r_data;
  wire [95:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_sh__0__light__diffuse.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__0__light__diffuse.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$40  = 0;
  reg [95:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] _storage;
  reg [95:0] _storage = 96'h000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$40 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 96'h000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__0__light__position (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] element__r_data;
  wire [127:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [127:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [127:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [127:0] port__w_data;
  wire [127:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_sh__0__light__position.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__0__light__position.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$41  = 0;
  reg [127:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [127:0] _storage;
  reg [127:0] _storage = 128'h00000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 128'h00000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [127:0] data;
  (* init = 128'h00000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [127:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [127:0] port__w_data;
  wire [127:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$41 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 128'h00000000000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__0__light__specular (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] element__r_data;
  wire [95:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_sh__0__light__specular.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__0__light__specular.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$42  = 0;
  reg [95:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] _storage;
  reg [95:0] _storage = 96'h000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$42 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 96'h000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__material__ambient (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] element__r_data;
  wire [95:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_sh__material__ambient.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__material__ambient.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$43  = 0;
  reg [95:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] _storage;
  reg [95:0] _storage = 96'h000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$43 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 96'h000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__material__diffuse (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] element__r_data;
  wire [95:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_sh__material__diffuse.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__material__diffuse.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$44  = 0;
  reg [95:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] _storage;
  reg [95:0] _storage = 96'h000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$44 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 96'h000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__material__shininess (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] element__r_data;
  wire [31:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [31:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_sh__material__shininess.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__material__shininess.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$45  = 0;
  reg [31:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [31:0] _storage;
  reg [31:0] _storage = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [31:0] data;
  (* init = 32'd0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [31:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [31:0] port__w_data;
  wire [31:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$45 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__material__specular (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] element__r_data;
  wire [95:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [95:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_sh__material__specular.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_sh__material__specular.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$46  = 0;
  reg [95:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [95:0] _storage;
  reg [95:0] _storage = 96'h000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [95:0] data;
  (* init = 96'h000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [95:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [95:0] port__w_data;
  wire [95:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$46 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 96'h000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_xf__enabled (rst, port__w_stb, port__w_data, port__r_stb, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output element__r_data;
  wire element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_xf__enabled.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_xf__enabled.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$47  = 0;
  reg \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output _storage;
  reg _storage = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire data;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input port__w_data;
  wire port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$47 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_xf__normal_mv_inv_t (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [287:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [287:0] element__r_data;
  wire [287:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [287:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [287:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [287:0] port__w_data;
  wire [287:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_xf__normal_mv_inv_t.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_xf__normal_mv_inv_t.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$48  = 0;
  reg [287:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [287:0] _storage;
  reg [287:0] _storage = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 288'h000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [287:0] data;
  (* init = 288'h000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [287:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [287:0] port__w_data;
  wire [287:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$48 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_xf__position_mv (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [511:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [511:0] element__r_data;
  wire [511:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [511:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [511:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [511:0] port__w_data;
  wire [511:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_xf__position_mv.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_xf__position_mv.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$49  = 0;
  reg [511:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [511:0] _storage;
  reg [511:0] _storage = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [511:0] data;
  (* init = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [511:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [511:0] port__w_data;
  wire [511:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$49 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:539" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_xf__position_p (rst, port__w_stb, port__r_stb, port__w_data, element__r_data, clk);
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [511:0] data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [511:0] element__r_data;
  wire [511:0] element__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  wire element__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  wire [511:0] element__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  wire element__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [511:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:64" *)
  input port__r_stb;
  wire port__r_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:68" *)
  input [511:0] port__w_data;
  wire [511:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/bus.py:69" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:550" *)
  \top.pipeline.csr_bus.vtx_xf__position_p.U$0  \U$0  (
    ._storage(element__r_data),
    .clk(clk),
    .port__w_data(port__w_data),
    .port__w_stb(port__w_stb),
    .rst(rst)
  );
  assign port__r_data = element__r_data;
  assign element__r_stb = port__r_stb;
  assign element__w_data = port__w_data;
  assign element__w_stb = port__w_stb;
  assign data = element__r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:106" *)
(* generator = "Amaranth" *)
module \top.pipeline.csr_bus.vtx_xf__position_p.U$0 (rst, port__w_stb, port__w_data, _storage, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$50  = 0;
  reg [511:0] \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  output [511:0] _storage;
  reg [511:0] _storage = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:96" *)
  wire [511:0] data;
  (* init = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:64" *)
  wire [511:0] port__r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:66" *)
  input [511:0] port__w_data;
  wire [511:0] port__w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/reg.py:67" *)
  input port__w_stb;
  wire port__w_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/csr/action.py:98" *)
  always @(posedge clk)
    _storage <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$50 ) begin end
    \$1  = _storage;
    if (port__w_stb) begin
      \$1  = port__w_data;
    end
    if (rst) begin
      \$1  = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  assign port__r_data = _storage;
  assign data = _storage;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:126" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline (\bus__dat_r$154 , wb_bus__dat_r, \wb_bus__dat_r$186 , clk, rst, pixel_clk, pixel_rst, start, filtered, \filtered$215 , \filtered$218 , \port$78$0 , \port$79$0 , \port$80$0 , \port$81$0 , \ready$227 , synced, bus__ack, \bus__ack$148 , wb_bus__ack, \wb_bus__ack$180
, c_pos, c_norm, c_col, material, lights__0, pa_conf, fb_info, wb_index__cyc, wb_index__adr, wb_index__we, wb_index__stb, wb_index__sel, wb_vertex__cyc, wb_vertex__stb, wb_vertex__adr, wb_vertex__we, wb_vertex__sel, wb_depthstencil__cyc, wb_depthstencil__stb, wb_depthstencil__adr, wb_depthstencil__we
, wb_depthstencil__sel, wb_depthstencil__dat_w, wb_color__cyc, wb_color__adr, wb_color__we, wb_color__stb, wb_color__sel, wb_color__dat_w, c_address, c_count, c_kind, c_input_topology, c_primitive_restart_enable, c_primitive_restart_index, c_base_vertex, enabled, position_mv, position_p, normal_mv_inv_t, stencil_conf_front, stencil_conf_back
, depth_conf, blend_conf, bus__dat_r);
  reg \$auto$verilog_backend.cc:2355:dump_module$51  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire \$34 ;
  wire \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire \$42 ;
  wire \$43 ;
  wire \$44 ;
  wire [2:0] \$45 ;
  wire [1:0] \$46 ;
  wire [2:0] \$47 ;
  wire [3:0] \$48 ;
  wire \$49 ;
  wire \$5 ;
  wire \$50 ;
  wire \$51 ;
  wire \$52 ;
  reg [2:0] \$53 ;
  reg [2:0] \$54 ;
  reg [1:0] \$55 ;
  reg [1:0] \$56 ;
  reg [2:0] \$57 ;
  reg [2:0] \$58 ;
  reg [3:0] \$59 ;
  wire \$6 ;
  reg [3:0] \$60 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [31:0] blend_conf;
  wire [31:0] blend_conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \blend_conf._1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf._2 ;
  (* enum_base_type = "BlendOp" *)
  (* enum_value_000 = "ADD" *)
  (* enum_value_001 = "SUBTRACT" *)
  (* enum_value_010 = "REVERSE_SUBTRACT" *)
  (* enum_value_011 = "MIN" *)
  (* enum_value_100 = "MAX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \blend_conf.blend_a_op ;
  (* enum_base_type = "BlendOp" *)
  (* enum_value_000 = "ADD" *)
  (* enum_value_001 = "SUBTRACT" *)
  (* enum_value_010 = "REVERSE_SUBTRACT" *)
  (* enum_value_011 = "MIN" *)
  (* enum_value_100 = "MAX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \blend_conf.blend_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.color_write_mask ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.dst_a_factor ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.dst_factor ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \blend_conf.enabled ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.src_a_factor ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \blend_conf.src_factor ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input bus__ack;
  wire bus__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input \bus__ack$148 ;
  wire \bus__ack$148 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] bus__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \bus__adr$151 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire bus__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \bus__cyc$153 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] bus__dat_r;
  wire [31:0] bus__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] \bus__dat_r$154 ;
  wire [31:0] \bus__dat_r$154 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] bus__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \bus__dat_w$157 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire bus__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire \bus__sel$159 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire bus__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \bus__stb$161 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire bus__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \bus__we$163 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:66" *)
  input [31:0] c_address;
  wire [31:0] c_address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:75" *)
  input [31:0] c_base_vertex;
  wire [31:0] c_base_vertex;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:75" *)
  wire [31:0] \c_base_vertex$243 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [128:0] c_col;
  wire [128:0] c_col;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [128:0] \c_col$251 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_col$251.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_col$251.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \c_col$251.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_col$251.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_col$251.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_col$251.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_col$251.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \c_col$251.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_col.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_col.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [95:0] \c_col.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_col.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_col.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_col.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_col.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire \c_col.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:67" *)
  input [31:0] c_count;
  wire [31:0] c_count;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:66" *)
  wire [31:0] c_index_address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:67" *)
  wire [31:0] c_index_count;
  (* enum_base_type = "IndexKind" *)
  (* enum_value_00 = "NOT_INDEXED" *)
  (* enum_value_01 = "U8" *)
  (* enum_value_10 = "U16" *)
  (* enum_value_11 = "U32" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [1:0] c_index_kind;
  (* enum_base_type = "InputTopology" *)
  (* enum_value_0000 = "POINT_LIST" *)
  (* enum_value_0001 = "LINE_LIST" *)
  (* enum_value_0010 = "LINE_STRIP" *)
  (* enum_value_0011 = "TRIANGLE_LIST" *)
  (* enum_value_0100 = "TRIANGLE_STRIP" *)
  (* enum_value_0101 = "TRIANGLE_FAN" *)
  (* enum_value_0110 = "LINE_LIST_WITH_ADJACENCY" *)
  (* enum_value_0111 = "LINE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1000 = "TRIANGLE_LIST_WITH_ADJACENCY" *)
  (* enum_value_1001 = "TRIANGLE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1010 = "PATCH_LIST" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [3:0] c_input_topology;
  wire [3:0] c_input_topology;
  (* enum_base_type = "InputTopology" *)
  (* enum_value_0000 = "POINT_LIST" *)
  (* enum_value_0001 = "LINE_LIST" *)
  (* enum_value_0010 = "LINE_STRIP" *)
  (* enum_value_0011 = "TRIANGLE_LIST" *)
  (* enum_value_0100 = "TRIANGLE_STRIP" *)
  (* enum_value_0101 = "TRIANGLE_FAN" *)
  (* enum_value_0110 = "LINE_LIST_WITH_ADJACENCY" *)
  (* enum_value_0111 = "LINE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1000 = "TRIANGLE_LIST_WITH_ADJACENCY" *)
  (* enum_value_1001 = "TRIANGLE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1010 = "PATCH_LIST" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \c_input_topology$237 ;
  (* enum_base_type = "IndexKind" *)
  (* enum_value_00 = "NOT_INDEXED" *)
  (* enum_value_01 = "U8" *)
  (* enum_value_10 = "U16" *)
  (* enum_value_11 = "U32" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [1:0] c_kind;
  wire [1:0] c_kind;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [128:0] c_norm;
  wire [128:0] c_norm;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [128:0] \c_norm$249 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_norm$249.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_norm$249.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \c_norm$249.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_norm$249.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_norm$249.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_norm$249.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_norm$249.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \c_norm$249.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_norm.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_norm.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [95:0] \c_norm.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_norm.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_norm.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_norm.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_norm.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire \c_norm.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [128:0] c_pos;
  wire [128:0] c_pos;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [128:0] \c_pos$247 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_pos$247.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \c_pos$247.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \c_pos$247.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_pos$247.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_pos$247.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \c_pos$247.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \c_pos$247.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \c_pos$247.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_pos.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_pos.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [95:0] \c_pos.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_pos.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_pos.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_pos.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_pos.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire \c_pos.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:73" *)
  input c_primitive_restart_enable;
  wire c_primitive_restart_enable;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:73" *)
  wire \c_primitive_restart_enable$239 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:74" *)
  input [31:0] c_primitive_restart_index;
  wire [31:0] c_primitive_restart_index;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:74" *)
  wire [31:0] \c_primitive_restart_index$241 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire \conf._1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf._2 ;
  (* enum_base_type = "BlendOp" *)
  (* enum_value_000 = "ADD" *)
  (* enum_value_001 = "SUBTRACT" *)
  (* enum_value_010 = "REVERSE_SUBTRACT" *)
  (* enum_value_011 = "MIN" *)
  (* enum_value_100 = "MAX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [2:0] \conf.blend_a_op ;
  (* enum_base_type = "BlendOp" *)
  (* enum_value_000 = "ADD" *)
  (* enum_value_001 = "SUBTRACT" *)
  (* enum_value_010 = "REVERSE_SUBTRACT" *)
  (* enum_value_011 = "MIN" *)
  (* enum_value_100 = "MAX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [2:0] \conf.blend_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.color_write_mask ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.dst_a_factor ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.dst_factor ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire \conf.enabled ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.src_a_factor ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.src_factor ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [7:0] depth_conf;
  wire [7:0] depth_conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \depth_conf$282 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \depth_conf$282._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \depth_conf$282.compare_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire \depth_conf$282.test_enabled ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire \depth_conf$282.write_enabled ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \depth_conf._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \depth_conf.compare_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \depth_conf.test_enabled ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \depth_conf.write_enabled ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input enabled;
  wire enabled;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire \enabled.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [-1:0] \enabled.texture ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [339:0] fb_info;
  wire [339:0] fb_info;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [339:0] \fb_info$267 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info$267.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \fb_info$267.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info$267.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [15:0] \fb_info$267.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [9:0] \fb_info$267.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info$267.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info$267.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info$267.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \fb_info$267.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [9:0] \fb_info$267.width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [339:0] \fb_info$269 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [31:0] \fb_info$269.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [15:0] \fb_info$269.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [31:0] \fb_info$269.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [15:0] \fb_info$269.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [9:0] \fb_info$269.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [31:0] \fb_info$269.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [31:0] \fb_info$269.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [31:0] \fb_info$269.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [31:0] \fb_info$269.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [9:0] \fb_info$269.width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [339:0] \fb_info$271 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info$271.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [15:0] \fb_info$271.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info$271.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [15:0] \fb_info$271.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \fb_info$271.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info$271.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info$271.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info$271.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info$271.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \fb_info$271.width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [339:0] \fb_info$272 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info$272.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [15:0] \fb_info$272.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info$272.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [15:0] \fb_info$272.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [9:0] \fb_info$272.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info$272.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info$272.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info$272.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info$272.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [9:0] \fb_info$272.width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [15:0] \fb_info.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [15:0] \fb_info.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [9:0] \fb_info.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [9:0] \fb_info.width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [339:0] fb_info_pix;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [31:0] \fb_info_pix.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [15:0] \fb_info_pix.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [31:0] \fb_info_pix.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [15:0] \fb_info_pix.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [9:0] \fb_info_pix.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [31:0] \fb_info_pix.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [31:0] \fb_info_pix.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [31:0] \fb_info_pix.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [31:0] \fb_info_pix.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:366" *)
  wire [9:0] \fb_info_pix.width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:274" *)
  output [2:0] filtered;
  wire [2:0] filtered;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:274" *)
  output [1:0] \filtered$215 ;
  wire [1:0] \filtered$215 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:274" *)
  output [2:0] \filtered$218 ;
  wire [2:0] \filtered$218 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:274" *)
  wire [3:0] \filtered$221 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:265" *)
  wire [3:0] fragment_processing_ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [15:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [110:0] \i__payload$102 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [71:0] \i__payload$102.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [19:0] \i__payload$102.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [9:0] \i__payload$102.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [9:0] \i__payload$102.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire \i__payload$102.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [-1:0] \i__payload$102.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [110:0] \i__payload$114 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [71:0] \i__payload$114.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [19:0] \i__payload$114.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \i__payload$114.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \i__payload$114.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire \i__payload$114.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [-1:0] \i__payload$114.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [110:0] \i__payload$126 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [71:0] \i__payload$126.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [19:0] \i__payload$126.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [9:0] \i__payload$126.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [9:0] \i__payload$126.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire \i__payload$126.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [-1:0] \i__payload$126.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [15:0] \i__payload$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [285:0] \i__payload$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \i__payload$30.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [77:0] \i__payload$30.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \i__payload$30.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [-1:0] \i__payload$30.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [389:0] \i__payload$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \i__payload$42.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [77:0] \i__payload$42.normal_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \i__payload$42.position_proj ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \i__payload$42.position_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [-1:0] \i__payload$42.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [207:0] \i__payload$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [103:0] \i__payload$54.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [103:0] \i__payload$54.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [-1:0] \i__payload$54.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [207:0] \i__payload$66 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [103:0] \i__payload$66.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [103:0] \i__payload$66.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [-1:0] \i__payload$66.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [184:0] \i__payload$78 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [103:0] \i__payload$78.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \i__payload$78.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [53:0] \i__payload$78.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [-1:0] \i__payload$78.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [757:0] \i__payload$90 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \i__payload$90.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [11:0] \i__payload$90.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [11:0] \i__payload$90.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [11:0] \i__payload$90.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [11:0] \i__payload$90.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [47:0] \i__payload$90.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [47:0] \i__payload$90.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [554:0] \i__payload$90.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [184:0] \i__payload$90.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [103:0] \i__payload$90.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \i__payload$90.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [53:0] \i__payload$90.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [-1:0] \i__payload$90.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [184:0] \i__payload$90.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [103:0] \i__payload$90.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \i__payload$90.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [53:0] \i__payload$90.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [-1:0] \i__payload$90.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [184:0] \i__payload$90.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [103:0] \i__payload$90.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \i__payload$90.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [53:0] \i__payload$90.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [-1:0] \i__payload$90.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$105 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$117 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$129 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$33 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$57 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$69 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$81 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$93 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$106 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$118 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$130 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$34 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$46 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$58 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$70 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$82 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$94 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:256" *)
  wire [2:0] input_assembly_ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:269" *)
  reg [2:0] last = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:269" *)
  reg [1:0] \last$217  = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:269" *)
  reg [2:0] \last$220  = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:269" *)
  reg [3:0] \last$223  = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [415:0] lights__0;
  wire [415:0] lights__0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [415:0] \lights__0$263 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \lights__0$263.ambient ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \lights__0$263.diffuse ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [127:0] \lights__0$263.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \lights__0$263.specular ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \lights__0.ambient ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \lights__0.diffuse ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [127:0] \lights__0.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \lights__0.specular ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:270" *)
  reg [2:0] llast = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:270" *)
  reg [1:0] \llast$216  = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:270" *)
  reg [2:0] \llast$219  = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:270" *)
  reg [3:0] \llast$222  = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [319:0] material;
  wire [319:0] material;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [319:0] \material$261 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \material$261.ambient ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \material$261.diffuse ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [31:0] \material$261.shininess ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [95:0] \material$261.specular ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \material.ambient ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \material.diffuse ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [31:0] \material.shininess ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \material.specular ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [287:0] normal_mv_inv_t;
  wire [287:0] normal_mv_inv_t;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [287:0] \normal_mv_inv_t$259 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [15:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [110:0] \o__payload$109 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [71:0] \o__payload$109.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [19:0] \o__payload$109.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [9:0] \o__payload$109.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [9:0] \o__payload$109.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire \o__payload$109.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:115" *)
  wire [-1:0] \o__payload$109.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [110:0] \o__payload$121 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [71:0] \o__payload$121.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [19:0] \o__payload$121.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \o__payload$121.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \o__payload$121.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire \o__payload$121.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [-1:0] \o__payload$121.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [15:0] \o__payload$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [285:0] \o__payload$25 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [103:0] \o__payload$25.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [77:0] \o__payload$25.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [103:0] \o__payload$25.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [-1:0] \o__payload$25.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [389:0] \o__payload$37 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \o__payload$37.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [77:0] \o__payload$37.normal_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \o__payload$37.position_proj ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \o__payload$37.position_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [-1:0] \o__payload$37.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [207:0] \o__payload$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \o__payload$49.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \o__payload$49.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [-1:0] \o__payload$49.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [207:0] \o__payload$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [103:0] \o__payload$61.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [103:0] \o__payload$61.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [-1:0] \o__payload$61.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [184:0] \o__payload$73 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [103:0] \o__payload$73.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire \o__payload$73.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [53:0] \o__payload$73.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [-1:0] \o__payload$73.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [757:0] \o__payload$85 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \o__payload$85.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [11:0] \o__payload$85.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [11:0] \o__payload$85.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [11:0] \o__payload$85.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [11:0] \o__payload$85.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [47:0] \o__payload$85.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [47:0] \o__payload$85.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [554:0] \o__payload$85.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [184:0] \o__payload$85.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [103:0] \o__payload$85.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \o__payload$85.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [53:0] \o__payload$85.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [-1:0] \o__payload$85.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [184:0] \o__payload$85.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [103:0] \o__payload$85.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \o__payload$85.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [53:0] \o__payload$85.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [-1:0] \o__payload$85.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [184:0] \o__payload$85.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [103:0] \o__payload$85.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \o__payload$85.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [53:0] \o__payload$85.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [-1:0] \o__payload$85.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [110:0] \o__payload$97 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [71:0] \o__payload$97.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [19:0] \o__payload$97.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [9:0] \o__payload$97.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [9:0] \o__payload$97.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \o__payload$97.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [-1:0] \o__payload$97.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$110 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$122 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$26 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$38 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$74 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$86 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$98 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$101 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$113 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$125 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$29 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$65 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$77 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$89 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  input [4:0] pa_conf;
  wire [4:0] pa_conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [4:0] \pa_conf$268 ;
  (* enum_base_type = "CullFace" *)
  (* enum_value_01 = "FRONT" *)
  (* enum_value_10 = "BACK" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [1:0] \pa_conf$268.cull ;
  (* enum_base_type = "PrimitiveType" *)
  (* enum_value_00 = "POINTS" *)
  (* enum_value_01 = "LINES" *)
  (* enum_value_10 = "TRIANGLES" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [1:0] \pa_conf$268.type ;
  (* enum_base_type = "FrontFace" *)
  (* enum_value_0 = "CCW" *)
  (* enum_value_1 = "CW" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \pa_conf$268.winding ;
  (* enum_base_type = "CullFace" *)
  (* enum_value_01 = "FRONT" *)
  (* enum_value_10 = "BACK" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [1:0] \pa_conf.cull ;
  (* enum_base_type = "PrimitiveType" *)
  (* enum_value_00 = "POINTS" *)
  (* enum_value_01 = "LINES" *)
  (* enum_value_10 = "TRIANGLES" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [1:0] \pa_conf.type ;
  (* enum_base_type = "FrontFace" *)
  (* enum_value_0 = "CCW" *)
  (* enum_value_1 = "CW" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \pa_conf.winding ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_clk;
  wire pixel_clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_rst;
  wire pixel_rst;
  output \port$78$0 ;
  wire \port$78$0 ;
  output \port$79$0 ;
  wire \port$79$0 ;
  output \port$80$0 ;
  wire \port$80$0 ;
  output \port$81$0 ;
  wire \port$81$0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [511:0] position_mv;
  wire [511:0] position_mv;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [511:0] \position_mv$255 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [511:0] position_p;
  wire [511:0] position_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [511:0] \position_p$257 ;
  (* enum_base_type = "PrimitiveType" *)
  (* enum_value_00 = "POINTS" *)
  (* enum_value_01 = "LINES" *)
  (* enum_value_10 = "TRIANGLES" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [1:0] prim_type;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [15:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [110:0] \r_data$103 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [110:0] \r_data$115 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [110:0] \r_data$127 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [15:0] \r_data$19 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [285:0] \r_data$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [389:0] \r_data$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [207:0] \r_data$55 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [207:0] \r_data$67 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [184:0] \r_data$79 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:92" *)
  wire [757:0] \r_data$91 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$104 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$116 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$128 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$56 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$68 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$80 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  wire \r_en$92 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$107 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$119 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$131 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$35 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$59 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$71 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$83 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$95 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:262" *)
  wire [2:0] raster_ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:42" *)
  wire ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:169" *)
  wire \ready$198 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:385" *)
  wire \ready$199 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:49" *)
  wire \ready$201 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:56" *)
  wire \ready$202 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:27" *)
  wire \ready$204 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:30" *)
  wire \ready$205 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:147" *)
  wire \ready$206 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:772" *)
  wire \ready$208 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:119" *)
  wire \ready$209 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:160" *)
  wire \ready$210 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:401" *)
  wire \ready$211 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:119" *)
  output \ready$227 ;
  wire \ready$227 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:120" *)
  wire [3:0] ready_components;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:123" *)
  wire [31:0] ready_vec;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:69" *)
  input start;
  wire start;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:69" *)
  wire \start$235 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:171" *)
  wire \start$244 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:49" *)
  wire start_stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [39:0] stencil_conf_back;
  wire [39:0] stencil_conf_back;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [39:0] \stencil_conf_back$280 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [3:0] \stencil_conf_back$280._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_back$280.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_back$280.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_back$280.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_back$280.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_back$280.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_back$280.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_back$280.write_mask ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \stencil_conf_back._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_back.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_back.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_back.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_back.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_back.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_back.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_back.write_mask ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  input [39:0] stencil_conf_front;
  wire [39:0] stencil_conf_front;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [39:0] \stencil_conf_front$278 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [3:0] \stencil_conf_front$278._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_front$278.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_front$278.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_front$278.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_front$278.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_front$278.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_front$278.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_front$278.write_mask ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [3:0] \stencil_conf_front._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_front.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_front.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_front.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_front.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [2:0] \stencil_conf_front.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_front.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [7:0] \stencil_conf_front.write_mask ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:278" *)
  output [3:0] synced;
  wire [3:0] synced;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:259" *)
  wire [1:0] vertex_transform_ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire vt_enabled;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire \vt_enabled.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:415" *)
  wire [-1:0] \vt_enabled.texture ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [15:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [110:0] \w_data$108 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [15:0] \w_data$12 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [110:0] \w_data$120 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [285:0] \w_data$24 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [389:0] \w_data$36 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [207:0] \w_data$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [207:0] \w_data$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [184:0] \w_data$72 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [757:0] \w_data$84 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [110:0] \w_data$96 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$100 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$112 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$124 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$40 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$52 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$64 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$76 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  wire \w_en$88 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$111 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$123 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$27 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$39 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$51 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$63 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$75 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$87 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input wb_bus__ack;
  wire wb_bus__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input \wb_bus__ack$180 ;
  wire \wb_bus__ack$180 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] wb_bus__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \wb_bus__adr$183 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire wb_bus__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \wb_bus__cyc$185 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] wb_bus__dat_r;
  wire [31:0] wb_bus__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] \wb_bus__dat_r$186 ;
  wire [31:0] \wb_bus__dat_r$186 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_bus__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \wb_bus__dat_w$189 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire wb_bus__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire \wb_bus__sel$191 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire wb_bus__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \wb_bus__stb$193 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire wb_bus__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \wb_bus__we$195 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_color__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_color__adr;
  wire [29:0] wb_color__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_color__cyc;
  wire wb_color__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_color__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] wb_color__dat_w;
  wire [31:0] wb_color__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output wb_color__sel;
  wire wb_color__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_color__stb;
  wire wb_color__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_color__we;
  wire wb_color__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_depthstencil__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_depthstencil__adr;
  wire [29:0] wb_depthstencil__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_depthstencil__cyc;
  wire wb_depthstencil__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_depthstencil__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] wb_depthstencil__dat_w;
  wire [31:0] wb_depthstencil__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output wb_depthstencil__sel;
  wire wb_depthstencil__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_depthstencil__stb;
  wire wb_depthstencil__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_depthstencil__we;
  wire wb_depthstencil__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_index__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_index__adr;
  wire [29:0] wb_index__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_index__cyc;
  wire wb_index__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_index__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_index__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output wb_index__sel;
  wire wb_index__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_index__stb;
  wire wb_index__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_index__we;
  wire wb_index__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire wb_vertex__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_vertex__adr;
  wire [29:0] wb_vertex__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_vertex__cyc;
  wire wb_vertex__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] wb_vertex__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] wb_vertex__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output wb_vertex__sel;
  wire wb_vertex__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_vertex__stb;
  wire wb_vertex__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_vertex__we;
  wire wb_vertex__we;
  assign \$40  = \$39  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:252" *) \ready$210 ;
  assign \$41  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:252" *) \w_en$124 ;
  assign \$42  = \$40  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:252" *) \$41 ;
  assign \$43  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:253" *) \i__valid$130 ;
  assign \$44  = \$43  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:253" *) \ready$211 ;
  assign \$45  = llast & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:275" *) last;
  assign filtered = \$45  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:275" *) { \$10 , \$6 , \$2  };
  assign \$46  = \llast$216  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:275" *) \last$217 ;
  assign \filtered$215  = \$46  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:275" *) { \$18 , \$14  };
  assign \$47  = \llast$219  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:275" *) \last$220 ;
  assign \filtered$218  = \$47  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:275" *) { \$30 , \$26 , \$22  };
  assign \$48  = \llast$222  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:275" *) \last$223 ;
  assign \filtered$221  = \$48  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:275" *) { \$44 , \$42 , \$38 , \$34  };
  assign \$49  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:306" *) filtered;
  assign \$50  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:307" *) \filtered$215 ;
  assign \$51  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:308" *) \filtered$218 ;
  assign \$52  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:309" *) synced;
  assign \ready$227  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:313" *) { \$52 , \$51 , \$50 , \$49  };
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:270" *)
  always @(posedge clk)
    llast <= \$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:269" *)
  always @(posedge clk)
    last <= \$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:270" *)
  always @(posedge clk)
    \llast$216  <= \$55 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:269" *)
  always @(posedge clk)
    \last$217  <= \$56 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:270" *)
  always @(posedge clk)
    \llast$219  <= \$57 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:269" *)
  always @(posedge clk)
    \last$220  <= \$58 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:270" *)
  always @(posedge pixel_clk)
    \llast$222  <= \$59 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:269" *)
  always @(posedge pixel_clk)
    \last$223  <= \$60 ;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:232" *) w_en;
  assign \$2  = ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:232" *) \$1 ;
  assign \$3  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:233" *) i__valid;
  assign \$4  = \$3  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:233" *) \ready$198 ;
  assign \$5  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:233" *) \w_en$16 ;
  assign \$6  = \$4  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:233" *) \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:234" *) \i__valid$22 ;
  assign \$8  = \$7  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:234" *) \ready$199 ;
  assign \$9  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:234" *) \w_en$28 ;
  assign \$10  = \$8  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:234" *) \$9 ;
  assign \$11  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:238" *) \i__valid$34 ;
  assign \$12  = \$11  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:238" *) \ready$201 ;
  assign \$13  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:238" *) \w_en$40 ;
  assign \$14  = \$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:238" *) \$13 ;
  assign \$15  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:239" *) \i__valid$46 ;
  assign \$16  = \$15  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:239" *) \ready$202 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:239" *) \w_en$52 ;
  assign \$18  = \$16  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:239" *) \$17 ;
  assign \$19  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:243" *) \i__valid$58 ;
  assign \$20  = \$19  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:243" *) \ready$204 ;
  assign \$21  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:243" *) \w_en$64 ;
  assign \$22  = \$20  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:243" *) \$21 ;
  assign \$23  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:244" *) \i__valid$70 ;
  assign \$24  = \$23  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:244" *) \ready$205 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:244" *) \w_en$76 ;
  assign \$26  = \$24  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:244" *) \$25 ;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:245" *) \i__valid$82 ;
  assign \$28  = \$27  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:245" *) \ready$206 ;
  assign \$29  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:245" *) \w_en$88 ;
  assign \$30  = \$28  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:245" *) \$29 ;
  assign \$31  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:250" *) \i__valid$94 ;
  assign \$32  = \$31  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:250" *) \ready$208 ;
  assign \$33  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:250" *) \w_en$100 ;
  assign \$34  = \$32  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:250" *) \$33 ;
  assign \$35  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:251" *) \i__valid$106 ;
  assign \$37  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:251" *) \i__valid$106 ;
  assign \$38  = \$36  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:251" *) \$37 ;
  assign \$39  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:252" *) \i__valid$118 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:500" *)
  altera_std_synchronizer_bundle #(
    .depth(32'd2),
    .width(32'd4)
  ) \U$28  (
    .clk(clk),
    .din(\filtered$221 ),
    .dout(synced),
    .reset_n(1'h1)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:500" *)
  altera_std_synchronizer_bundle #(
    .depth(32'd2),
    .width(32'd32)
  ) blend_conf_cdc (
    .clk(pixel_clk),
    .din(blend_conf),
    .dout(conf),
    .reset_n(1'h1)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  \top.pipeline.pipeline.clip  clip (
    .clk(clk),
    .\i__payload$58 (\i__payload$54 ),
    .\i__ready$15 (\r_en$56 ),
    .\i__valid$57 (\i__valid$58 ),
    .o__payload(\w_data$60 ),
    .o__ready(\o__ready$62 ),
    .o__valid(\w_en$64 ),
    .prim_type(pa_conf[1:0]),
    .ready(\ready$204 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:163" *)
  \top.pipeline.pipeline.clip_to_div_fifo  clip_to_div_fifo (
    .clk(clk),
    .r_data(\i__payload$66 ),
    .r_en(\r_en$68 ),
    .r_rdy(\i__valid$70 ),
    .rst(rst),
    .w_en(\w_en$64 ),
    .w_port__data(\w_data$60 ),
    .w_rdy(\o__ready$62 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:500" *)
  altera_std_synchronizer_bundle #(
    .depth(32'd2),
    .width(32'd8)
  ) depth_conf_cdc (
    .clk(pixel_clk),
    .din(depth_conf),
    .dout(\depth_conf$282 ),
    .reset_n(1'h1)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:137" *)
  \top.pipeline.pipeline.div  div (
    .clk(clk),
    .\i__payload$19 (\i__payload$66 ),
    .i__ready(\r_en$68 ),
    .\i__valid$18 (\i__valid$70 ),
    .o__payload(\w_data$72 ),
    .\o__ready$23 (\o__ready$74 ),
    .o__valid(\w_en$76 ),
    .ready(\ready$205 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:166" *)
  \top.pipeline.pipeline.div_to_tri_prep_fifo  div_to_tri_prep_fifo (
    .clk(clk),
    .r_data(\i__payload$78 ),
    .r_en(\r_en$80 ),
    .r_rdy(\i__valid$82 ),
    .rst(rst),
    .w_en(\w_en$76 ),
    .w_port__data(\w_data$72 ),
    .w_rdy(\o__ready$74 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:142" *)
  \top.pipeline.pipeline.ds  ds (
    .clk(clk),
    .depth_conf(\depth_conf$282 ),
    .fb_info(\fb_info$269 ),
    .i__payload(\i__payload$114 ),
    .i__ready(\r_en$116 ),
    .i__valid(\i__valid$118 ),
    .o__payload(\w_data$120 ),
    .o__ready(\o__ready$122 ),
    .o__valid(\w_en$124 ),
    .ready(\ready$210 ),
    .rst(rst),
    .stencil_conf_back(\stencil_conf_back$280 ),
    .stencil_conf_front(\stencil_conf_front$278 ),
    .wb_bus__ack(wb_bus__ack),
    .wb_bus__adr(wb_depthstencil__adr),
    .wb_bus__cyc(wb_depthstencil__cyc),
    .wb_bus__dat_r(wb_bus__dat_r),
    .wb_bus__dat_w(wb_depthstencil__dat_w),
    .wb_bus__sel(wb_depthstencil__sel),
    .wb_bus__stb(wb_depthstencil__stb),
    .wb_bus__we(wb_depthstencil__we)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:185" *)
  \top.pipeline.pipeline.ds_to_sc_fifo  ds_to_sc_fifo (
    .pixel_clk(pixel_clk),
    .pixel_rst(pixel_rst),
    .r_data(\i__payload$126 ),
    .r_en(\r_en$128 ),
    .r_rdy(\i__valid$130 ),
    .w_en(\w_en$124 ),
    .w_port__data(\w_data$120 ),
    .w_rdy(\o__ready$122 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:500" *)
  altera_std_synchronizer_bundle #(
    .depth(32'd2),
    .width(32'd340)
  ) fb_info_cdc (
    .clk(pixel_clk),
    .din(fb_info),
    .dout(\fb_info$269 ),
    .reset_n(1'h1)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  \top.pipeline.pipeline.ia  ia (
    .bus__ack(\bus__ack$148 ),
    .bus__adr(wb_vertex__adr),
    .bus__cyc(wb_vertex__cyc),
    .bus__dat_r(\bus__dat_r$154 ),
    .bus__sel(wb_vertex__sel),
    .bus__stb(wb_vertex__stb),
    .bus__we(wb_vertex__we),
    .c_col(c_col),
    .c_norm(c_norm),
    .c_pos(c_pos),
    .clk(clk),
    .i__payload(\i__payload$18 ),
    .i__ready(\r_en$20 ),
    .i__valid(\i__valid$22 ),
    .o__payload(\w_data$24 ),
    .o__ready(\o__ready$26 ),
    .o__valid(\w_en$28 ),
    .ready(\ready$199 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:154" *)
  \top.pipeline.pipeline.ia_to_vtx_xf_fifo  ia_to_vtx_xf_fifo (
    .clk(clk),
    .r_data(\i__payload$30 ),
    .r_en(\r_en$32 ),
    .r_rdy(\i__valid$34 ),
    .rst(rst),
    .w_en(\w_en$28 ),
    .w_port__data(\w_data$24 ),
    .w_rdy(\o__ready$26 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:129" *)
  \top.pipeline.pipeline.idx  idx (
    .bus__ack(bus__ack),
    .bus__adr(wb_index__adr),
    .bus__cyc(wb_index__cyc),
    .bus__dat_r(bus__dat_r),
    .bus__sel(wb_index__sel),
    .bus__stb(wb_index__stb),
    .bus__we(wb_index__we),
    .c_address(c_address),
    .c_count(c_count),
    .c_kind(c_kind),
    .clk(clk),
    .o__payload(w_data),
    .o__ready(o__ready),
    .o__valid(w_en),
    .ready(ready),
    .rst(rst),
    .start(start),
    .start_stb(\start$244 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:148" *)
  \top.pipeline.pipeline.idx_to_topo_fifo  idx_to_topo_fifo (
    .clk(clk),
    .r_data(i__payload),
    .r_en(r_en),
    .r_rdy(i__valid),
    .rst(rst),
    .w_en(w_en),
    .w_port__data(w_data),
    .w_rdy(o__ready)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:139" *)
  \top.pipeline.pipeline.rast  rast (
    .clk(clk),
    .\i__payload$93 (\i__payload$90 ),
    .i__ready(\r_en$92 ),
    .i__valid(\i__valid$94 ),
    .\o__payload$85 (\w_data$96 ),
    .\o__ready$87 (\o__ready$98 ),
    .\o__valid$89 (\w_en$100 ),
    .ready(\ready$208 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:175" *)
  \top.pipeline.pipeline.rast_to_tex_fifo  rast_to_tex_fifo (
    .pixel_clk(pixel_clk),
    .pixel_rst(pixel_rst),
    .r_data(\i__payload$102 ),
    .r_en(\r_en$104 ),
    .r_rdy(\i__valid$106 ),
    .w_en(\w_en$100 ),
    .w_port__data(\w_data$96 ),
    .w_rdy(\o__ready$98 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:143" *)
  \top.pipeline.pipeline.sc  sc (
    .clk(clk),
    .conf(conf),
    .fb_info(\fb_info$269 ),
    .i__payload(\i__payload$126 ),
    .i__ready(\r_en$128 ),
    .i__valid(\i__valid$130 ),
    .ready(\ready$211 ),
    .rst(rst),
    .wb_bus__ack(\wb_bus__ack$180 ),
    .wb_bus__adr(wb_color__adr),
    .wb_bus__cyc(wb_color__cyc),
    .wb_bus__dat_r(\wb_bus__dat_r$186 ),
    .wb_bus__dat_w(wb_color__dat_w),
    .wb_bus__sel(wb_color__sel),
    .wb_bus__stb(wb_color__stb),
    .wb_bus__we(wb_color__we)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:500" *)
  altera_std_synchronizer_bundle #(
    .depth(32'd2),
    .width(32'd40)
  ) stencil_conf_back_cdc (
    .clk(pixel_clk),
    .din(stencil_conf_back),
    .dout(\stencil_conf_back$280 ),
    .reset_n(1'h1)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:500" *)
  altera_std_synchronizer_bundle #(
    .depth(32'd2),
    .width(32'd40)
  ) stencil_conf_front_cdc (
    .clk(pixel_clk),
    .din(stencil_conf_front),
    .dout(\stencil_conf_front$278 ),
    .reset_n(1'h1)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:180" *)
  \top.pipeline.pipeline.tex_to_ds_fifo  tex_to_ds_fifo (
    .pixel_clk(pixel_clk),
    .pixel_rst(pixel_rst),
    .r_data(\i__payload$114 ),
    .r_en(\r_en$116 ),
    .r_rdy(\i__valid$118 ),
    .w_en(\i__valid$106 ),
    .w_port__data(\i__payload$102 ),
    .w_rdy(\r_en$104 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:130" *)
  \top.pipeline.pipeline.topo  topo (
    .c_base_vertex(c_base_vertex),
    .c_input_topology(c_input_topology),
    .c_primitive_restart_enable(c_primitive_restart_enable),
    .c_primitive_restart_index(c_primitive_restart_index),
    .clk(clk),
    .i__payload(i__payload),
    .i__ready(r_en),
    .i__valid(i__valid),
    .o__payload(\w_data$12 ),
    .o__ready(\o__ready$14 ),
    .o__valid(\w_en$16 ),
    .ready(\ready$198 ),
    .rst(rst),
    .start(\start$244 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:151" *)
  \top.pipeline.pipeline.topo_to_ia_fifo  topo_to_ia_fifo (
    .clk(clk),
    .r_data(\i__payload$18 ),
    .r_en(\r_en$20 ),
    .r_rdy(\i__valid$22 ),
    .rst(rst),
    .w_en(\w_en$16 ),
    .w_port__data(\w_data$12 ),
    .w_rdy(\o__ready$14 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:138" *)
  \top.pipeline.pipeline.tri_prep  tri_prep (
    .clk(clk),
    .fb_info(fb_info),
    .\i__payload$46 (\i__payload$78 ),
    .i__ready(\r_en$80 ),
    .\i__valid$45 (\i__valid$82 ),
    .o__payload(\w_data$84 ),
    .\o__ready$51 (\o__ready$86 ),
    .o__valid(\w_en$88 ),
    .pa_conf(pa_conf),
    .ready(\ready$206 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:169" *)
  \top.pipeline.pipeline.tri_prep_to_rast_fifo  tri_prep_to_rast_fifo (
    .clk(clk),
    .pixel_clk(pixel_clk),
    .pixel_rst(pixel_rst),
    .r_data(\i__payload$90 ),
    .r_en(\r_en$92 ),
    .r_rdy(\i__valid$94 ),
    .rst(rst),
    .w_en(\w_en$88 ),
    .w_port__data(\w_data$84 ),
    .w_rdy(\o__ready$86 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:134" *)
  \top.pipeline.pipeline.vtx_sh  vtx_sh (
    .clk(clk),
    .i__payload(\i__payload$42 ),
    .i__ready(\r_en$44 ),
    .i__valid(\i__valid$46 ),
    .lights__0(lights__0),
    .material(material),
    .o__payload(\w_data$48 ),
    .o__ready(\o__ready$50 ),
    .o__valid(\w_en$52 ),
    .ready(\ready$202 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:160" *)
  \top.pipeline.pipeline.vtx_sh_to_clip_fifo  vtx_sh_to_clip_fifo (
    .clk(clk),
    .r_data(\i__payload$54 ),
    .r_en(\r_en$56 ),
    .r_rdy(\i__valid$58 ),
    .rst(rst),
    .w_en(\w_en$52 ),
    .w_port__data(\w_data$48 ),
    .w_rdy(\o__ready$50 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:133" *)
  \top.pipeline.pipeline.vtx_xf  vtx_xf (
    .clk(clk),
    .enabled(enabled),
    .i__payload(\i__payload$30 ),
    .i__ready(\r_en$32 ),
    .i__valid(\i__valid$34 ),
    .normal_mv_inv_t(normal_mv_inv_t),
    .o__payload(\w_data$36 ),
    .o__ready(\o__ready$38 ),
    .o__valid(\w_en$40 ),
    .position_mv(position_mv),
    .position_p(position_p),
    .ready(\ready$201 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:157" *)
  \top.pipeline.pipeline.vtx_xf_to_vtx_sh_fifo  vtx_xf_to_vtx_sh_fifo (
    .clk(clk),
    .r_data(\i__payload$42 ),
    .r_en(\r_en$44 ),
    .r_rdy(\i__valid$46 ),
    .rst(rst),
    .w_en(\w_en$40 ),
    .w_port__data(\w_data$36 ),
    .w_rdy(\o__ready$38 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$51 ) begin end
    \$53  = last;
    if (rst) begin
      \$53  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$51 ) begin end
    \$54  = { \$10 , \$6 , \$2  };
    if (rst) begin
      \$54  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$51 ) begin end
    \$55  = \last$217 ;
    if (rst) begin
      \$55  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$51 ) begin end
    \$56  = { \$18 , \$14  };
    if (rst) begin
      \$56  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$51 ) begin end
    \$57  = \last$220 ;
    if (rst) begin
      \$57  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$51 ) begin end
    \$58  = { \$30 , \$26 , \$22  };
    if (rst) begin
      \$58  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$51 ) begin end
    \$59  = \last$223 ;
    if (pixel_rst) begin
      \$59  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$51 ) begin end
    \$60  = { \$44 , \$42 , \$38 , \$34  };
    if (pixel_rst) begin
      \$60  = 4'h0;
    end
  end
  assign o__payload = w_data;
  assign w_rdy = o__ready;
  assign o__valid = w_en;
  assign r_data = i__payload;
  assign i__ready = r_en;
  assign r_rdy = i__valid;
  assign \o__payload$13  = \w_data$12 ;
  assign \w_rdy$15  = \o__ready$14 ;
  assign \o__valid$17  = \w_en$16 ;
  assign \r_data$19  = \i__payload$18 ;
  assign \i__ready$21  = \r_en$20 ;
  assign \r_rdy$23  = \i__valid$22 ;
  assign \o__payload$25  = \w_data$24 ;
  assign \w_rdy$27  = \o__ready$26 ;
  assign \o__valid$29  = \w_en$28 ;
  assign \r_data$31  = \i__payload$30 ;
  assign \i__ready$33  = \r_en$32 ;
  assign \r_rdy$35  = \i__valid$34 ;
  assign \o__payload$37  = \w_data$36 ;
  assign \w_rdy$39  = \o__ready$38 ;
  assign \o__valid$41  = \w_en$40 ;
  assign \r_data$43  = \i__payload$42 ;
  assign \i__ready$45  = \r_en$44 ;
  assign \r_rdy$47  = \i__valid$46 ;
  assign \o__payload$49  = \w_data$48 ;
  assign \w_rdy$51  = \o__ready$50 ;
  assign \o__valid$53  = \w_en$52 ;
  assign \r_data$55  = \i__payload$54 ;
  assign \i__ready$57  = \r_en$56 ;
  assign \r_rdy$59  = \i__valid$58 ;
  assign \o__payload$61  = \w_data$60 ;
  assign \w_rdy$63  = \o__ready$62 ;
  assign \o__valid$65  = \w_en$64 ;
  assign \r_data$67  = \i__payload$66 ;
  assign \i__ready$69  = \r_en$68 ;
  assign \r_rdy$71  = \i__valid$70 ;
  assign \o__payload$73  = \w_data$72 ;
  assign \w_rdy$75  = \o__ready$74 ;
  assign \o__valid$77  = \w_en$76 ;
  assign \r_data$79  = \i__payload$78 ;
  assign \i__ready$81  = \r_en$80 ;
  assign \r_rdy$83  = \i__valid$82 ;
  assign \o__payload$85  = \w_data$84 ;
  assign \w_rdy$87  = \o__ready$86 ;
  assign \o__valid$89  = \w_en$88 ;
  assign \r_data$91  = \i__payload$90 ;
  assign \i__ready$93  = \r_en$92 ;
  assign \r_rdy$95  = \i__valid$94 ;
  assign \o__payload$97  = \w_data$96 ;
  assign \w_rdy$99  = \o__ready$98 ;
  assign \o__valid$101  = \w_en$100 ;
  assign \r_data$103  = \i__payload$102 ;
  assign \i__ready$105  = \r_en$104 ;
  assign \r_rdy$107  = \i__valid$106 ;
  assign \w_data$108  = \i__payload$102 ;
  assign \o__payload$109  = \i__payload$102 ;
  assign \o__ready$110  = \r_en$104 ;
  assign \w_rdy$111  = \r_en$104 ;
  assign \w_en$112  = \i__valid$106 ;
  assign \o__valid$113  = \i__valid$106 ;
  assign \r_data$115  = \i__payload$114 ;
  assign \i__ready$117  = \r_en$116 ;
  assign \r_rdy$119  = \i__valid$118 ;
  assign \o__payload$121  = \w_data$120 ;
  assign \w_rdy$123  = \o__ready$122 ;
  assign \o__valid$125  = \w_en$124 ;
  assign \r_data$127  = \i__payload$126 ;
  assign \i__ready$129  = \r_en$128 ;
  assign \r_rdy$131  = \i__valid$130 ;
  assign wb_index__ack = bus__ack;
  assign bus__adr = wb_index__adr;
  assign bus__cyc = wb_index__cyc;
  assign wb_index__dat_r = bus__dat_r;
  assign wb_index__dat_w = 32'd0;
  assign bus__dat_w = 32'd0;
  assign bus__sel = wb_index__sel;
  assign bus__stb = wb_index__stb;
  assign bus__we = wb_index__we;
  assign wb_vertex__ack = \bus__ack$148 ;
  assign \bus__adr$151  = wb_vertex__adr;
  assign \bus__cyc$153  = wb_vertex__cyc;
  assign wb_vertex__dat_r = \bus__dat_r$154 ;
  assign wb_vertex__dat_w = 32'd0;
  assign \bus__dat_w$157  = 32'd0;
  assign \bus__sel$159  = wb_vertex__sel;
  assign \bus__stb$161  = wb_vertex__stb;
  assign \bus__we$163  = wb_vertex__we;
  assign wb_depthstencil__ack = wb_bus__ack;
  assign wb_bus__adr = wb_depthstencil__adr;
  assign wb_bus__cyc = wb_depthstencil__cyc;
  assign wb_depthstencil__dat_r = wb_bus__dat_r;
  assign wb_bus__dat_w = wb_depthstencil__dat_w;
  assign wb_bus__sel = wb_depthstencil__sel;
  assign wb_bus__stb = wb_depthstencil__stb;
  assign wb_bus__we = wb_depthstencil__we;
  assign wb_color__ack = \wb_bus__ack$180 ;
  assign \wb_bus__adr$183  = wb_color__adr;
  assign \wb_bus__cyc$185  = wb_color__cyc;
  assign wb_color__dat_r = \wb_bus__dat_r$186 ;
  assign \wb_bus__dat_w$189  = wb_color__dat_w;
  assign \wb_bus__sel$191  = wb_color__sel;
  assign \wb_bus__stb$193  = wb_color__stb;
  assign \wb_bus__we$195  = wb_color__we;
  assign input_assembly_ready = { \$10 , \$6 , \$2  };
  assign vertex_transform_ready = { \$18 , \$14  };
  assign raster_ready = { \$30 , \$26 , \$22  };
  assign fragment_processing_ready = { \$44 , \$42 , \$38 , \$34  };
  assign \ready$209  = 1'h1;
  assign ready_vec = { 20'h00000, synced, \filtered$218 , \filtered$215 , filtered };
  assign ready_components = { \$52 , \$51 , \$50 , \$49  };
  assign c_index_address = c_address;
  assign c_index_count = c_count;
  assign c_index_kind = c_kind;
  assign \start$235  = start;
  assign \c_input_topology$237  = c_input_topology;
  assign \c_primitive_restart_enable$239  = c_primitive_restart_enable;
  assign \c_primitive_restart_index$241  = c_primitive_restart_index;
  assign \c_base_vertex$243  = c_base_vertex;
  assign start_stb = \start$244 ;
  assign \c_pos$247  = c_pos;
  assign \c_norm$249  = c_norm;
  assign \c_col$251  = c_col;
  assign vt_enabled = enabled;
  assign \position_mv$255  = position_mv;
  assign \position_p$257  = position_p;
  assign \normal_mv_inv_t$259  = normal_mv_inv_t;
  assign \material$261  = material;
  assign \lights__0$263  = lights__0;
  assign prim_type = pa_conf[1:0];
  assign \fb_info$267  = fb_info;
  assign \pa_conf$268  = pa_conf;
  assign fb_info_pix = \fb_info$269 ;
  assign \fb_info$271  = \fb_info$269 ;
  assign \fb_info$272  = \fb_info$269 ;
  assign \port$78$0  = \$49 ;
  assign \port$79$0  = \$50 ;
  assign \port$80$0  = \$51 ;
  assign \port$81$0  = \$52 ;
  assign \o__payload$25.position  = \w_data$24 [103:0];
  assign \o__payload$25.normal  = \w_data$24 [181:104];
  assign \o__payload$25.color  = \w_data$24 [285:182];
  assign \i__payload$30.position  = \i__payload$30 [103:0];
  assign \i__payload$30.normal  = \i__payload$30 [181:104];
  assign \i__payload$30.color  = \i__payload$30 [285:182];
  assign \o__payload$37.position_view  = \w_data$36 [103:0];
  assign \o__payload$37.position_proj  = \w_data$36 [207:104];
  assign \o__payload$37.normal_view  = \w_data$36 [285:208];
  assign \o__payload$37.color  = \w_data$36 [389:286];
  assign \i__payload$42.position_view  = \i__payload$42 [103:0];
  assign \i__payload$42.position_proj  = \i__payload$42 [207:104];
  assign \i__payload$42.normal_view  = \i__payload$42 [285:208];
  assign \i__payload$42.color  = \i__payload$42 [389:286];
  assign \o__payload$49.position_ndc  = \w_data$48 [103:0];
  assign \o__payload$49.color  = \w_data$48 [207:104];
  assign \i__payload$54.position_ndc  = \i__payload$54 [103:0];
  assign \i__payload$54.color  = \i__payload$54 [207:104];
  assign \o__payload$61.position_ndc  = \w_data$60 [103:0];
  assign \o__payload$61.color  = \w_data$60 [207:104];
  assign \i__payload$66.position_ndc  = \i__payload$66 [103:0];
  assign \i__payload$66.color  = \i__payload$66 [207:104];
  assign \o__payload$73.position_ndc  = \w_data$72 [53:0];
  assign \o__payload$73.color  = \w_data$72 [183:80];
  assign \o__payload$73.front_facing  = \w_data$72 [184];
  assign \i__payload$78.position_ndc  = \i__payload$78 [53:0];
  assign \i__payload$78.color  = \i__payload$78 [183:80];
  assign \i__payload$78.front_facing  = \i__payload$78 [184];
  assign \o__payload$85.vtx  = \w_data$84 [554:0];
  assign \o__payload$85.vtx[0]  = \w_data$84 [184:0];
  assign \o__payload$85.vtx[0].position_ndc  = \w_data$84 [53:0];
  assign \o__payload$85.vtx[0].color  = \w_data$84 [183:80];
  assign \o__payload$85.vtx[0].front_facing  = \w_data$84 [184];
  assign \o__payload$85.vtx[1]  = \w_data$84 [369:185];
  assign \o__payload$85.vtx[1].position_ndc  = \w_data$84 [238:185];
  assign \o__payload$85.vtx[1].color  = \w_data$84 [368:265];
  assign \o__payload$85.vtx[1].front_facing  = \w_data$84 [369];
  assign \o__payload$85.vtx[2]  = \w_data$84 [554:370];
  assign \o__payload$85.vtx[2].position_ndc  = \w_data$84 [423:370];
  assign \o__payload$85.vtx[2].color  = \w_data$84 [553:450];
  assign \o__payload$85.vtx[2].front_facing  = \w_data$84 [554];
  assign \o__payload$85.screen_x  = \w_data$84 [602:555];
  assign \o__payload$85.screen_y  = \w_data$84 [650:603];
  assign \o__payload$85.min_x  = \w_data$84 [720:709];
  assign \o__payload$85.min_y  = \w_data$84 [732:721];
  assign \o__payload$85.max_x  = \w_data$84 [744:733];
  assign \o__payload$85.max_y  = \w_data$84 [756:745];
  assign \o__payload$85.front_facing  = \w_data$84 [757];
  assign \i__payload$90.vtx  = \i__payload$90 [554:0];
  assign \i__payload$90.vtx[0]  = \i__payload$90 [184:0];
  assign \i__payload$90.vtx[0].position_ndc  = \i__payload$90 [53:0];
  assign \i__payload$90.vtx[0].color  = \i__payload$90 [183:80];
  assign \i__payload$90.vtx[0].front_facing  = \i__payload$90 [184];
  assign \i__payload$90.vtx[1]  = \i__payload$90 [369:185];
  assign \i__payload$90.vtx[1].position_ndc  = \i__payload$90 [238:185];
  assign \i__payload$90.vtx[1].color  = \i__payload$90 [368:265];
  assign \i__payload$90.vtx[1].front_facing  = \i__payload$90 [369];
  assign \i__payload$90.vtx[2]  = \i__payload$90 [554:370];
  assign \i__payload$90.vtx[2].position_ndc  = \i__payload$90 [423:370];
  assign \i__payload$90.vtx[2].color  = \i__payload$90 [553:450];
  assign \i__payload$90.vtx[2].front_facing  = \i__payload$90 [554];
  assign \i__payload$90.screen_x  = \i__payload$90 [602:555];
  assign \i__payload$90.screen_y  = \i__payload$90 [650:603];
  assign \i__payload$90.min_x  = \i__payload$90 [720:709];
  assign \i__payload$90.min_y  = \i__payload$90 [732:721];
  assign \i__payload$90.max_x  = \i__payload$90 [744:733];
  assign \i__payload$90.max_y  = \i__payload$90 [756:745];
  assign \i__payload$90.front_facing  = \i__payload$90 [757];
  assign \o__payload$97.color  = \w_data$96 [89:18];
  assign \o__payload$97.coord_pos  = \w_data$96 [109:90];
  assign \o__payload$97.coord_pos[0]  = \w_data$96 [99:90];
  assign \o__payload$97.coord_pos[1]  = \w_data$96 [109:100];
  assign \o__payload$97.front_facing  = \w_data$96 [110];
  assign \i__payload$102.color  = \i__payload$102 [89:18];
  assign \i__payload$102.coord_pos  = \i__payload$102 [109:90];
  assign \i__payload$102.coord_pos[0]  = \i__payload$102 [99:90];
  assign \i__payload$102.coord_pos[1]  = \i__payload$102 [109:100];
  assign \i__payload$102.front_facing  = \i__payload$102 [110];
  assign \o__payload$109.color  = \i__payload$102 [89:18];
  assign \o__payload$109.coord_pos  = \i__payload$102 [109:90];
  assign \o__payload$109.coord_pos[0]  = \i__payload$102 [99:90];
  assign \o__payload$109.coord_pos[1]  = \i__payload$102 [109:100];
  assign \o__payload$109.front_facing  = \i__payload$102 [110];
  assign \i__payload$114.color  = \i__payload$114 [89:18];
  assign \i__payload$114.coord_pos  = \i__payload$114 [109:90];
  assign \i__payload$114.coord_pos[0]  = \i__payload$114 [99:90];
  assign \i__payload$114.coord_pos[1]  = \i__payload$114 [109:100];
  assign \i__payload$114.front_facing  = \i__payload$114 [110];
  assign \o__payload$121.color  = \w_data$120 [89:18];
  assign \o__payload$121.coord_pos  = \w_data$120 [109:90];
  assign \o__payload$121.coord_pos[0]  = \w_data$120 [99:90];
  assign \o__payload$121.coord_pos[1]  = \w_data$120 [109:100];
  assign \o__payload$121.front_facing  = \w_data$120 [110];
  assign \i__payload$126.color  = \i__payload$126 [89:18];
  assign \i__payload$126.coord_pos  = \i__payload$126 [109:90];
  assign \i__payload$126.coord_pos[0]  = \i__payload$126 [99:90];
  assign \i__payload$126.coord_pos[1]  = \i__payload$126 [109:100];
  assign \i__payload$126.front_facing  = \i__payload$126 [110];
  assign \c_pos.mode  = c_pos[0];
  assign \c_pos.info  = c_pos[128:1];
  assign \c_pos.info.constant_value  = c_pos[128:1];
  assign \c_pos.info.per_vertex  = c_pos[96:1];
  assign \c_pos.info.per_vertex.address  = c_pos[32:1];
  assign \c_pos.info.per_vertex.stride  = c_pos[48:33];
  assign \c_pos.info.per_vertex._pad0  = c_pos[64:49];
  assign \c_pos.info.per_vertex._pad1  = c_pos[96:65];
  assign \c_pos$247.mode  = c_pos[0];
  assign \c_pos$247.info  = c_pos[128:1];
  assign \c_pos$247.info.constant_value  = c_pos[128:1];
  assign \c_pos$247.info.per_vertex  = c_pos[96:1];
  assign \c_pos$247.info.per_vertex.address  = c_pos[32:1];
  assign \c_pos$247.info.per_vertex.stride  = c_pos[48:33];
  assign \c_pos$247.info.per_vertex._pad0  = c_pos[64:49];
  assign \c_pos$247.info.per_vertex._pad1  = c_pos[96:65];
  assign \c_norm.mode  = c_norm[0];
  assign \c_norm.info  = c_norm[128:1];
  assign \c_norm.info.constant_value  = c_norm[128:1];
  assign \c_norm.info.per_vertex  = c_norm[96:1];
  assign \c_norm.info.per_vertex.address  = c_norm[32:1];
  assign \c_norm.info.per_vertex.stride  = c_norm[48:33];
  assign \c_norm.info.per_vertex._pad0  = c_norm[64:49];
  assign \c_norm.info.per_vertex._pad1  = c_norm[96:65];
  assign \c_norm$249.mode  = c_norm[0];
  assign \c_norm$249.info  = c_norm[128:1];
  assign \c_norm$249.info.constant_value  = c_norm[128:1];
  assign \c_norm$249.info.per_vertex  = c_norm[96:1];
  assign \c_norm$249.info.per_vertex.address  = c_norm[32:1];
  assign \c_norm$249.info.per_vertex.stride  = c_norm[48:33];
  assign \c_norm$249.info.per_vertex._pad0  = c_norm[64:49];
  assign \c_norm$249.info.per_vertex._pad1  = c_norm[96:65];
  assign \c_col.mode  = c_col[0];
  assign \c_col.info  = c_col[128:1];
  assign \c_col.info.constant_value  = c_col[128:1];
  assign \c_col.info.per_vertex  = c_col[96:1];
  assign \c_col.info.per_vertex.address  = c_col[32:1];
  assign \c_col.info.per_vertex.stride  = c_col[48:33];
  assign \c_col.info.per_vertex._pad0  = c_col[64:49];
  assign \c_col.info.per_vertex._pad1  = c_col[96:65];
  assign \c_col$251.mode  = c_col[0];
  assign \c_col$251.info  = c_col[128:1];
  assign \c_col$251.info.constant_value  = c_col[128:1];
  assign \c_col$251.info.per_vertex  = c_col[96:1];
  assign \c_col$251.info.per_vertex.address  = c_col[32:1];
  assign \c_col$251.info.per_vertex.stride  = c_col[48:33];
  assign \c_col$251.info.per_vertex._pad0  = c_col[64:49];
  assign \c_col$251.info.per_vertex._pad1  = c_col[96:65];
  assign \enabled.normal  = enabled;
  assign \vt_enabled.normal  = enabled;
  assign \material.ambient  = material[95:0];
  assign \material.diffuse  = material[191:96];
  assign \material.specular  = material[287:192];
  assign \material.shininess  = material[319:288];
  assign \material$261.ambient  = material[95:0];
  assign \material$261.diffuse  = material[191:96];
  assign \material$261.specular  = material[287:192];
  assign \material$261.shininess  = material[319:288];
  assign \lights__0.position  = lights__0[127:0];
  assign \lights__0.ambient  = lights__0[223:128];
  assign \lights__0.diffuse  = lights__0[319:224];
  assign \lights__0.specular  = lights__0[415:320];
  assign \lights__0$263.position  = lights__0[127:0];
  assign \lights__0$263.ambient  = lights__0[223:128];
  assign \lights__0$263.diffuse  = lights__0[319:224];
  assign \lights__0$263.specular  = lights__0[415:320];
  assign \pa_conf.type  = pa_conf[1:0];
  assign \pa_conf.cull  = pa_conf[3:2];
  assign \pa_conf.winding  = pa_conf[4];
  assign \fb_info.width  = fb_info[9:0];
  assign \fb_info.height  = fb_info[19:10];
  assign \fb_info.scissor_offset_x  = fb_info[147:116];
  assign \fb_info.scissor_offset_y  = fb_info[179:148];
  assign \fb_info.scissor_width  = fb_info[211:180];
  assign \fb_info.scissor_height  = fb_info[243:212];
  assign \fb_info.color_address  = fb_info[275:244];
  assign \fb_info.color_pitch  = fb_info[291:276];
  assign \fb_info.depthstencil_address  = fb_info[323:292];
  assign \fb_info.depthstencil_pitch  = fb_info[339:324];
  assign \fb_info$267.width  = fb_info[9:0];
  assign \fb_info$267.height  = fb_info[19:10];
  assign \fb_info$267.scissor_offset_x  = fb_info[147:116];
  assign \fb_info$267.scissor_offset_y  = fb_info[179:148];
  assign \fb_info$267.scissor_width  = fb_info[211:180];
  assign \fb_info$267.scissor_height  = fb_info[243:212];
  assign \fb_info$267.color_address  = fb_info[275:244];
  assign \fb_info$267.color_pitch  = fb_info[291:276];
  assign \fb_info$267.depthstencil_address  = fb_info[323:292];
  assign \fb_info$267.depthstencil_pitch  = fb_info[339:324];
  assign \pa_conf$268.type  = pa_conf[1:0];
  assign \pa_conf$268.cull  = pa_conf[3:2];
  assign \pa_conf$268.winding  = pa_conf[4];
  assign \fb_info$269.width  = \fb_info$269 [9:0];
  assign \fb_info$269.height  = \fb_info$269 [19:10];
  assign \fb_info$269.scissor_offset_x  = \fb_info$269 [147:116];
  assign \fb_info$269.scissor_offset_y  = \fb_info$269 [179:148];
  assign \fb_info$269.scissor_width  = \fb_info$269 [211:180];
  assign \fb_info$269.scissor_height  = \fb_info$269 [243:212];
  assign \fb_info$269.color_address  = \fb_info$269 [275:244];
  assign \fb_info$269.color_pitch  = \fb_info$269 [291:276];
  assign \fb_info$269.depthstencil_address  = \fb_info$269 [323:292];
  assign \fb_info$269.depthstencil_pitch  = \fb_info$269 [339:324];
  assign \fb_info_pix.width  = \fb_info$269 [9:0];
  assign \fb_info_pix.height  = \fb_info$269 [19:10];
  assign \fb_info_pix.scissor_offset_x  = \fb_info$269 [147:116];
  assign \fb_info_pix.scissor_offset_y  = \fb_info$269 [179:148];
  assign \fb_info_pix.scissor_width  = \fb_info$269 [211:180];
  assign \fb_info_pix.scissor_height  = \fb_info$269 [243:212];
  assign \fb_info_pix.color_address  = \fb_info$269 [275:244];
  assign \fb_info_pix.color_pitch  = \fb_info$269 [291:276];
  assign \fb_info_pix.depthstencil_address  = \fb_info$269 [323:292];
  assign \fb_info_pix.depthstencil_pitch  = \fb_info$269 [339:324];
  assign \fb_info$271.width  = \fb_info$269 [9:0];
  assign \fb_info$271.height  = \fb_info$269 [19:10];
  assign \fb_info$271.scissor_offset_x  = \fb_info$269 [147:116];
  assign \fb_info$271.scissor_offset_y  = \fb_info$269 [179:148];
  assign \fb_info$271.scissor_width  = \fb_info$269 [211:180];
  assign \fb_info$271.scissor_height  = \fb_info$269 [243:212];
  assign \fb_info$271.color_address  = \fb_info$269 [275:244];
  assign \fb_info$271.color_pitch  = \fb_info$269 [291:276];
  assign \fb_info$271.depthstencil_address  = \fb_info$269 [323:292];
  assign \fb_info$271.depthstencil_pitch  = \fb_info$269 [339:324];
  assign \fb_info$272.width  = \fb_info$269 [9:0];
  assign \fb_info$272.height  = \fb_info$269 [19:10];
  assign \fb_info$272.scissor_offset_x  = \fb_info$269 [147:116];
  assign \fb_info$272.scissor_offset_y  = \fb_info$269 [179:148];
  assign \fb_info$272.scissor_width  = \fb_info$269 [211:180];
  assign \fb_info$272.scissor_height  = \fb_info$269 [243:212];
  assign \fb_info$272.color_address  = \fb_info$269 [275:244];
  assign \fb_info$272.color_pitch  = \fb_info$269 [291:276];
  assign \fb_info$272.depthstencil_address  = \fb_info$269 [323:292];
  assign \fb_info$272.depthstencil_pitch  = \fb_info$269 [339:324];
  assign \stencil_conf_front.compare_op  = stencil_conf_front[2:0];
  assign \stencil_conf_front.pass_op  = stencil_conf_front[5:3];
  assign \stencil_conf_front.fail_op  = stencil_conf_front[8:6];
  assign \stencil_conf_front.depth_fail_op  = stencil_conf_front[11:9];
  assign \stencil_conf_front._1  = stencil_conf_front[15:12];
  assign \stencil_conf_front.reference  = stencil_conf_front[23:16];
  assign \stencil_conf_front.mask  = stencil_conf_front[31:24];
  assign \stencil_conf_front.write_mask  = stencil_conf_front[39:32];
  assign \stencil_conf_front$278.compare_op  = \stencil_conf_front$278 [2:0];
  assign \stencil_conf_front$278.pass_op  = \stencil_conf_front$278 [5:3];
  assign \stencil_conf_front$278.fail_op  = \stencil_conf_front$278 [8:6];
  assign \stencil_conf_front$278.depth_fail_op  = \stencil_conf_front$278 [11:9];
  assign \stencil_conf_front$278._1  = \stencil_conf_front$278 [15:12];
  assign \stencil_conf_front$278.reference  = \stencil_conf_front$278 [23:16];
  assign \stencil_conf_front$278.mask  = \stencil_conf_front$278 [31:24];
  assign \stencil_conf_front$278.write_mask  = \stencil_conf_front$278 [39:32];
  assign \stencil_conf_back.compare_op  = stencil_conf_back[2:0];
  assign \stencil_conf_back.pass_op  = stencil_conf_back[5:3];
  assign \stencil_conf_back.fail_op  = stencil_conf_back[8:6];
  assign \stencil_conf_back.depth_fail_op  = stencil_conf_back[11:9];
  assign \stencil_conf_back._1  = stencil_conf_back[15:12];
  assign \stencil_conf_back.reference  = stencil_conf_back[23:16];
  assign \stencil_conf_back.mask  = stencil_conf_back[31:24];
  assign \stencil_conf_back.write_mask  = stencil_conf_back[39:32];
  assign \stencil_conf_back$280.compare_op  = \stencil_conf_back$280 [2:0];
  assign \stencil_conf_back$280.pass_op  = \stencil_conf_back$280 [5:3];
  assign \stencil_conf_back$280.fail_op  = \stencil_conf_back$280 [8:6];
  assign \stencil_conf_back$280.depth_fail_op  = \stencil_conf_back$280 [11:9];
  assign \stencil_conf_back$280._1  = \stencil_conf_back$280 [15:12];
  assign \stencil_conf_back$280.reference  = \stencil_conf_back$280 [23:16];
  assign \stencil_conf_back$280.mask  = \stencil_conf_back$280 [31:24];
  assign \stencil_conf_back$280.write_mask  = \stencil_conf_back$280 [39:32];
  assign \depth_conf.test_enabled  = depth_conf[0];
  assign \depth_conf.write_enabled  = depth_conf[1];
  assign \depth_conf.compare_op  = depth_conf[4:2];
  assign \depth_conf._1  = depth_conf[7:5];
  assign \depth_conf$282.test_enabled  = \depth_conf$282 [0];
  assign \depth_conf$282.write_enabled  = \depth_conf$282 [1];
  assign \depth_conf$282.compare_op  = \depth_conf$282 [4:2];
  assign \depth_conf$282._1  = \depth_conf$282 [7:5];
  assign \blend_conf.src_factor  = blend_conf[3:0];
  assign \blend_conf.dst_factor  = blend_conf[7:4];
  assign \blend_conf.src_a_factor  = blend_conf[11:8];
  assign \blend_conf.dst_a_factor  = blend_conf[15:12];
  assign \blend_conf.enabled  = blend_conf[16];
  assign \blend_conf.blend_op  = blend_conf[19:17];
  assign \blend_conf.blend_a_op  = blend_conf[22:20];
  assign \blend_conf._1  = blend_conf[23];
  assign \blend_conf.color_write_mask  = blend_conf[27:24];
  assign \blend_conf._2  = blend_conf[31:28];
  assign \conf.src_factor  = conf[3:0];
  assign \conf.dst_factor  = conf[7:4];
  assign \conf.src_a_factor  = conf[11:8];
  assign \conf.dst_a_factor  = conf[15:12];
  assign \conf.enabled  = conf[16];
  assign \conf.blend_op  = conf[19:17];
  assign \conf.blend_a_op  = conf[22:20];
  assign \conf._1  = conf[23];
  assign \conf.color_write_mask  = conf[27:24];
  assign \conf._2  = conf[31:28];
  assign \$36  = \$35 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:30" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.clip (rst, \i__payload$58 , o__ready, prim_type, ready, \i__ready$15 , o__payload, o__valid, \i__valid$57 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$52  = 0;
  wire [51:0] \$1 ;
  wire \$10 ;
  wire [4:0] \$100 ;
  wire [26:0] \$1000 ;
  wire \$1001 ;
  wire [25:0] \$1002 ;
  wire \$1003 ;
  wire [25:0] \$1004 ;
  wire \$1005 ;
  wire \$1006 ;
  wire [25:0] \$1007 ;
  wire [26:0] \$1008 ;
  wire [25:0] \$1009 ;
  wire [4:0] \$101 ;
  wire [26:0] \$1010 ;
  wire [25:0] \$1011 ;
  wire \$1012 ;
  wire [25:0] \$1013 ;
  wire \$1014 ;
  wire \$1015 ;
  wire [25:0] \$1016 ;
  wire [26:0] \$1017 ;
  wire [25:0] \$1018 ;
  wire [26:0] \$1019 ;
  reg [25:0] \$102 ;
  wire [27:0] \$1020 ;
  wire [27:0] \$1021 ;
  wire [25:0] \$1022 ;
  wire \$1023 ;
  wire [25:0] \$1024 ;
  wire \$1025 ;
  wire \$1026 ;
  wire [42:0] \$1027 ;
  wire [42:0] \$1028 ;
  wire [42:0] \$1029 ;
  reg [25:0] \$103 ;
  wire [17:0] \$1030 ;
  wire [42:0] \$1031 ;
  wire [42:0] \$1032 ;
  wire [42:0] \$1033 ;
  wire [17:0] \$1034 ;
  wire \$1035 ;
  wire [15:0] \$1036 ;
  wire [25:0] \$1037 ;
  wire \$1038 ;
  wire [25:0] \$1039 ;
  wire [26:0] \$104 ;
  wire \$1040 ;
  wire \$1041 ;
  wire [25:0] \$1042 ;
  wire [26:0] \$1043 ;
  wire [25:0] \$1044 ;
  wire [26:0] \$1045 ;
  wire \$1046 ;
  wire [25:0] \$1047 ;
  wire \$1048 ;
  wire [25:0] \$1049 ;
  reg [25:0] \$105 ;
  wire \$1050 ;
  wire \$1051 ;
  wire [25:0] \$1052 ;
  wire [26:0] \$1053 ;
  wire [25:0] \$1054 ;
  wire [26:0] \$1055 ;
  wire [25:0] \$1056 ;
  wire \$1057 ;
  wire [25:0] \$1058 ;
  wire \$1059 ;
  reg [25:0] \$106 ;
  wire \$1060 ;
  wire [25:0] \$1061 ;
  wire [26:0] \$1062 ;
  wire [25:0] \$1063 ;
  wire [26:0] \$1064 ;
  wire [27:0] \$1065 ;
  wire [27:0] \$1066 ;
  wire [25:0] \$1067 ;
  wire \$1068 ;
  wire [25:0] \$1069 ;
  reg [25:0] \$107 ;
  wire \$1070 ;
  wire \$1071 ;
  wire [42:0] \$1072 ;
  wire [42:0] \$1073 ;
  wire [42:0] \$1074 ;
  wire [17:0] \$1075 ;
  wire [42:0] \$1076 ;
  wire [42:0] \$1077 ;
  wire [42:0] \$1078 ;
  wire [17:0] \$1079 ;
  reg [25:0] \$108 ;
  wire \$1080 ;
  wire [15:0] \$1081 ;
  wire [25:0] \$1082 ;
  wire \$1083 ;
  wire [25:0] \$1084 ;
  wire \$1085 ;
  wire \$1086 ;
  wire [25:0] \$1087 ;
  wire [26:0] \$1088 ;
  wire [25:0] \$1089 ;
  reg [25:0] \$109 ;
  wire [26:0] \$1090 ;
  wire \$1091 ;
  wire [25:0] \$1092 ;
  wire \$1093 ;
  wire [25:0] \$1094 ;
  wire \$1095 ;
  wire \$1096 ;
  wire [25:0] \$1097 ;
  wire [26:0] \$1098 ;
  wire [25:0] \$1099 ;
  wire [26:0] \$11 ;
  reg [25:0] \$110 ;
  wire [26:0] \$1100 ;
  wire [25:0] \$1101 ;
  wire \$1102 ;
  wire [25:0] \$1103 ;
  wire \$1104 ;
  wire \$1105 ;
  wire [25:0] \$1106 ;
  wire [26:0] \$1107 ;
  wire [25:0] \$1108 ;
  wire [26:0] \$1109 ;
  wire [26:0] \$111 ;
  wire [27:0] \$1110 ;
  wire [27:0] \$1111 ;
  wire [25:0] \$1112 ;
  wire \$1113 ;
  wire [25:0] \$1114 ;
  wire \$1115 ;
  wire \$1116 ;
  wire [42:0] \$1117 ;
  wire [42:0] \$1118 ;
  wire [42:0] \$1119 ;
  reg [3:0] \$112 ;
  wire [17:0] \$1120 ;
  wire [42:0] \$1121 ;
  wire [42:0] \$1122 ;
  wire [42:0] \$1123 ;
  wire [17:0] \$1124 ;
  wire \$1125 ;
  wire [15:0] \$1126 ;
  wire [25:0] \$1127 ;
  wire \$1128 ;
  wire [25:0] \$1129 ;
  wire [4:0] \$113 ;
  wire \$1130 ;
  wire \$1131 ;
  wire [25:0] \$1132 ;
  wire [26:0] \$1133 ;
  wire [25:0] \$1134 ;
  wire [26:0] \$1135 ;
  wire \$1136 ;
  wire [25:0] \$1137 ;
  wire \$1138 ;
  wire [25:0] \$1139 ;
  wire \$114 ;
  wire \$1140 ;
  wire \$1141 ;
  wire [25:0] \$1142 ;
  wire [26:0] \$1143 ;
  wire [25:0] \$1144 ;
  wire [26:0] \$1145 ;
  wire [25:0] \$1146 ;
  wire \$1147 ;
  wire [25:0] \$1148 ;
  wire \$1149 ;
  wire [4:0] \$115 ;
  wire \$1150 ;
  wire [25:0] \$1151 ;
  wire [26:0] \$1152 ;
  wire [25:0] \$1153 ;
  wire [26:0] \$1154 ;
  wire [27:0] \$1155 ;
  wire [27:0] \$1156 ;
  wire [25:0] \$1157 ;
  wire \$1158 ;
  wire [25:0] \$1159 ;
  wire [4:0] \$116 ;
  wire \$1160 ;
  wire \$1161 ;
  wire [42:0] \$1162 ;
  wire [42:0] \$1163 ;
  wire [42:0] \$1164 ;
  wire [17:0] \$1165 ;
  wire [42:0] \$1166 ;
  wire [42:0] \$1167 ;
  wire [42:0] \$1168 ;
  wire [17:0] \$1169 ;
  reg [25:0] \$117 ;
  wire \$1170 ;
  wire [15:0] \$1171 ;
  wire [25:0] \$1172 ;
  wire \$1173 ;
  wire [25:0] \$1174 ;
  wire \$1175 ;
  wire \$1176 ;
  wire [25:0] \$1177 ;
  wire [26:0] \$1178 ;
  wire [25:0] \$1179 ;
  reg [3:0] \$118 ;
  wire [26:0] \$1180 ;
  wire \$1181 ;
  wire [25:0] \$1182 ;
  wire \$1183 ;
  wire [25:0] \$1184 ;
  wire \$1185 ;
  wire \$1186 ;
  wire [25:0] \$1187 ;
  wire [26:0] \$1188 ;
  wire [25:0] \$1189 ;
  wire [4:0] \$119 ;
  wire [26:0] \$1190 ;
  wire [25:0] \$1191 ;
  wire \$1192 ;
  wire [25:0] \$1193 ;
  wire \$1194 ;
  wire \$1195 ;
  wire [25:0] \$1196 ;
  wire [26:0] \$1197 ;
  wire [25:0] \$1198 ;
  wire [26:0] \$1199 ;
  wire \$12 ;
  wire \$120 ;
  wire [27:0] \$1200 ;
  wire [27:0] \$1201 ;
  wire [25:0] \$1202 ;
  wire \$1203 ;
  wire [25:0] \$1204 ;
  wire \$1205 ;
  wire \$1206 ;
  wire [42:0] \$1207 ;
  wire [42:0] \$1208 ;
  wire [42:0] \$1209 ;
  wire [4:0] \$121 ;
  wire [17:0] \$1210 ;
  wire [42:0] \$1211 ;
  wire [42:0] \$1212 ;
  wire [42:0] \$1213 ;
  wire [17:0] \$1214 ;
  wire \$1215 ;
  wire [15:0] \$1216 ;
  wire [25:0] \$1217 ;
  wire \$1218 ;
  wire [25:0] \$1219 ;
  wire [4:0] \$122 ;
  wire \$1220 ;
  wire \$1221 ;
  wire [25:0] \$1222 ;
  wire [26:0] \$1223 ;
  wire [25:0] \$1224 ;
  wire [26:0] \$1225 ;
  wire \$1226 ;
  wire [25:0] \$1227 ;
  wire \$1228 ;
  wire [25:0] \$1229 ;
  reg [25:0] \$123 ;
  wire \$1230 ;
  wire \$1231 ;
  wire [25:0] \$1232 ;
  wire [26:0] \$1233 ;
  wire [25:0] \$1234 ;
  wire [26:0] \$1235 ;
  wire [25:0] \$1236 ;
  wire \$1237 ;
  wire [25:0] \$1238 ;
  wire \$1239 ;
  reg [25:0] \$124 ;
  wire \$1240 ;
  wire [25:0] \$1241 ;
  wire [26:0] \$1242 ;
  wire [25:0] \$1243 ;
  wire [26:0] \$1244 ;
  wire [27:0] \$1245 ;
  wire [27:0] \$1246 ;
  wire [25:0] \$1247 ;
  wire \$1248 ;
  wire [25:0] \$1249 ;
  reg [3:0] \$125 ;
  wire \$1250 ;
  wire \$1251 ;
  wire [42:0] \$1252 ;
  wire [42:0] \$1253 ;
  wire [42:0] \$1254 ;
  wire [17:0] \$1255 ;
  wire [42:0] \$1256 ;
  wire [42:0] \$1257 ;
  wire [42:0] \$1258 ;
  wire [17:0] \$1259 ;
  wire [4:0] \$126 ;
  wire \$1260 ;
  wire [15:0] \$1261 ;
  wire [25:0] \$1262 ;
  wire \$1263 ;
  wire [25:0] \$1264 ;
  wire \$1265 ;
  wire \$1266 ;
  wire [25:0] \$1267 ;
  wire [26:0] \$1268 ;
  wire [25:0] \$1269 ;
  wire \$127 ;
  wire [26:0] \$1270 ;
  wire \$1271 ;
  wire [25:0] \$1272 ;
  wire \$1273 ;
  wire [25:0] \$1274 ;
  wire \$1275 ;
  wire \$1276 ;
  wire [25:0] \$1277 ;
  wire [26:0] \$1278 ;
  wire [25:0] \$1279 ;
  wire [4:0] \$128 ;
  wire [26:0] \$1280 ;
  wire [25:0] \$1281 ;
  wire \$1282 ;
  wire [25:0] \$1283 ;
  wire \$1284 ;
  wire \$1285 ;
  wire [25:0] \$1286 ;
  wire [26:0] \$1287 ;
  wire [25:0] \$1288 ;
  wire [26:0] \$1289 ;
  wire [4:0] \$129 ;
  wire [27:0] \$1290 ;
  wire [27:0] \$1291 ;
  wire [25:0] \$1292 ;
  wire \$1293 ;
  wire [25:0] \$1294 ;
  wire \$1295 ;
  wire \$1296 ;
  wire [42:0] \$1297 ;
  wire [42:0] \$1298 ;
  wire [42:0] \$1299 ;
  wire \$13 ;
  reg [25:0] \$130 ;
  wire [17:0] \$1300 ;
  wire [42:0] \$1301 ;
  wire [42:0] \$1302 ;
  wire [42:0] \$1303 ;
  wire [17:0] \$1304 ;
  wire \$1305 ;
  wire [15:0] \$1306 ;
  wire [25:0] \$1307 ;
  wire \$1308 ;
  wire [25:0] \$1309 ;
  reg [3:0] \$131 ;
  wire \$1310 ;
  wire \$1311 ;
  wire [25:0] \$1312 ;
  wire [26:0] \$1313 ;
  wire [25:0] \$1314 ;
  wire [26:0] \$1315 ;
  wire \$1316 ;
  wire [25:0] \$1317 ;
  wire \$1318 ;
  wire [25:0] \$1319 ;
  wire [4:0] \$132 ;
  wire \$1320 ;
  wire \$1321 ;
  wire [25:0] \$1322 ;
  wire [26:0] \$1323 ;
  wire [25:0] \$1324 ;
  wire [26:0] \$1325 ;
  wire [25:0] \$1326 ;
  wire \$1327 ;
  wire [25:0] \$1328 ;
  wire \$1329 ;
  wire \$133 ;
  wire \$1330 ;
  wire [25:0] \$1331 ;
  wire [26:0] \$1332 ;
  wire [25:0] \$1333 ;
  wire [26:0] \$1334 ;
  wire [27:0] \$1335 ;
  wire [27:0] \$1336 ;
  wire [25:0] \$1337 ;
  wire \$1338 ;
  wire [25:0] \$1339 ;
  wire [4:0] \$134 ;
  wire \$1340 ;
  wire \$1341 ;
  wire [42:0] \$1342 ;
  wire [42:0] \$1343 ;
  wire [42:0] \$1344 ;
  wire [17:0] \$1345 ;
  wire [42:0] \$1346 ;
  wire [42:0] \$1347 ;
  wire [42:0] \$1348 ;
  wire [17:0] \$1349 ;
  wire [4:0] \$135 ;
  wire \$1350 ;
  wire [15:0] \$1351 ;
  wire [25:0] \$1352 ;
  wire \$1353 ;
  wire [25:0] \$1354 ;
  wire \$1355 ;
  wire \$1356 ;
  wire [25:0] \$1357 ;
  wire [26:0] \$1358 ;
  wire [25:0] \$1359 ;
  reg [25:0] \$136 ;
  wire [26:0] \$1360 ;
  wire \$1361 ;
  wire [25:0] \$1362 ;
  wire \$1363 ;
  wire [25:0] \$1364 ;
  wire \$1365 ;
  wire \$1366 ;
  wire [25:0] \$1367 ;
  wire [26:0] \$1368 ;
  wire [25:0] \$1369 ;
  reg [25:0] \$137 ;
  wire [26:0] \$1370 ;
  wire [25:0] \$1371 ;
  wire \$1372 ;
  wire [25:0] \$1373 ;
  wire \$1374 ;
  wire \$1375 ;
  wire [25:0] \$1376 ;
  wire [26:0] \$1377 ;
  wire [25:0] \$1378 ;
  wire [26:0] \$1379 ;
  wire [26:0] \$138 ;
  wire [27:0] \$1380 ;
  wire [27:0] \$1381 ;
  wire [25:0] \$1382 ;
  wire \$1383 ;
  wire [25:0] \$1384 ;
  wire \$1385 ;
  wire \$1386 ;
  wire [42:0] \$1387 ;
  wire [42:0] \$1388 ;
  wire [42:0] \$1389 ;
  reg [25:0] \$139 ;
  wire [17:0] \$1390 ;
  wire [42:0] \$1391 ;
  wire [42:0] \$1392 ;
  wire [42:0] \$1393 ;
  wire [17:0] \$1394 ;
  wire \$1395 ;
  wire [15:0] \$1396 ;
  wire [25:0] \$1397 ;
  wire \$1398 ;
  wire [25:0] \$1399 ;
  wire [26:0] \$14 ;
  reg [25:0] \$140 ;
  wire \$1400 ;
  wire \$1401 ;
  wire [25:0] \$1402 ;
  wire [26:0] \$1403 ;
  wire [25:0] \$1404 ;
  wire [26:0] \$1405 ;
  wire \$1406 ;
  wire [25:0] \$1407 ;
  wire \$1408 ;
  wire [25:0] \$1409 ;
  reg [25:0] \$141 ;
  wire \$1410 ;
  wire \$1411 ;
  wire [25:0] \$1412 ;
  wire [26:0] \$1413 ;
  wire [25:0] \$1414 ;
  wire [26:0] \$1415 ;
  wire [25:0] \$1416 ;
  wire \$1417 ;
  wire [25:0] \$1418 ;
  wire \$1419 ;
  reg [25:0] \$142 ;
  wire \$1420 ;
  wire [25:0] \$1421 ;
  wire [26:0] \$1422 ;
  wire [25:0] \$1423 ;
  wire [26:0] \$1424 ;
  wire [27:0] \$1425 ;
  wire [27:0] \$1426 ;
  wire [25:0] \$1427 ;
  wire \$1428 ;
  wire [25:0] \$1429 ;
  reg [25:0] \$143 ;
  wire \$1430 ;
  wire \$1431 ;
  wire [42:0] \$1432 ;
  wire [42:0] \$1433 ;
  wire [42:0] \$1434 ;
  wire [17:0] \$1435 ;
  wire [42:0] \$1436 ;
  wire [42:0] \$1437 ;
  wire [42:0] \$1438 ;
  wire [17:0] \$1439 ;
  reg [25:0] \$144 ;
  wire \$1440 ;
  wire [15:0] \$1441 ;
  wire [25:0] \$1442 ;
  wire \$1443 ;
  wire [25:0] \$1444 ;
  wire \$1445 ;
  wire \$1446 ;
  wire [25:0] \$1447 ;
  wire [26:0] \$1448 ;
  wire [25:0] \$1449 ;
  wire [26:0] \$145 ;
  wire [26:0] \$1450 ;
  wire \$1451 ;
  wire [25:0] \$1452 ;
  wire \$1453 ;
  wire [25:0] \$1454 ;
  wire \$1455 ;
  wire \$1456 ;
  wire [25:0] \$1457 ;
  wire [26:0] \$1458 ;
  wire [25:0] \$1459 ;
  reg [3:0] \$146 ;
  wire [26:0] \$1460 ;
  wire [25:0] \$1461 ;
  wire \$1462 ;
  wire [25:0] \$1463 ;
  wire \$1464 ;
  wire \$1465 ;
  wire [25:0] \$1466 ;
  wire [26:0] \$1467 ;
  wire [25:0] \$1468 ;
  wire [26:0] \$1469 ;
  wire [4:0] \$147 ;
  wire [27:0] \$1470 ;
  wire [27:0] \$1471 ;
  wire [25:0] \$1472 ;
  wire \$1473 ;
  wire [25:0] \$1474 ;
  wire \$1475 ;
  wire \$1476 ;
  wire [42:0] \$1477 ;
  wire [42:0] \$1478 ;
  wire [42:0] \$1479 ;
  wire \$148 ;
  wire [17:0] \$1480 ;
  wire [42:0] \$1481 ;
  wire [42:0] \$1482 ;
  wire [42:0] \$1483 ;
  wire [17:0] \$1484 ;
  wire \$1485 ;
  wire [15:0] \$1486 ;
  wire [25:0] \$1487 ;
  wire \$1488 ;
  wire [25:0] \$1489 ;
  wire [4:0] \$149 ;
  wire \$1490 ;
  wire \$1491 ;
  wire [25:0] \$1492 ;
  wire [26:0] \$1493 ;
  wire [25:0] \$1494 ;
  wire [26:0] \$1495 ;
  wire \$1496 ;
  wire [25:0] \$1497 ;
  wire \$1498 ;
  wire [25:0] \$1499 ;
  wire \$15 ;
  wire [4:0] \$150 ;
  wire \$1500 ;
  wire \$1501 ;
  wire [25:0] \$1502 ;
  wire [26:0] \$1503 ;
  wire [25:0] \$1504 ;
  wire [26:0] \$1505 ;
  wire [25:0] \$1506 ;
  wire \$1507 ;
  wire [25:0] \$1508 ;
  wire \$1509 ;
  reg [25:0] \$151 ;
  wire \$1510 ;
  wire [25:0] \$1511 ;
  wire [26:0] \$1512 ;
  wire [25:0] \$1513 ;
  wire [26:0] \$1514 ;
  wire [27:0] \$1515 ;
  wire [27:0] \$1516 ;
  wire [25:0] \$1517 ;
  wire \$1518 ;
  wire [25:0] \$1519 ;
  reg [3:0] \$152 ;
  wire \$1520 ;
  wire \$1521 ;
  wire [42:0] \$1522 ;
  wire [42:0] \$1523 ;
  wire [42:0] \$1524 ;
  wire [17:0] \$1525 ;
  wire [42:0] \$1526 ;
  wire [42:0] \$1527 ;
  wire [42:0] \$1528 ;
  wire [17:0] \$1529 ;
  wire [4:0] \$153 ;
  reg \$1530 ;
  wire [5:0] \$1531 ;
  wire [5:0] \$1532 ;
  wire \$1533 ;
  wire [5:0] \$1534 ;
  wire [5:0] \$1535 ;
  wire \$1536 ;
  reg \$1537 ;
  reg \$1538 ;
  wire \$1539 ;
  wire \$154 ;
  reg \$1540 ;
  wire \$1541 ;
  reg [3:0] \$1542 ;
  reg [3:0] \$1543 ;
  wire \$1544 ;
  wire \$1545 ;
  wire \$1546 ;
  reg \$1547 ;
  reg [3:0] \$1548 ;
  wire [4:0] \$1549 ;
  wire [4:0] \$155 ;
  wire \$1550 ;
  wire [4:0] \$1551 ;
  wire [4:0] \$1552 ;
  reg [3:0] \$1553 ;
  reg \$1554 ;
  reg [25:0] \$1555 ;
  reg [25:0] \$1556 ;
  reg [25:0] \$1557 ;
  reg [25:0] \$1558 ;
  reg [25:0] \$1559 ;
  wire [4:0] \$156 ;
  reg [25:0] \$1560 ;
  reg [25:0] \$1561 ;
  reg [25:0] \$1562 ;
  reg [25:0] \$1563 ;
  reg [25:0] \$1564 ;
  reg [25:0] \$1565 ;
  reg [25:0] \$1566 ;
  reg [3:0] \$1567 ;
  wire [4:0] \$1568 ;
  wire \$1569 ;
  reg [25:0] \$157 ;
  wire [4:0] \$1570 ;
  wire [4:0] \$1571 ;
  reg [25:0] \$1572 ;
  reg [3:0] \$1573 ;
  wire [4:0] \$1574 ;
  wire \$1575 ;
  wire [4:0] \$1576 ;
  wire [4:0] \$1577 ;
  reg [25:0] \$1578 ;
  reg [25:0] \$1579 ;
  reg [25:0] \$158 ;
  reg [3:0] \$1580 ;
  wire [4:0] \$1581 ;
  wire \$1582 ;
  wire [4:0] \$1583 ;
  wire [4:0] \$1584 ;
  reg [25:0] \$1585 ;
  reg [3:0] \$1586 ;
  wire [4:0] \$1587 ;
  wire \$1588 ;
  wire [4:0] \$1589 ;
  reg [3:0] \$159 ;
  wire [4:0] \$1590 ;
  reg [25:0] \$1591 ;
  reg [25:0] \$1592 ;
  reg [3:0] \$1593 ;
  wire [4:0] \$1594 ;
  wire \$1595 ;
  wire [4:0] \$1596 ;
  wire [4:0] \$1597 ;
  reg [25:0] \$1598 ;
  reg [3:0] \$1599 ;
  wire \$16 ;
  wire [4:0] \$160 ;
  wire [4:0] \$1600 ;
  wire \$1601 ;
  wire [4:0] \$1602 ;
  wire [4:0] \$1603 ;
  reg [25:0] \$1604 ;
  reg [25:0] \$1605 ;
  reg [3:0] \$1606 ;
  wire [4:0] \$1607 ;
  wire \$1608 ;
  wire [4:0] \$1609 ;
  wire \$161 ;
  wire [4:0] \$1610 ;
  reg [25:0] \$1611 ;
  reg [3:0] \$1612 ;
  wire [4:0] \$1613 ;
  wire \$1614 ;
  wire [4:0] \$1615 ;
  wire [4:0] \$1616 ;
  reg [25:0] \$1617 ;
  reg [25:0] \$1618 ;
  reg \$1619 ;
  wire [4:0] \$162 ;
  wire \$1620 ;
  wire [15:0] \$1621 ;
  wire [25:0] \$1622 ;
  wire \$1623 ;
  wire [25:0] \$1624 ;
  wire \$1625 ;
  wire \$1626 ;
  wire [25:0] \$1627 ;
  wire [26:0] \$1628 ;
  wire [25:0] \$1629 ;
  wire [4:0] \$163 ;
  wire [26:0] \$1630 ;
  wire \$1631 ;
  wire [25:0] \$1632 ;
  wire \$1633 ;
  wire [25:0] \$1634 ;
  wire \$1635 ;
  wire \$1636 ;
  wire [25:0] \$1637 ;
  wire [26:0] \$1638 ;
  wire [25:0] \$1639 ;
  reg [25:0] \$164 ;
  wire [26:0] \$1640 ;
  wire [25:0] \$1641 ;
  wire \$1642 ;
  wire [25:0] \$1643 ;
  wire \$1644 ;
  wire \$1645 ;
  wire [25:0] \$1646 ;
  wire [26:0] \$1647 ;
  wire [25:0] \$1648 ;
  wire [26:0] \$1649 ;
  reg [3:0] \$165 ;
  wire [27:0] \$1650 ;
  wire [27:0] \$1651 ;
  wire [25:0] \$1652 ;
  wire \$1653 ;
  wire [25:0] \$1654 ;
  wire \$1655 ;
  wire \$1656 ;
  wire [42:0] \$1657 ;
  wire [42:0] \$1658 ;
  wire [42:0] \$1659 ;
  wire [4:0] \$166 ;
  wire [17:0] \$1660 ;
  wire [42:0] \$1661 ;
  wire [42:0] \$1662 ;
  wire [42:0] \$1663 ;
  wire [17:0] \$1664 ;
  wire \$1665 ;
  wire [15:0] \$1666 ;
  wire [25:0] \$1667 ;
  wire \$1668 ;
  wire [25:0] \$1669 ;
  wire \$167 ;
  wire \$1670 ;
  wire \$1671 ;
  wire [25:0] \$1672 ;
  wire [26:0] \$1673 ;
  wire [25:0] \$1674 ;
  wire [26:0] \$1675 ;
  wire \$1676 ;
  wire [25:0] \$1677 ;
  wire \$1678 ;
  wire [25:0] \$1679 ;
  wire [4:0] \$168 ;
  wire \$1680 ;
  wire \$1681 ;
  wire [25:0] \$1682 ;
  wire [26:0] \$1683 ;
  wire [25:0] \$1684 ;
  wire [26:0] \$1685 ;
  wire [25:0] \$1686 ;
  wire \$1687 ;
  wire [25:0] \$1688 ;
  wire \$1689 ;
  wire [4:0] \$169 ;
  wire \$1690 ;
  wire [25:0] \$1691 ;
  wire [26:0] \$1692 ;
  wire [25:0] \$1693 ;
  wire [26:0] \$1694 ;
  wire [27:0] \$1695 ;
  wire [27:0] \$1696 ;
  wire [25:0] \$1697 ;
  wire \$1698 ;
  wire [25:0] \$1699 ;
  wire [26:0] \$17 ;
  reg [25:0] \$170 ;
  wire \$1700 ;
  wire \$1701 ;
  wire [42:0] \$1702 ;
  wire [42:0] \$1703 ;
  wire [42:0] \$1704 ;
  wire [17:0] \$1705 ;
  wire [42:0] \$1706 ;
  wire [42:0] \$1707 ;
  wire [42:0] \$1708 ;
  wire [17:0] \$1709 ;
  reg [25:0] \$171 ;
  wire \$1710 ;
  wire \$1711 ;
  reg [3:0] \$1712 ;
  wire [4:0] \$1713 ;
  wire \$1714 ;
  wire [4:0] \$1715 ;
  wire [4:0] \$1716 ;
  wire \$1717 ;
  wire \$1718 ;
  wire \$1719 ;
  wire [26:0] \$172 ;
  wire \$1720 ;
  wire \$1721 ;
  wire \$1722 ;
  wire \$1723 ;
  wire \$1724 ;
  wire \$1725 ;
  wire \$1726 ;
  wire \$1727 ;
  reg [3:0] \$1728 ;
  wire [4:0] \$1729 ;
  reg [25:0] \$173 ;
  wire \$1730 ;
  wire [4:0] \$1731 ;
  wire [4:0] \$1732 ;
  reg [207:0] \$1733 ;
  reg [3:0] \$1734 ;
  wire [4:0] \$1735 ;
  wire \$1736 ;
  wire [4:0] \$1737 ;
  wire [4:0] \$1738 ;
  reg [207:0] \$1739 ;
  reg [25:0] \$174 ;
  reg [207:0] \$1740 ;
  wire \$1741 ;
  wire \$1742 ;
  reg [3:0] \$1743 ;
  wire \$1744 ;
  reg [3:0] \$1745 ;
  wire \$1746 ;
  reg [3:0] \$1747 ;
  wire [4:0] \$1748 ;
  wire \$1749 ;
  reg [25:0] \$175 ;
  reg [3:0] \$1750 ;
  wire [4:0] \$1751 ;
  wire \$1752 ;
  wire \$1753 ;
  wire \$1754 ;
  wire [3:0] \$1755 ;
  wire [4:0] \$1756 ;
  wire [26:0] \$1757 ;
  wire [26:0] \$1758 ;
  reg [3:0] \$1759 ;
  reg [25:0] \$176 ;
  wire [4:0] \$1760 ;
  wire \$1761 ;
  wire \$1762 ;
  wire \$1763 ;
  wire [3:0] \$1764 ;
  wire [4:0] \$1765 ;
  wire \$1766 ;
  wire \$1767 ;
  reg [3:0] \$1768 ;
  wire \$1769 ;
  reg [25:0] \$177 ;
  reg [25:0] \$1770 ;
  reg [25:0] \$1771 ;
  reg [25:0] \$1772 ;
  reg [25:0] \$1773 ;
  reg [25:0] \$1774 ;
  reg [25:0] \$1775 ;
  reg [25:0] \$1776 ;
  reg [25:0] \$1777 ;
  reg [25:0] \$1778 ;
  wire [26:0] \$1779 ;
  reg [25:0] \$178 ;
  reg [25:0] \$1780 ;
  reg [25:0] \$1781 ;
  reg [25:0] \$1782 ;
  reg [25:0] \$1783 ;
  reg [25:0] \$1784 ;
  reg [25:0] \$1785 ;
  reg [25:0] \$1786 ;
  reg [25:0] \$1787 ;
  reg [25:0] \$1788 ;
  wire [26:0] \$1789 ;
  wire [26:0] \$179 ;
  reg [25:0] \$1790 ;
  reg [25:0] \$1791 ;
  reg [25:0] \$1792 ;
  reg [25:0] \$1793 ;
  reg [25:0] \$1794 ;
  reg [25:0] \$1795 ;
  reg [25:0] \$1796 ;
  reg [25:0] \$1797 ;
  reg [25:0] \$1798 ;
  wire [26:0] \$1799 ;
  wire \$18 ;
  reg [3:0] \$180 ;
  reg [25:0] \$1800 ;
  reg [25:0] \$1801 ;
  reg [25:0] \$1802 ;
  reg [25:0] \$1803 ;
  reg [25:0] \$1804 ;
  reg [25:0] \$1805 ;
  reg [25:0] \$1806 ;
  reg [25:0] \$1807 ;
  reg [25:0] \$1808 ;
  wire [26:0] \$1809 ;
  wire [4:0] \$181 ;
  reg [25:0] \$1810 ;
  reg [25:0] \$1811 ;
  reg [25:0] \$1812 ;
  reg [25:0] \$1813 ;
  reg [25:0] \$1814 ;
  reg [25:0] \$1815 ;
  reg [25:0] \$1816 ;
  reg [25:0] \$1817 ;
  reg [25:0] \$1818 ;
  wire [26:0] \$1819 ;
  wire \$182 ;
  reg [25:0] \$1820 ;
  reg [25:0] \$1821 ;
  reg [25:0] \$1822 ;
  reg [25:0] \$1823 ;
  reg [25:0] \$1824 ;
  reg [25:0] \$1825 ;
  reg [25:0] \$1826 ;
  reg [25:0] \$1827 ;
  reg [25:0] \$1828 ;
  wire [26:0] \$1829 ;
  wire [4:0] \$183 ;
  reg [25:0] \$1830 ;
  reg [25:0] \$1831 ;
  reg [25:0] \$1832 ;
  reg [25:0] \$1833 ;
  reg [25:0] \$1834 ;
  reg [25:0] \$1835 ;
  reg [25:0] \$1836 ;
  reg [25:0] \$1837 ;
  reg [25:0] \$1838 ;
  wire [26:0] \$1839 ;
  wire [4:0] \$184 ;
  reg [25:0] \$1840 ;
  reg [25:0] \$1841 ;
  reg [25:0] \$1842 ;
  reg [25:0] \$1843 ;
  reg [25:0] \$1844 ;
  reg [25:0] \$1845 ;
  reg [25:0] \$1846 ;
  reg [25:0] \$1847 ;
  reg [25:0] \$1848 ;
  wire [26:0] \$1849 ;
  reg [25:0] \$185 ;
  wire \$1850 ;
  reg [207:0] \$1851 ;
  reg [207:0] \$1852 ;
  reg [207:0] \$1853 ;
  wire [4:0] \$1854 ;
  wire [4:0] \$1855 ;
  wire [4:0] \$1856 ;
  wire [4:0] \$1857 ;
  reg [3:0] \$1858 ;
  wire [4:0] \$1859 ;
  reg [3:0] \$186 ;
  wire \$1860 ;
  wire \$1861 ;
  wire [3:0] \$1862 ;
  wire [4:0] \$1863 ;
  wire [3:0] \$1864 ;
  reg \$1865 ;
  reg [3:0] \$1866 ;
  reg [3:0] \$1867 ;
  wire \$1868 ;
  reg [3:0] \$1869 ;
  wire [4:0] \$187 ;
  wire [4:0] \$1870 ;
  wire \$1871 ;
  wire [4:0] \$1872 ;
  reg [207:0] \$1873 ;
  reg [207:0] \$1874 ;
  reg [207:0] \$1875 ;
  reg [1:0] \$1876 ;
  reg [3:0] \$1877 ;
  reg [207:0] \$1878 ;
  reg [207:0] \$1879 ;
  wire \$188 ;
  reg [207:0] \$1880 ;
  reg [3:0] \$1881 ;
  reg [2:0] \$1882 ;
  reg \$1883 ;
  reg [3:0] \$1884 ;
  reg [3:0] \$1885 ;
  reg [3:0] \$1886 ;
  reg [3:0] \$1887 ;
  reg [207:0] \$1888 ;
  reg [207:0] \$1889 ;
  wire [4:0] \$189 ;
  reg [207:0] \$1890 ;
  reg [207:0] \$1891 ;
  reg [207:0] \$1892 ;
  reg [207:0] \$1893 ;
  reg [207:0] \$1894 ;
  reg [207:0] \$1895 ;
  reg [207:0] \$1896 ;
  reg [207:0] \$1897 ;
  reg [207:0] \$1898 ;
  reg [207:0] \$1899 ;
  wire \$19 ;
  wire [4:0] \$190 ;
  reg [207:0] \$1900 ;
  reg [207:0] \$1901 ;
  reg [207:0] \$1902 ;
  reg [25:0] \$1903 ;
  reg [25:0] \$1904 ;
  reg \$1905 ;
  reg [25:0] \$1906 ;
  reg \$1907 ;
  reg \$1908 ;
  reg [3:0] \$1909 ;
  reg [25:0] \$191 ;
  reg [25:0] \$1910 ;
  reg [25:0] \$1911 ;
  reg [25:0] \$1912 ;
  reg [2:0] \$1913 ;
  reg \$1914 ;
  reg [25:0] \$1915 ;
  reg [25:0] \$192 ;
  reg [3:0] \$193 ;
  wire [4:0] \$194 ;
  wire \$195 ;
  wire [4:0] \$196 ;
  wire [4:0] \$197 ;
  reg [25:0] \$198 ;
  reg [3:0] \$199 ;
  wire \$2 ;
  wire [26:0] \$20 ;
  wire [4:0] \$200 ;
  wire \$201 ;
  wire [4:0] \$202 ;
  wire [4:0] \$203 ;
  reg [25:0] \$204 ;
  reg [25:0] \$205 ;
  wire [26:0] \$206 ;
  reg [25:0] \$207 ;
  reg [25:0] \$208 ;
  reg [25:0] \$209 ;
  wire \$21 ;
  reg [25:0] \$210 ;
  reg [25:0] \$211 ;
  reg [25:0] \$212 ;
  wire [26:0] \$213 ;
  reg [3:0] \$214 ;
  wire [4:0] \$215 ;
  wire \$216 ;
  wire [4:0] \$217 ;
  wire [4:0] \$218 ;
  reg [25:0] \$219 ;
  wire \$22 ;
  reg [3:0] \$220 ;
  wire [4:0] \$221 ;
  wire [42:0] \$2218 ;
  wire \$222 ;
  wire \$2220 ;
  wire [42:0] \$2223 ;
  wire \$2225 ;
  wire [4:0] \$223 ;
  wire [42:0] \$2230 ;
  wire \$2232 ;
  wire [42:0] \$2235 ;
  wire \$2237 ;
  wire [4:0] \$224 ;
  reg [25:0] \$225 ;
  reg [25:0] \$226 ;
  reg [3:0] \$227 ;
  wire [42:0] \$2279 ;
  wire [4:0] \$228 ;
  wire \$2281 ;
  wire [42:0] \$2284 ;
  wire \$2286 ;
  wire \$229 ;
  wire [42:0] \$2291 ;
  wire \$2293 ;
  wire [42:0] \$2296 ;
  wire \$2298 ;
  wire [26:0] \$23 ;
  wire [4:0] \$230 ;
  wire [4:0] \$231 ;
  reg [25:0] \$232 ;
  reg [3:0] \$233 ;
  wire [4:0] \$234 ;
  wire [42:0] \$2340 ;
  wire \$2342 ;
  wire [42:0] \$2345 ;
  wire \$2347 ;
  wire \$235 ;
  wire [42:0] \$2352 ;
  wire \$2354 ;
  wire [42:0] \$2357 ;
  wire \$2359 ;
  wire [4:0] \$236 ;
  wire [4:0] \$237 ;
  reg [25:0] \$238 ;
  reg [25:0] \$239 ;
  wire \$24 ;
  wire [26:0] \$240 ;
  wire [42:0] \$2401 ;
  wire \$2403 ;
  wire [42:0] \$2406 ;
  wire \$2408 ;
  wire [26:0] \$241 ;
  wire [42:0] \$2413 ;
  wire \$2415 ;
  wire [42:0] \$2418 ;
  reg [207:0] \$242 ;
  wire \$2420 ;
  wire [4:0] \$243 ;
  reg [207:0] \$244 ;
  wire [4:0] \$245 ;
  reg [207:0] \$246 ;
  wire [42:0] \$2462 ;
  wire \$2464 ;
  wire [42:0] \$2467 ;
  wire \$2469 ;
  reg [207:0] \$247 ;
  wire [42:0] \$2474 ;
  wire \$2476 ;
  wire [42:0] \$2479 ;
  reg [207:0] \$248 ;
  wire \$2481 ;
  reg [207:0] \$249 ;
  wire \$25 ;
  reg [207:0] \$250 ;
  wire \$251 ;
  wire \$252 ;
  wire [42:0] \$2523 ;
  wire \$2525 ;
  wire [42:0] \$2528 ;
  wire \$253 ;
  wire \$2530 ;
  wire [42:0] \$2535 ;
  wire \$2537 ;
  wire \$254 ;
  wire [42:0] \$2540 ;
  wire \$2542 ;
  wire \$255 ;
  wire \$256 ;
  wire \$257 ;
  wire \$258 ;
  wire [42:0] \$2584 ;
  wire \$2586 ;
  wire [42:0] \$2589 ;
  wire \$259 ;
  wire \$2591 ;
  wire [42:0] \$2596 ;
  wire \$2598 ;
  wire [26:0] \$26 ;
  wire \$260 ;
  wire [42:0] \$2601 ;
  wire \$2603 ;
  wire \$261 ;
  wire \$262 ;
  wire \$263 ;
  reg \$264 ;
  wire [42:0] \$2645 ;
  wire \$2647 ;
  wire \$265 ;
  wire [42:0] \$2650 ;
  wire \$2652 ;
  wire [42:0] \$2657 ;
  wire \$2659 ;
  wire [15:0] \$266 ;
  wire [42:0] \$2662 ;
  wire \$2664 ;
  wire [25:0] \$267 ;
  wire \$268 ;
  wire [25:0] \$269 ;
  wire \$27 ;
  wire \$270 ;
  wire [42:0] \$2708 ;
  wire \$271 ;
  wire \$2710 ;
  wire [42:0] \$2713 ;
  wire \$2715 ;
  wire [25:0] \$272 ;
  wire [42:0] \$2720 ;
  wire \$2722 ;
  wire [42:0] \$2725 ;
  wire \$2727 ;
  wire [26:0] \$273 ;
  wire [25:0] \$274 ;
  wire [26:0] \$275 ;
  wire \$276 ;
  wire [42:0] \$2769 ;
  wire [25:0] \$277 ;
  wire \$2771 ;
  wire [42:0] \$2774 ;
  wire \$2776 ;
  wire \$278 ;
  wire [42:0] \$2781 ;
  wire \$2783 ;
  wire [42:0] \$2786 ;
  wire \$2788 ;
  wire [25:0] \$279 ;
  wire \$28 ;
  wire \$280 ;
  wire \$281 ;
  wire [25:0] \$282 ;
  wire [26:0] \$283 ;
  wire [42:0] \$2830 ;
  wire \$2832 ;
  wire [42:0] \$2835 ;
  wire \$2837 ;
  wire [25:0] \$284 ;
  wire [42:0] \$2842 ;
  wire \$2844 ;
  wire [42:0] \$2847 ;
  wire \$2849 ;
  wire [26:0] \$285 ;
  wire [25:0] \$286 ;
  wire \$287 ;
  wire [25:0] \$288 ;
  wire \$289 ;
  wire [42:0] \$2891 ;
  wire \$2893 ;
  wire [42:0] \$2896 ;
  wire \$2898 ;
  wire [26:0] \$29 ;
  wire \$290 ;
  wire [42:0] \$2903 ;
  wire \$2905 ;
  wire [42:0] \$2908 ;
  wire [25:0] \$291 ;
  wire \$2910 ;
  wire [26:0] \$292 ;
  wire [25:0] \$293 ;
  wire [26:0] \$294 ;
  wire [27:0] \$295 ;
  wire [42:0] \$2952 ;
  wire \$2954 ;
  wire [42:0] \$2957 ;
  wire \$2959 ;
  wire [27:0] \$296 ;
  wire [42:0] \$2964 ;
  wire \$2966 ;
  wire [42:0] \$2969 ;
  wire [25:0] \$297 ;
  wire \$2971 ;
  wire \$298 ;
  wire [25:0] \$299 ;
  wire \$3 ;
  wire \$30 ;
  wire \$300 ;
  wire \$301 ;
  wire [42:0] \$3013 ;
  wire \$3015 ;
  wire [42:0] \$3018 ;
  wire [42:0] \$302 ;
  wire \$3020 ;
  wire [42:0] \$3025 ;
  wire \$3027 ;
  wire [42:0] \$303 ;
  wire [42:0] \$3030 ;
  wire \$3032 ;
  wire [42:0] \$304 ;
  wire [17:0] \$305 ;
  wire [42:0] \$306 ;
  wire [42:0] \$307 ;
  wire [42:0] \$3074 ;
  wire \$3076 ;
  wire [42:0] \$3079 ;
  wire [42:0] \$308 ;
  wire \$3081 ;
  wire [42:0] \$3086 ;
  wire \$3088 ;
  wire [17:0] \$309 ;
  wire [42:0] \$3091 ;
  wire \$3093 ;
  wire [5:0] \$31 ;
  wire \$310 ;
  wire [15:0] \$311 ;
  wire [25:0] \$312 ;
  wire \$313 ;
  wire [42:0] \$3135 ;
  wire \$3137 ;
  wire [25:0] \$314 ;
  wire [42:0] \$3140 ;
  wire \$3142 ;
  wire [42:0] \$3147 ;
  wire \$3149 ;
  wire \$315 ;
  wire [42:0] \$3152 ;
  wire \$3154 ;
  wire \$316 ;
  wire [25:0] \$317 ;
  wire [26:0] \$318 ;
  wire [25:0] \$319 ;
  wire [5:0] \$32 ;
  wire [26:0] \$320 ;
  wire [42:0] \$3201 ;
  wire \$3203 ;
  wire [42:0] \$3206 ;
  wire \$3208 ;
  wire \$321 ;
  wire [42:0] \$3213 ;
  wire \$3215 ;
  wire [42:0] \$3218 ;
  wire [25:0] \$322 ;
  wire \$3220 ;
  wire \$323 ;
  wire [25:0] \$324 ;
  wire \$325 ;
  wire \$326 ;
  wire [42:0] \$3262 ;
  wire \$3264 ;
  wire [42:0] \$3267 ;
  wire \$3269 ;
  wire [25:0] \$327 ;
  wire [42:0] \$3274 ;
  wire \$3276 ;
  wire [42:0] \$3279 ;
  wire [26:0] \$328 ;
  wire \$3281 ;
  wire [25:0] \$329 ;
  wire \$33 ;
  wire [26:0] \$330 ;
  wire [25:0] \$331 ;
  wire \$332 ;
  wire [42:0] \$3323 ;
  wire \$3325 ;
  wire [42:0] \$3328 ;
  wire [25:0] \$333 ;
  wire \$3330 ;
  wire [42:0] \$3335 ;
  wire \$3337 ;
  wire \$334 ;
  wire [42:0] \$3340 ;
  wire \$3342 ;
  wire \$335 ;
  wire [25:0] \$336 ;
  wire [26:0] \$337 ;
  wire [25:0] \$338 ;
  wire [42:0] \$3384 ;
  wire \$3386 ;
  wire [42:0] \$3389 ;
  wire [26:0] \$339 ;
  wire \$3391 ;
  wire [42:0] \$3396 ;
  wire \$3398 ;
  wire [5:0] \$34 ;
  wire [27:0] \$340 ;
  wire [42:0] \$3401 ;
  wire \$3403 ;
  wire [27:0] \$341 ;
  wire [25:0] \$342 ;
  wire \$343 ;
  wire [25:0] \$344 ;
  wire [42:0] \$3445 ;
  wire \$3447 ;
  wire \$345 ;
  wire [42:0] \$3450 ;
  wire \$3452 ;
  wire [42:0] \$3457 ;
  wire \$3459 ;
  wire \$346 ;
  wire [42:0] \$3462 ;
  wire \$3464 ;
  wire [42:0] \$347 ;
  wire [42:0] \$348 ;
  wire [42:0] \$349 ;
  wire [5:0] \$35 ;
  wire [17:0] \$350 ;
  wire [42:0] \$3506 ;
  wire \$3508 ;
  wire [42:0] \$351 ;
  wire [42:0] \$3511 ;
  wire \$3513 ;
  wire [42:0] \$3518 ;
  wire [42:0] \$352 ;
  wire \$3520 ;
  wire [42:0] \$3523 ;
  wire \$3525 ;
  wire [42:0] \$353 ;
  wire [17:0] \$354 ;
  wire \$355 ;
  wire [15:0] \$356 ;
  wire [42:0] \$3567 ;
  wire \$3569 ;
  wire [25:0] \$357 ;
  wire [42:0] \$3572 ;
  wire \$3574 ;
  wire [42:0] \$3579 ;
  wire \$358 ;
  wire \$3581 ;
  wire [42:0] \$3584 ;
  wire \$3586 ;
  wire [25:0] \$359 ;
  wire \$36 ;
  wire \$360 ;
  wire \$361 ;
  wire [25:0] \$362 ;
  wire [42:0] \$3628 ;
  wire [26:0] \$363 ;
  wire \$3630 ;
  wire [42:0] \$3633 ;
  wire \$3635 ;
  wire [25:0] \$364 ;
  wire [42:0] \$3640 ;
  wire \$3642 ;
  wire [42:0] \$3645 ;
  wire \$3647 ;
  wire [26:0] \$365 ;
  wire \$366 ;
  wire [25:0] \$367 ;
  wire \$368 ;
  wire [42:0] \$3689 ;
  wire [25:0] \$369 ;
  wire \$3691 ;
  wire [42:0] \$3694 ;
  wire \$3696 ;
  reg [25:0] \$37 ;
  wire \$370 ;
  wire [42:0] \$3701 ;
  wire \$3703 ;
  wire [42:0] \$3706 ;
  wire \$3708 ;
  wire \$371 ;
  wire [25:0] \$372 ;
  wire [26:0] \$373 ;
  wire [25:0] \$374 ;
  wire [26:0] \$375 ;
  wire [42:0] \$3750 ;
  wire \$3752 ;
  wire [42:0] \$3755 ;
  wire \$3757 ;
  wire [25:0] \$376 ;
  wire [42:0] \$3762 ;
  wire \$3764 ;
  wire [42:0] \$3767 ;
  wire \$3769 ;
  wire \$377 ;
  wire [25:0] \$378 ;
  wire \$379 ;
  reg [25:0] \$38 ;
  wire \$380 ;
  wire [25:0] \$381 ;
  wire [42:0] \$3811 ;
  wire \$3813 ;
  wire [42:0] \$3816 ;
  wire \$3818 ;
  wire [26:0] \$382 ;
  wire [42:0] \$3823 ;
  wire \$3825 ;
  wire [42:0] \$3828 ;
  wire [25:0] \$383 ;
  wire \$3830 ;
  wire [26:0] \$384 ;
  wire [27:0] \$385 ;
  wire [27:0] \$386 ;
  wire [25:0] \$387 ;
  wire [42:0] \$3872 ;
  wire \$3874 ;
  wire [42:0] \$3877 ;
  wire \$3879 ;
  wire \$388 ;
  wire [42:0] \$3884 ;
  wire \$3886 ;
  wire [42:0] \$3889 ;
  wire [25:0] \$389 ;
  wire \$3891 ;
  reg [25:0] \$39 ;
  wire \$390 ;
  wire \$391 ;
  wire [42:0] \$392 ;
  wire [42:0] \$393 ;
  wire [42:0] \$394 ;
  wire [17:0] \$395 ;
  wire [42:0] \$396 ;
  wire [42:0] \$397 ;
  wire [42:0] \$398 ;
  wire [17:0] \$399 ;
  wire \$4 ;
  reg [25:0] \$40 ;
  wire \$400 ;
  wire [15:0] \$401 ;
  wire [25:0] \$402 ;
  wire \$403 ;
  wire [42:0] \$4030 ;
  wire \$4032 ;
  wire [42:0] \$4035 ;
  wire \$4037 ;
  wire [25:0] \$404 ;
  wire [42:0] \$4042 ;
  wire \$4044 ;
  wire [42:0] \$4047 ;
  wire \$4049 ;
  wire \$405 ;
  wire \$406 ;
  wire [25:0] \$407 ;
  wire [26:0] \$408 ;
  wire [25:0] \$409 ;
  wire [42:0] \$4091 ;
  wire \$4093 ;
  wire [42:0] \$4096 ;
  wire \$4098 ;
  reg [25:0] \$41 ;
  wire [26:0] \$410 ;
  wire [42:0] \$4103 ;
  wire \$4105 ;
  wire [42:0] \$4108 ;
  wire \$411 ;
  wire \$4110 ;
  wire [25:0] \$412 ;
  wire \$413 ;
  wire [25:0] \$414 ;
  wire \$415 ;
  wire \$416 ;
  wire [25:0] \$417 ;
  wire [26:0] \$418 ;
  wire [25:0] \$419 ;
  reg [25:0] \$42 ;
  wire [26:0] \$420 ;
  wire [25:0] \$421 ;
  wire \$422 ;
  wire [25:0] \$423 ;
  wire \$424 ;
  wire \$425 ;
  wire [25:0] \$426 ;
  wire [26:0] \$427 ;
  wire [25:0] \$428 ;
  wire [26:0] \$429 ;
  wire [26:0] \$43 ;
  wire [27:0] \$430 ;
  wire [27:0] \$431 ;
  wire [25:0] \$432 ;
  wire \$433 ;
  wire [25:0] \$434 ;
  wire \$435 ;
  wire \$436 ;
  wire [42:0] \$437 ;
  wire [42:0] \$438 ;
  wire [42:0] \$439 ;
  reg [3:0] \$44 ;
  wire [17:0] \$440 ;
  wire [42:0] \$441 ;
  wire [42:0] \$442 ;
  wire [42:0] \$443 ;
  wire [17:0] \$444 ;
  wire \$445 ;
  wire [15:0] \$446 ;
  wire [25:0] \$447 ;
  wire \$448 ;
  wire [25:0] \$449 ;
  wire [4:0] \$45 ;
  wire \$450 ;
  wire \$451 ;
  wire [25:0] \$452 ;
  wire [26:0] \$453 ;
  wire [25:0] \$454 ;
  wire [26:0] \$455 ;
  wire \$456 ;
  wire [25:0] \$457 ;
  wire \$458 ;
  wire [25:0] \$459 ;
  wire \$46 ;
  wire \$460 ;
  wire \$461 ;
  wire [25:0] \$462 ;
  wire [26:0] \$463 ;
  wire [25:0] \$464 ;
  wire [26:0] \$465 ;
  wire [25:0] \$466 ;
  wire \$467 ;
  wire [25:0] \$468 ;
  wire \$469 ;
  wire [4:0] \$47 ;
  wire \$470 ;
  wire [25:0] \$471 ;
  wire [26:0] \$472 ;
  wire [25:0] \$473 ;
  wire [26:0] \$474 ;
  wire [27:0] \$475 ;
  wire [27:0] \$476 ;
  wire [25:0] \$477 ;
  wire \$478 ;
  wire [25:0] \$479 ;
  wire [4:0] \$48 ;
  wire \$480 ;
  wire \$481 ;
  wire [42:0] \$482 ;
  wire [42:0] \$483 ;
  wire [42:0] \$484 ;
  wire [17:0] \$485 ;
  wire [42:0] \$486 ;
  wire [42:0] \$487 ;
  wire [42:0] \$488 ;
  wire [17:0] \$489 ;
  reg [25:0] \$49 ;
  wire \$490 ;
  wire [15:0] \$491 ;
  wire [25:0] \$492 ;
  wire \$493 ;
  wire [25:0] \$494 ;
  wire \$495 ;
  wire \$496 ;
  wire [25:0] \$497 ;
  wire [26:0] \$498 ;
  wire [25:0] \$499 ;
  wire [26:0] \$5 ;
  reg [3:0] \$50 ;
  wire [26:0] \$500 ;
  wire \$501 ;
  wire [25:0] \$502 ;
  wire \$503 ;
  wire [25:0] \$504 ;
  wire \$505 ;
  wire \$506 ;
  wire [25:0] \$507 ;
  wire [26:0] \$508 ;
  wire [25:0] \$509 ;
  wire [4:0] \$51 ;
  wire [26:0] \$510 ;
  wire [25:0] \$511 ;
  wire \$512 ;
  wire [25:0] \$513 ;
  wire \$514 ;
  wire \$515 ;
  wire [25:0] \$516 ;
  wire [26:0] \$517 ;
  wire [25:0] \$518 ;
  wire [26:0] \$519 ;
  wire \$52 ;
  wire [27:0] \$520 ;
  wire [27:0] \$521 ;
  wire [25:0] \$522 ;
  wire \$523 ;
  wire [25:0] \$524 ;
  wire \$525 ;
  wire \$526 ;
  wire [42:0] \$527 ;
  wire [42:0] \$528 ;
  wire [42:0] \$529 ;
  wire [4:0] \$53 ;
  wire [17:0] \$530 ;
  wire [42:0] \$531 ;
  wire [42:0] \$532 ;
  wire [42:0] \$533 ;
  wire [17:0] \$534 ;
  wire \$535 ;
  wire [15:0] \$536 ;
  wire [25:0] \$537 ;
  wire \$538 ;
  wire [25:0] \$539 ;
  wire [4:0] \$54 ;
  wire \$540 ;
  wire \$541 ;
  wire [25:0] \$542 ;
  wire [26:0] \$543 ;
  wire [25:0] \$544 ;
  wire [26:0] \$545 ;
  wire \$546 ;
  wire [25:0] \$547 ;
  wire \$548 ;
  wire [25:0] \$549 ;
  reg [25:0] \$55 ;
  wire \$550 ;
  wire \$551 ;
  wire [25:0] \$552 ;
  wire [26:0] \$553 ;
  wire [25:0] \$554 ;
  wire [26:0] \$555 ;
  wire [25:0] \$556 ;
  wire \$557 ;
  wire [25:0] \$558 ;
  wire \$559 ;
  reg [25:0] \$56 ;
  wire \$560 ;
  wire [25:0] \$561 ;
  wire [26:0] \$562 ;
  wire [25:0] \$563 ;
  wire [26:0] \$564 ;
  wire [27:0] \$565 ;
  wire [27:0] \$566 ;
  wire [25:0] \$567 ;
  wire \$568 ;
  wire [25:0] \$569 ;
  reg [3:0] \$57 ;
  wire \$570 ;
  wire \$571 ;
  wire [42:0] \$572 ;
  wire [42:0] \$573 ;
  wire [42:0] \$574 ;
  wire [17:0] \$575 ;
  wire [42:0] \$576 ;
  wire [42:0] \$577 ;
  wire [42:0] \$578 ;
  wire [17:0] \$579 ;
  wire [4:0] \$58 ;
  wire \$580 ;
  wire [15:0] \$581 ;
  wire [25:0] \$582 ;
  wire \$583 ;
  wire [25:0] \$584 ;
  wire \$585 ;
  wire \$586 ;
  wire [25:0] \$587 ;
  wire [26:0] \$588 ;
  wire [25:0] \$589 ;
  wire \$59 ;
  wire [26:0] \$590 ;
  wire \$591 ;
  wire [25:0] \$592 ;
  wire \$593 ;
  wire [25:0] \$594 ;
  wire \$595 ;
  wire \$596 ;
  wire [25:0] \$597 ;
  wire [26:0] \$598 ;
  wire [25:0] \$599 ;
  wire \$6 ;
  wire [4:0] \$60 ;
  wire [26:0] \$600 ;
  wire [25:0] \$601 ;
  wire \$602 ;
  wire [25:0] \$603 ;
  wire \$604 ;
  wire \$605 ;
  wire [25:0] \$606 ;
  wire [26:0] \$607 ;
  wire [25:0] \$608 ;
  wire [26:0] \$609 ;
  wire [4:0] \$61 ;
  wire [27:0] \$610 ;
  wire [27:0] \$611 ;
  wire [25:0] \$612 ;
  wire \$613 ;
  wire [25:0] \$614 ;
  wire \$615 ;
  wire \$616 ;
  wire [42:0] \$617 ;
  wire [42:0] \$618 ;
  wire [42:0] \$619 ;
  reg [25:0] \$62 ;
  wire [17:0] \$620 ;
  wire [42:0] \$621 ;
  wire [42:0] \$622 ;
  wire [42:0] \$623 ;
  wire [17:0] \$624 ;
  reg \$625 ;
  wire \$626 ;
  wire [15:0] \$627 ;
  wire [25:0] \$628 ;
  wire \$629 ;
  reg [3:0] \$63 ;
  wire [25:0] \$630 ;
  wire \$631 ;
  wire \$632 ;
  wire [25:0] \$633 ;
  wire [26:0] \$634 ;
  wire [25:0] \$635 ;
  wire [26:0] \$636 ;
  wire \$637 ;
  wire [25:0] \$638 ;
  wire \$639 ;
  wire [4:0] \$64 ;
  wire [25:0] \$640 ;
  wire \$641 ;
  wire \$642 ;
  wire [25:0] \$643 ;
  wire [26:0] \$644 ;
  wire [25:0] \$645 ;
  wire [26:0] \$646 ;
  wire [25:0] \$647 ;
  wire \$648 ;
  wire [25:0] \$649 ;
  wire \$65 ;
  wire \$650 ;
  wire \$651 ;
  wire [25:0] \$652 ;
  wire [26:0] \$653 ;
  wire [25:0] \$654 ;
  wire [26:0] \$655 ;
  wire [27:0] \$656 ;
  wire [27:0] \$657 ;
  wire [25:0] \$658 ;
  wire \$659 ;
  wire [4:0] \$66 ;
  wire [25:0] \$660 ;
  wire \$661 ;
  wire \$662 ;
  wire [42:0] \$663 ;
  wire [42:0] \$664 ;
  wire [42:0] \$665 ;
  wire [17:0] \$666 ;
  wire [42:0] \$667 ;
  wire [42:0] \$668 ;
  wire [42:0] \$669 ;
  wire [4:0] \$67 ;
  wire [17:0] \$670 ;
  wire \$671 ;
  wire [15:0] \$672 ;
  wire [25:0] \$673 ;
  wire \$674 ;
  wire [25:0] \$675 ;
  wire \$676 ;
  wire \$677 ;
  wire [25:0] \$678 ;
  wire [26:0] \$679 ;
  reg [25:0] \$68 ;
  wire [25:0] \$680 ;
  wire [26:0] \$681 ;
  wire \$682 ;
  wire [25:0] \$683 ;
  wire \$684 ;
  wire [25:0] \$685 ;
  wire \$686 ;
  wire \$687 ;
  wire [25:0] \$688 ;
  wire [26:0] \$689 ;
  reg [25:0] \$69 ;
  wire [25:0] \$690 ;
  wire [26:0] \$691 ;
  wire [25:0] \$692 ;
  wire \$693 ;
  wire [25:0] \$694 ;
  wire \$695 ;
  wire \$696 ;
  wire [25:0] \$697 ;
  wire [26:0] \$698 ;
  wire [25:0] \$699 ;
  wire \$7 ;
  wire [26:0] \$70 ;
  wire [26:0] \$700 ;
  wire [27:0] \$701 ;
  wire [27:0] \$702 ;
  wire [25:0] \$703 ;
  wire \$704 ;
  wire [25:0] \$705 ;
  wire \$706 ;
  wire \$707 ;
  wire [42:0] \$708 ;
  wire [42:0] \$709 ;
  reg [25:0] \$71 ;
  wire [42:0] \$710 ;
  wire [17:0] \$711 ;
  wire [42:0] \$712 ;
  wire [42:0] \$713 ;
  wire [42:0] \$714 ;
  wire [17:0] \$715 ;
  wire \$716 ;
  wire [15:0] \$717 ;
  wire [25:0] \$718 ;
  wire \$719 ;
  reg [25:0] \$72 ;
  wire [25:0] \$720 ;
  wire \$721 ;
  wire \$722 ;
  wire [25:0] \$723 ;
  wire [26:0] \$724 ;
  wire [25:0] \$725 ;
  wire [26:0] \$726 ;
  wire \$727 ;
  wire [25:0] \$728 ;
  wire \$729 ;
  reg [25:0] \$73 ;
  wire [25:0] \$730 ;
  wire \$731 ;
  wire \$732 ;
  wire [25:0] \$733 ;
  wire [26:0] \$734 ;
  wire [25:0] \$735 ;
  wire [26:0] \$736 ;
  wire [25:0] \$737 ;
  wire \$738 ;
  wire [25:0] \$739 ;
  reg [25:0] \$74 ;
  wire \$740 ;
  wire \$741 ;
  wire [25:0] \$742 ;
  wire [26:0] \$743 ;
  wire [25:0] \$744 ;
  wire [26:0] \$745 ;
  wire [27:0] \$746 ;
  wire [27:0] \$747 ;
  wire [25:0] \$748 ;
  wire \$749 ;
  reg [25:0] \$75 ;
  wire [25:0] \$750 ;
  wire \$751 ;
  wire \$752 ;
  wire [42:0] \$753 ;
  wire [42:0] \$754 ;
  wire [42:0] \$755 ;
  wire [17:0] \$756 ;
  wire [42:0] \$757 ;
  wire [42:0] \$758 ;
  wire [42:0] \$759 ;
  reg [25:0] \$76 ;
  wire [17:0] \$760 ;
  wire \$761 ;
  wire [15:0] \$762 ;
  wire [25:0] \$763 ;
  wire \$764 ;
  wire [25:0] \$765 ;
  wire \$766 ;
  wire \$767 ;
  wire [25:0] \$768 ;
  wire [26:0] \$769 ;
  wire [26:0] \$77 ;
  wire [25:0] \$770 ;
  wire [26:0] \$771 ;
  wire \$772 ;
  wire [25:0] \$773 ;
  wire \$774 ;
  wire [25:0] \$775 ;
  wire \$776 ;
  wire \$777 ;
  wire [25:0] \$778 ;
  wire [26:0] \$779 ;
  reg [3:0] \$78 ;
  wire [25:0] \$780 ;
  wire [26:0] \$781 ;
  wire [25:0] \$782 ;
  wire \$783 ;
  wire [25:0] \$784 ;
  wire \$785 ;
  wire \$786 ;
  wire [25:0] \$787 ;
  wire [26:0] \$788 ;
  wire [25:0] \$789 ;
  wire [4:0] \$79 ;
  wire [26:0] \$790 ;
  wire [27:0] \$791 ;
  wire [27:0] \$792 ;
  wire [25:0] \$793 ;
  wire \$794 ;
  wire [25:0] \$795 ;
  wire \$796 ;
  wire \$797 ;
  wire [42:0] \$798 ;
  wire [42:0] \$799 ;
  wire [26:0] \$8 ;
  wire \$80 ;
  wire [42:0] \$800 ;
  wire [17:0] \$801 ;
  wire [42:0] \$802 ;
  wire [42:0] \$803 ;
  wire [42:0] \$804 ;
  wire [17:0] \$805 ;
  wire \$806 ;
  wire [15:0] \$807 ;
  wire [25:0] \$808 ;
  wire \$809 ;
  wire [4:0] \$81 ;
  wire [25:0] \$810 ;
  wire \$811 ;
  wire \$812 ;
  wire [25:0] \$813 ;
  wire [26:0] \$814 ;
  wire [25:0] \$815 ;
  wire [26:0] \$816 ;
  wire \$817 ;
  wire [25:0] \$818 ;
  wire \$819 ;
  wire [4:0] \$82 ;
  wire [25:0] \$820 ;
  wire \$821 ;
  wire \$822 ;
  wire [25:0] \$823 ;
  wire [26:0] \$824 ;
  wire [25:0] \$825 ;
  wire [26:0] \$826 ;
  wire [25:0] \$827 ;
  wire \$828 ;
  wire [25:0] \$829 ;
  reg [25:0] \$83 ;
  wire \$830 ;
  wire \$831 ;
  wire [25:0] \$832 ;
  wire [26:0] \$833 ;
  wire [25:0] \$834 ;
  wire [26:0] \$835 ;
  wire [27:0] \$836 ;
  wire [27:0] \$837 ;
  wire [25:0] \$838 ;
  wire \$839 ;
  reg [3:0] \$84 ;
  wire [25:0] \$840 ;
  wire \$841 ;
  wire \$842 ;
  wire [42:0] \$843 ;
  wire [42:0] \$844 ;
  wire [42:0] \$845 ;
  wire [17:0] \$846 ;
  wire [42:0] \$847 ;
  wire [42:0] \$848 ;
  wire [42:0] \$849 ;
  wire [4:0] \$85 ;
  wire [17:0] \$850 ;
  wire \$851 ;
  wire [15:0] \$852 ;
  wire [25:0] \$853 ;
  wire \$854 ;
  wire [25:0] \$855 ;
  wire \$856 ;
  wire \$857 ;
  wire [25:0] \$858 ;
  wire [26:0] \$859 ;
  wire \$86 ;
  wire [25:0] \$860 ;
  wire [26:0] \$861 ;
  wire \$862 ;
  wire [25:0] \$863 ;
  wire \$864 ;
  wire [25:0] \$865 ;
  wire \$866 ;
  wire \$867 ;
  wire [25:0] \$868 ;
  wire [26:0] \$869 ;
  wire [4:0] \$87 ;
  wire [25:0] \$870 ;
  wire [26:0] \$871 ;
  wire [25:0] \$872 ;
  wire \$873 ;
  wire [25:0] \$874 ;
  wire \$875 ;
  wire \$876 ;
  wire [25:0] \$877 ;
  wire [26:0] \$878 ;
  wire [25:0] \$879 ;
  wire [4:0] \$88 ;
  wire [26:0] \$880 ;
  wire [27:0] \$881 ;
  wire [27:0] \$882 ;
  wire [25:0] \$883 ;
  wire \$884 ;
  wire [25:0] \$885 ;
  wire \$886 ;
  wire \$887 ;
  wire [42:0] \$888 ;
  wire [42:0] \$889 ;
  reg [25:0] \$89 ;
  wire [42:0] \$890 ;
  wire [17:0] \$891 ;
  wire [42:0] \$892 ;
  wire [42:0] \$893 ;
  wire [42:0] \$894 ;
  wire [17:0] \$895 ;
  wire \$896 ;
  wire [15:0] \$897 ;
  wire [25:0] \$898 ;
  wire \$899 ;
  wire \$9 ;
  reg [25:0] \$90 ;
  wire [25:0] \$900 ;
  wire \$901 ;
  wire \$902 ;
  wire [25:0] \$903 ;
  wire [26:0] \$904 ;
  wire [25:0] \$905 ;
  wire [26:0] \$906 ;
  wire \$907 ;
  wire [25:0] \$908 ;
  wire \$909 ;
  reg [3:0] \$91 ;
  wire [25:0] \$910 ;
  wire \$911 ;
  wire \$912 ;
  wire [25:0] \$913 ;
  wire [26:0] \$914 ;
  wire [25:0] \$915 ;
  wire [26:0] \$916 ;
  wire [25:0] \$917 ;
  wire \$918 ;
  wire [25:0] \$919 ;
  wire [4:0] \$92 ;
  wire \$920 ;
  wire \$921 ;
  wire [25:0] \$922 ;
  wire [26:0] \$923 ;
  wire [25:0] \$924 ;
  wire [26:0] \$925 ;
  wire [27:0] \$926 ;
  wire [27:0] \$927 ;
  wire [25:0] \$928 ;
  wire \$929 ;
  wire \$93 ;
  wire [25:0] \$930 ;
  wire \$931 ;
  wire \$932 ;
  wire [42:0] \$933 ;
  wire [42:0] \$934 ;
  wire [42:0] \$935 ;
  wire [17:0] \$936 ;
  wire [42:0] \$937 ;
  wire [42:0] \$938 ;
  wire [42:0] \$939 ;
  wire [4:0] \$94 ;
  wire [17:0] \$940 ;
  wire \$941 ;
  wire [15:0] \$942 ;
  wire [25:0] \$943 ;
  wire \$944 ;
  wire [25:0] \$945 ;
  wire \$946 ;
  wire \$947 ;
  wire [25:0] \$948 ;
  wire [26:0] \$949 ;
  wire [4:0] \$95 ;
  wire [25:0] \$950 ;
  wire [26:0] \$951 ;
  wire \$952 ;
  wire [25:0] \$953 ;
  wire \$954 ;
  wire [25:0] \$955 ;
  wire \$956 ;
  wire \$957 ;
  wire [25:0] \$958 ;
  wire [26:0] \$959 ;
  reg [25:0] \$96 ;
  wire [25:0] \$960 ;
  wire [26:0] \$961 ;
  wire [25:0] \$962 ;
  wire \$963 ;
  wire [25:0] \$964 ;
  wire \$965 ;
  wire \$966 ;
  wire [25:0] \$967 ;
  wire [26:0] \$968 ;
  wire [25:0] \$969 ;
  reg [3:0] \$97 ;
  wire [26:0] \$970 ;
  wire [27:0] \$971 ;
  wire [27:0] \$972 ;
  wire [25:0] \$973 ;
  wire \$974 ;
  wire [25:0] \$975 ;
  wire \$976 ;
  wire \$977 ;
  wire [42:0] \$978 ;
  wire [42:0] \$979 ;
  wire [4:0] \$98 ;
  wire [42:0] \$980 ;
  wire [17:0] \$981 ;
  wire [42:0] \$982 ;
  wire [42:0] \$983 ;
  wire [42:0] \$984 ;
  wire [17:0] \$985 ;
  wire [2:0] \$986 ;
  wire \$987 ;
  wire [2:0] \$988 ;
  reg \$989 ;
  wire \$99 ;
  wire \$990 ;
  wire [15:0] \$991 ;
  wire [25:0] \$992 ;
  wire \$993 ;
  wire [25:0] \$994 ;
  wire \$995 ;
  wire \$996 ;
  wire [25:0] \$997 ;
  wire [26:0] \$998 ;
  wire [25:0] \$999 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:113" *)
  reg [5:0] \$signal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  reg [207:0] \$signal$17  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [103:0] \$signal$17.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [103:0] \$signal$17.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [-1:0] \$signal$17.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:113" *)
  reg [5:0] \$signal$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  reg [207:0] \$signal$19  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [103:0] \$signal$19.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [103:0] \$signal$19.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [-1:0] \$signal$19.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:113" *)
  reg [5:0] \$signal$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  reg [207:0] \$signal$21  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [103:0] \$signal$21.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [103:0] \$signal$21.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  wire [-1:0] \$signal$21.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$28  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$28.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$28.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$28.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$29  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$29.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$29.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$29.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$30  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$30.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$30.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$30.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$31  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$31.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$31.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$31.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$32  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$32.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$32.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$32.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$33  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$33.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$33.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$33.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$34  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$34.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$34.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$34.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$35  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$35.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$35.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$35.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$36  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$36.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$36.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$36.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$37  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$37.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$37.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$37.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$38  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$38.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$38.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$38.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$39  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$39.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$39.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$39.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$40  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$40.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$40.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$40.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$41  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$41.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$41.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$41.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$42  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$42.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$42.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$42.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$43  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$43.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$43.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$43.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$44  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$44.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$44.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$44.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  reg [207:0] \$signal$45  = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$45.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [103:0] \$signal$45.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  wire [-1:0] \$signal$45.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:42" *)
  reg [3:0] \$signal$47  = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:42" *)
  reg [3:0] \$signal$48  = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:45" *)
  reg [3:0] clip_idx = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:44" *)
  reg [2:0] clip_plane = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:43" *)
  reg clip_src = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:245" *)
  reg [25:0] curr_dist;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:68" *)
  reg dst_reg = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:51" *)
  reg [3:0] edge_curr_idx = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:52" *)
  reg [3:0] edge_next_idx = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:50" *)
  reg emit_next = 1'h0;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [3:0] fsm_state = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  reg [625:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  reg [25:0] \i__payload$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  input [207:0] \i__payload$58 ;
  wire [207:0] \i__payload$58 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [103:0] \i__payload$58.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [103:0] \i__payload$58.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [-1:0] \i__payload$58.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [623:0] \i__payload.data ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [207:0] \i__payload.data[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [-1:0] \i__payload.data[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [207:0] \i__payload.data[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [-1:0] \i__payload.data[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [207:0] \i__payload.data[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [-1:0] \i__payload.data[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [1:0] \i__payload.n ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$15 ;
  reg \i__ready$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$63 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$57 ;
  wire \i__valid$57 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:35" *)
  reg [1:0] idx = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:61" *)
  reg [25:0] lerp_a_reg = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:62" *)
  reg lerp_phase = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:65" *)
  reg [2:0] lerp_stage = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:55" *)
  reg [25:0] mul_in_a = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:56" *)
  reg [25:0] mul_in_b = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:57" *)
  wire [25:0] mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:36" *)
  reg [1:0] needed;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:246" *)
  reg [25:0] next_dist;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  output [207:0] o__payload;
  wire [207:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [207:0] \o__payload$6 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \o__payload$6.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \o__payload$6.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [-1:0] \o__payload$6.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  wire [25:0] \o__payload$66 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [103:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [103:0] \o__payload.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$52 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$8 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  wire o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$10 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$64 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:66" *)
  reg [3:0] out_count_reg = 4'h0;
  (* enum_base_type = "PrimitiveType" *)
  (* enum_value_00 = "POINTS" *)
  (* enum_value_01 = "LINES" *)
  (* enum_value_10 = "TRIANGLES" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:136" *)
  input [1:0] prim_type;
  wire [1:0] prim_type;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:27" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:399" *)
  reg [25:0] result;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:67" *)
  reg src_reg = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:48" *)
  reg [25:0] t_den = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:47" *)
  reg [25:0] t_num = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:49" *)
  reg [25:0] t_recip = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:60" *)
  reg [25:0] t_reg = 26'h0000000;
  assign \$1  = $signed(mul_in_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_in_b);
  assign \$2  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:87" *) idx;
  assign \$3  = \$2  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:87" *) i__ready;
  assign \$4  = $signed(\$signal$17 [25:0]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$17 [103:78]);
  assign \$5  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$17 [103:78]);
  assign \$6  = $signed(\$signal$17 [25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$5 );
  assign \$7  = $signed(\$signal$17 [51:26]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$17 [103:78]);
  assign \$8  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$17 [103:78]);
  assign \$9  = $signed(\$signal$17 [51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$8 );
  assign \$10  = $signed(\$signal$17 [77:52]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$17 [103:78]);
  assign \$11  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$17 [103:78]);
  assign \$12  = $signed(\$signal$17 [77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$11 );
  assign \$13  = $signed(\$signal$19 [25:0]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$19 [103:78]);
  assign \$14  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$19 [103:78]);
  assign \$15  = $signed(\$signal$19 [25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$14 );
  assign \$16  = $signed(\$signal$19 [51:26]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$19 [103:78]);
  assign \$17  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$19 [103:78]);
  assign \$18  = $signed(\$signal$19 [51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$17 );
  assign \$19  = $signed(\$signal$19 [77:52]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$19 [103:78]);
  assign \$20  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$19 [103:78]);
  assign \$21  = $signed(\$signal$19 [77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$20 );
  assign \$22  = $signed(\$signal$21 [25:0]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$21 [103:78]);
  assign \$23  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$21 [103:78]);
  assign \$24  = $signed(\$signal$21 [25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$23 );
  assign \$25  = $signed(\$signal$21 [51:26]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$21 [103:78]);
  assign \$26  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$21 [103:78]);
  assign \$27  = $signed(\$signal$21 [51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$26 );
  assign \$28  = $signed(\$signal$21 [77:52]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$21 [103:78]);
  assign \$29  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(\$signal$21 [103:78]);
  assign \$30  = $signed(\$signal$21 [77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$29 );
  assign \$31  = \$signal  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:135" *) \$signal$18 ;
  assign \$32  = \$31  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:135" *) \$signal$20 ;
  assign \$33  = | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:135" *) \$32 ;
  assign \$34  = \$signal  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:139" *) \$signal$18 ;
  assign \$35  = \$34  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:139" *) \$signal$20 ;
  assign \$36  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:139" *) \$35 ;
  assign \$43  = $signed(\$39 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$42 );
  assign \$45  = \$44  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$46  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$45 ;
  assign \$47  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$48  = \$46  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$47 ;
  assign \$51  = \$50  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$52  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$51 ;
  assign \$53  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$54  = \$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$53 ;
  assign \$58  = \$57  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$59  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$58 ;
  assign \$60  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$61  = \$59  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$60 ;
  assign \$64  = \$63  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$65  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$64 ;
  assign \$66  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$67  = \$65  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$66 ;
  assign \$70  = $signed(\$56 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$69 );
  assign \$77  = $signed(\$73 ) + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$76 );
  assign \$79  = \$78  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$80  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$79 ;
  assign \$81  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$82  = \$80  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$81 ;
  assign \$85  = \$84  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$86  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$85 ;
  assign \$87  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$88  = \$86  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$87 ;
  assign \$92  = \$91  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$93  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$92 ;
  assign \$94  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$95  = \$93  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$94 ;
  assign \$98  = \$97  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$99  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$98 ;
  assign \$100  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$101  = \$99  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$100 ;
  assign \$104  = $signed(\$90 ) + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$103 );
  assign \$111  = $signed(\$107 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$110 );
  assign \$113  = \$112  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$114  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$113 ;
  assign \$115  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$116  = \$114  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$115 ;
  assign \$119  = \$118  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$120  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$119 ;
  assign \$121  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$122  = \$120  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$121 ;
  assign \$126  = \$125  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$127  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$126 ;
  assign \$128  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$129  = \$127  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$128 ;
  assign \$132  = \$131  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$133  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$132 ;
  assign \$134  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$135  = \$133  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$134 ;
  assign \$138  = $signed(\$124 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$137 );
  assign \$145  = $signed(\$141 ) + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$144 );
  assign \$147  = \$146  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$148  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$147 ;
  assign \$149  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$150  = \$148  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$149 ;
  assign \$153  = \$152  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$154  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$153 ;
  assign \$155  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$156  = \$154  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$155 ;
  assign \$160  = \$159  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$161  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$160 ;
  assign \$162  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$163  = \$161  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$162 ;
  assign \$166  = \$165  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$167  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$166 ;
  assign \$168  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$169  = \$167  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$168 ;
  assign \$172  = $signed(\$158 ) + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$171 );
  assign \$179  = $signed(\$175 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$178 );
  assign \$181  = \$180  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$182  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$181 ;
  assign \$183  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$184  = \$182  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$183 ;
  assign \$187  = \$186  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$188  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$187 ;
  assign \$189  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$190  = \$188  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$189 ;
  assign \$194  = \$193  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$195  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$194 ;
  assign \$196  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$197  = \$195  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$196 ;
  assign \$200  = \$199  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$201  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$200 ;
  assign \$202  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$203  = \$201  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$202 ;
  assign \$206  = $signed(\$192 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$205 );
  assign \$213  = $signed(\$209 ) + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$212 );
  assign \$215  = \$214  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$216  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$215 ;
  assign \$217  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$218  = \$216  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$217 ;
  assign \$221  = \$220  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$222  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$221 ;
  assign \$223  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$224  = \$222  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$223 ;
  assign \$228  = \$227  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$229  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$228 ;
  assign \$230  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$231  = \$229  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$230 ;
  assign \$234  = \$233  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$235  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$234 ;
  assign \$236  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$237  = \$235  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$236 ;
  assign \$240  = $signed(\$226 ) + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$239 );
  assign \$241  = $signed(lerp_a_reg) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$243  = clip_idx - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:529" *) 1'h1;
  assign \$245  = clip_idx - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:529" *) 1'h1;
  assign \$251  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$252  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$253  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$254  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$255  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$256  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$257  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$258  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$259  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$260  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$261  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$262  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$263  = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:82" *) o__valid;
  assign \$265  = $signed(o__payload[25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$266  = \$265  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$268  = $signed(\$267 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$270  = $signed(\$269 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$271  = \$268  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$270 ;
  assign \$273  = $signed(\$272 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$275  = \$271  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$273  : { \$274 [25], \$274  };
  assign \$276  = $signed(\$275 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$278  = $signed(\$277 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$280  = $signed(\$279 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$281  = \$278  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$280 ;
  assign \$283  = $signed(\$282 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$285  = \$281  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$283  : { \$284 [25], \$284  };
  assign \$287  = $signed(\$286 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$289  = $signed(\$288 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$290  = \$287  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$289 ;
  assign \$292  = $signed(\$291 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$294  = \$290  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$292  : { \$293 [25], \$293  };
  assign \$295  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$294 );
  assign \$296  = \$276  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$285 [26], \$285  } : \$295 ;
  assign \$298  = $signed(\$297 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$300  = $signed(\$299 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$301  = \$298  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$300 ;
  assign \$302  = $signed(o__payload[25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _0_, _1_, _2_;
  assign _0_ = $signed(\$302 );
  assign _1_ = $signed(15'h2000);
  assign _2_ = (\$302 [42] == 1'h0) || \$302  == 0 ? _0_ : $signed(_0_ - (1'h0 ? _1_ + 1 : _1_ - 1));
  assign \$2218  = $signed(_2_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_1_);
  wire [42:0] _3_ = $signed(\$303 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2223  = (\$303 [42] == 1'h0) || _3_ == 0 ? $signed(_3_) : $signed(18'h186a0) + $signed(_3_);
  assign \$305  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$304 [16:0];
  assign \$306  = $signed(o__payload[25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _4_, _5_, _6_;
  assign _4_ = $signed(\$306 );
  assign _5_ = $signed(15'h2000);
  assign _6_ = (\$306 [42] == 1'h0) || \$306  == 0 ? _4_ : $signed(_4_ - (1'h0 ? _5_ + 1 : _5_ - 1));
  assign \$2230  = $signed(_6_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_5_);
  wire [42:0] _7_ = $signed(\$307 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2235  = (\$307 [42] == 1'h0) || _7_ == 0 ? $signed(_7_) : $signed(18'h186a0) + $signed(_7_);
  assign \$309  = \$301  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$305  : { 1'h0, \$308 [16:0] };
  assign \$310  = $signed(o__payload[51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$311  = \$310  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$313  = $signed(\$312 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$315  = $signed(\$314 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$316  = \$313  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$315 ;
  assign \$318  = $signed(\$317 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$320  = \$316  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$318  : { \$319 [25], \$319  };
  assign \$321  = $signed(\$320 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$323  = $signed(\$322 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$325  = $signed(\$324 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$326  = \$323  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$325 ;
  assign \$328  = $signed(\$327 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$330  = \$326  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$328  : { \$329 [25], \$329  };
  assign \$332  = $signed(\$331 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$334  = $signed(\$333 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$335  = \$332  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$334 ;
  assign \$337  = $signed(\$336 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$339  = \$335  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$337  : { \$338 [25], \$338  };
  assign \$340  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$339 );
  assign \$341  = \$321  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$330 [26], \$330  } : \$340 ;
  assign \$343  = $signed(\$342 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$345  = $signed(\$344 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$346  = \$343  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$345 ;
  assign \$347  = $signed(o__payload[51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _8_, _9_, _10_;
  assign _8_ = $signed(\$347 );
  assign _9_ = $signed(15'h2000);
  assign _10_ = (\$347 [42] == 1'h0) || \$347  == 0 ? _8_ : $signed(_8_ - (1'h0 ? _9_ + 1 : _9_ - 1));
  assign \$2279  = $signed(_10_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_9_);
  wire [42:0] _11_ = $signed(\$348 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2284  = (\$348 [42] == 1'h0) || _11_ == 0 ? $signed(_11_) : $signed(18'h186a0) + $signed(_11_);
  assign \$350  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$349 [16:0];
  assign \$351  = $signed(o__payload[51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _12_, _13_, _14_;
  assign _12_ = $signed(\$351 );
  assign _13_ = $signed(15'h2000);
  assign _14_ = (\$351 [42] == 1'h0) || \$351  == 0 ? _12_ : $signed(_12_ - (1'h0 ? _13_ + 1 : _13_ - 1));
  assign \$2291  = $signed(_14_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_13_);
  wire [42:0] _15_ = $signed(\$352 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2296  = (\$352 [42] == 1'h0) || _15_ == 0 ? $signed(_15_) : $signed(18'h186a0) + $signed(_15_);
  assign \$354  = \$346  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$350  : { 1'h0, \$353 [16:0] };
  assign \$355  = $signed(o__payload[77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$356  = \$355  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$358  = $signed(\$357 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$360  = $signed(\$359 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$361  = \$358  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$360 ;
  assign \$363  = $signed(\$362 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$365  = \$361  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$363  : { \$364 [25], \$364  };
  assign \$366  = $signed(\$365 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$368  = $signed(\$367 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$370  = $signed(\$369 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$371  = \$368  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$370 ;
  assign \$373  = $signed(\$372 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$375  = \$371  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$373  : { \$374 [25], \$374  };
  assign \$377  = $signed(\$376 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$379  = $signed(\$378 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$380  = \$377  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$379 ;
  assign \$382  = $signed(\$381 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$384  = \$380  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$382  : { \$383 [25], \$383  };
  assign \$385  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$384 );
  assign \$386  = \$366  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$375 [26], \$375  } : \$385 ;
  assign \$388  = $signed(\$387 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$390  = $signed(\$389 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$391  = \$388  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$390 ;
  assign \$392  = $signed(o__payload[77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _16_, _17_, _18_;
  assign _16_ = $signed(\$392 );
  assign _17_ = $signed(15'h2000);
  assign _18_ = (\$392 [42] == 1'h0) || \$392  == 0 ? _16_ : $signed(_16_ - (1'h0 ? _17_ + 1 : _17_ - 1));
  assign \$2340  = $signed(_18_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_17_);
  wire [42:0] _19_ = $signed(\$393 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2345  = (\$393 [42] == 1'h0) || _19_ == 0 ? $signed(_19_) : $signed(18'h186a0) + $signed(_19_);
  assign \$395  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$394 [16:0];
  assign \$396  = $signed(o__payload[77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _20_, _21_, _22_;
  assign _20_ = $signed(\$396 );
  assign _21_ = $signed(15'h2000);
  assign _22_ = (\$396 [42] == 1'h0) || \$396  == 0 ? _20_ : $signed(_20_ - (1'h0 ? _21_ + 1 : _21_ - 1));
  assign \$2352  = $signed(_22_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_21_);
  wire [42:0] _23_ = $signed(\$397 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2357  = (\$397 [42] == 1'h0) || _23_ == 0 ? $signed(_23_) : $signed(18'h186a0) + $signed(_23_);
  assign \$399  = \$391  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$395  : { 1'h0, \$398 [16:0] };
  assign \$400  = $signed(o__payload[103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$401  = \$400  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$403  = $signed(\$402 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$405  = $signed(\$404 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$406  = \$403  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$405 ;
  assign \$408  = $signed(\$407 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$410  = \$406  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$408  : { \$409 [25], \$409  };
  assign \$411  = $signed(\$410 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$413  = $signed(\$412 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$415  = $signed(\$414 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$416  = \$413  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$415 ;
  assign \$418  = $signed(\$417 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$420  = \$416  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$418  : { \$419 [25], \$419  };
  assign \$422  = $signed(\$421 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$424  = $signed(\$423 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$425  = \$422  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$424 ;
  assign \$427  = $signed(\$426 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$429  = \$425  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$427  : { \$428 [25], \$428  };
  assign \$430  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$429 );
  assign \$431  = \$411  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$420 [26], \$420  } : \$430 ;
  assign \$433  = $signed(\$432 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$435  = $signed(\$434 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$436  = \$433  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$435 ;
  assign \$437  = $signed(o__payload[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _24_, _25_, _26_;
  assign _24_ = $signed(\$437 );
  assign _25_ = $signed(15'h2000);
  assign _26_ = (\$437 [42] == 1'h0) || \$437  == 0 ? _24_ : $signed(_24_ - (1'h0 ? _25_ + 1 : _25_ - 1));
  assign \$2401  = $signed(_26_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_25_);
  wire [42:0] _27_ = $signed(\$438 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2406  = (\$438 [42] == 1'h0) || _27_ == 0 ? $signed(_27_) : $signed(18'h186a0) + $signed(_27_);
  assign \$440  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$439 [16:0];
  assign \$441  = $signed(o__payload[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _28_, _29_, _30_;
  assign _28_ = $signed(\$441 );
  assign _29_ = $signed(15'h2000);
  assign _30_ = (\$441 [42] == 1'h0) || \$441  == 0 ? _28_ : $signed(_28_ - (1'h0 ? _29_ + 1 : _29_ - 1));
  assign \$2413  = $signed(_30_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_29_);
  wire [42:0] _31_ = $signed(\$442 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2418  = (\$442 [42] == 1'h0) || _31_ == 0 ? $signed(_31_) : $signed(18'h186a0) + $signed(_31_);
  assign \$444  = \$436  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$440  : { 1'h0, \$443 [16:0] };
  assign \$445  = $signed(o__payload[129:104]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$446  = \$445  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$448  = $signed(\$447 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$450  = $signed(\$449 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$451  = \$448  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$450 ;
  assign \$453  = $signed(\$452 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$455  = \$451  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$453  : { \$454 [25], \$454  };
  assign \$456  = $signed(\$455 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$458  = $signed(\$457 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$460  = $signed(\$459 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$461  = \$458  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$460 ;
  assign \$463  = $signed(\$462 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$465  = \$461  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$463  : { \$464 [25], \$464  };
  assign \$467  = $signed(\$466 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$469  = $signed(\$468 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$470  = \$467  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$469 ;
  assign \$472  = $signed(\$471 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$474  = \$470  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$472  : { \$473 [25], \$473  };
  assign \$475  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$474 );
  assign \$476  = \$456  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$465 [26], \$465  } : \$475 ;
  assign \$478  = $signed(\$477 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$480  = $signed(\$479 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$481  = \$478  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$480 ;
  assign \$482  = $signed(o__payload[129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _32_, _33_, _34_;
  assign _32_ = $signed(\$482 );
  assign _33_ = $signed(15'h2000);
  assign _34_ = (\$482 [42] == 1'h0) || \$482  == 0 ? _32_ : $signed(_32_ - (1'h0 ? _33_ + 1 : _33_ - 1));
  assign \$2462  = $signed(_34_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_33_);
  wire [42:0] _35_ = $signed(\$483 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2467  = (\$483 [42] == 1'h0) || _35_ == 0 ? $signed(_35_) : $signed(18'h186a0) + $signed(_35_);
  assign \$485  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$484 [16:0];
  assign \$486  = $signed(o__payload[129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _36_, _37_, _38_;
  assign _36_ = $signed(\$486 );
  assign _37_ = $signed(15'h2000);
  assign _38_ = (\$486 [42] == 1'h0) || \$486  == 0 ? _36_ : $signed(_36_ - (1'h0 ? _37_ + 1 : _37_ - 1));
  assign \$2474  = $signed(_38_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_37_);
  wire [42:0] _39_ = $signed(\$487 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2479  = (\$487 [42] == 1'h0) || _39_ == 0 ? $signed(_39_) : $signed(18'h186a0) + $signed(_39_);
  assign \$489  = \$481  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$485  : { 1'h0, \$488 [16:0] };
  assign \$490  = $signed(o__payload[155:130]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$491  = \$490  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$493  = $signed(\$492 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$495  = $signed(\$494 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$496  = \$493  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$495 ;
  assign \$498  = $signed(\$497 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$500  = \$496  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$498  : { \$499 [25], \$499  };
  assign \$501  = $signed(\$500 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$503  = $signed(\$502 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$505  = $signed(\$504 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$506  = \$503  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$505 ;
  assign \$508  = $signed(\$507 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$510  = \$506  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$508  : { \$509 [25], \$509  };
  assign \$512  = $signed(\$511 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$514  = $signed(\$513 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$515  = \$512  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$514 ;
  assign \$517  = $signed(\$516 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$519  = \$515  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$517  : { \$518 [25], \$518  };
  assign \$520  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$519 );
  assign \$521  = \$501  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$510 [26], \$510  } : \$520 ;
  assign \$523  = $signed(\$522 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$525  = $signed(\$524 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$526  = \$523  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$525 ;
  assign \$527  = $signed(o__payload[155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _40_, _41_, _42_;
  assign _40_ = $signed(\$527 );
  assign _41_ = $signed(15'h2000);
  assign _42_ = (\$527 [42] == 1'h0) || \$527  == 0 ? _40_ : $signed(_40_ - (1'h0 ? _41_ + 1 : _41_ - 1));
  assign \$2523  = $signed(_42_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_41_);
  wire [42:0] _43_ = $signed(\$528 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2528  = (\$528 [42] == 1'h0) || _43_ == 0 ? $signed(_43_) : $signed(18'h186a0) + $signed(_43_);
  assign \$530  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$529 [16:0];
  assign \$531  = $signed(o__payload[155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _44_, _45_, _46_;
  assign _44_ = $signed(\$531 );
  assign _45_ = $signed(15'h2000);
  assign _46_ = (\$531 [42] == 1'h0) || \$531  == 0 ? _44_ : $signed(_44_ - (1'h0 ? _45_ + 1 : _45_ - 1));
  assign \$2535  = $signed(_46_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_45_);
  wire [42:0] _47_ = $signed(\$532 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2540  = (\$532 [42] == 1'h0) || _47_ == 0 ? $signed(_47_) : $signed(18'h186a0) + $signed(_47_);
  assign \$534  = \$526  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$530  : { 1'h0, \$533 [16:0] };
  assign \$535  = $signed(o__payload[181:156]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$536  = \$535  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$538  = $signed(\$537 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$540  = $signed(\$539 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$541  = \$538  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$540 ;
  assign \$543  = $signed(\$542 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$545  = \$541  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$543  : { \$544 [25], \$544  };
  assign \$546  = $signed(\$545 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$548  = $signed(\$547 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$550  = $signed(\$549 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$551  = \$548  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$550 ;
  assign \$553  = $signed(\$552 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$555  = \$551  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$553  : { \$554 [25], \$554  };
  assign \$557  = $signed(\$556 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$559  = $signed(\$558 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$560  = \$557  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$559 ;
  assign \$562  = $signed(\$561 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$564  = \$560  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$562  : { \$563 [25], \$563  };
  assign \$565  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$564 );
  assign \$566  = \$546  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$555 [26], \$555  } : \$565 ;
  assign \$568  = $signed(\$567 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$570  = $signed(\$569 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$571  = \$568  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$570 ;
  assign \$572  = $signed(o__payload[181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _48_, _49_, _50_;
  assign _48_ = $signed(\$572 );
  assign _49_ = $signed(15'h2000);
  assign _50_ = (\$572 [42] == 1'h0) || \$572  == 0 ? _48_ : $signed(_48_ - (1'h0 ? _49_ + 1 : _49_ - 1));
  assign \$2584  = $signed(_50_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_49_);
  wire [42:0] _51_ = $signed(\$573 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2589  = (\$573 [42] == 1'h0) || _51_ == 0 ? $signed(_51_) : $signed(18'h186a0) + $signed(_51_);
  assign \$575  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$574 [16:0];
  assign \$576  = $signed(o__payload[181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _52_, _53_, _54_;
  assign _52_ = $signed(\$576 );
  assign _53_ = $signed(15'h2000);
  assign _54_ = (\$576 [42] == 1'h0) || \$576  == 0 ? _52_ : $signed(_52_ - (1'h0 ? _53_ + 1 : _53_ - 1));
  assign \$2596  = $signed(_54_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_53_);
  wire [42:0] _55_ = $signed(\$577 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2601  = (\$577 [42] == 1'h0) || _55_ == 0 ? $signed(_55_) : $signed(18'h186a0) + $signed(_55_);
  assign \$579  = \$571  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$575  : { 1'h0, \$578 [16:0] };
  assign \$580  = $signed(o__payload[207:182]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$581  = \$580  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$583  = $signed(\$582 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$585  = $signed(\$584 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$586  = \$583  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$585 ;
  assign \$588  = $signed(\$587 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$590  = \$586  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$588  : { \$589 [25], \$589  };
  assign \$591  = $signed(\$590 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$593  = $signed(\$592 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$595  = $signed(\$594 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$596  = \$593  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$595 ;
  assign \$598  = $signed(\$597 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$600  = \$596  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$598  : { \$599 [25], \$599  };
  assign \$602  = $signed(\$601 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$604  = $signed(\$603 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$605  = \$602  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$604 ;
  assign \$607  = $signed(\$606 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$609  = \$605  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$607  : { \$608 [25], \$608  };
  assign \$610  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$609 );
  assign \$611  = \$591  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$600 [26], \$600  } : \$610 ;
  assign \$613  = $signed(\$612 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$615  = $signed(\$614 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$616  = \$613  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$615 ;
  assign \$617  = $signed(o__payload[207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _56_, _57_, _58_;
  assign _56_ = $signed(\$617 );
  assign _57_ = $signed(15'h2000);
  assign _58_ = (\$617 [42] == 1'h0) || \$617  == 0 ? _56_ : $signed(_56_ - (1'h0 ? _57_ + 1 : _57_ - 1));
  assign \$2645  = $signed(_58_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_57_);
  wire [42:0] _59_ = $signed(\$618 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2650  = (\$618 [42] == 1'h0) || _59_ == 0 ? $signed(_59_) : $signed(18'h186a0) + $signed(_59_);
  assign \$620  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$619 [16:0];
  assign \$621  = $signed(o__payload[207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _60_, _61_, _62_;
  assign _60_ = $signed(\$621 );
  assign _61_ = $signed(15'h2000);
  assign _62_ = (\$621 [42] == 1'h0) || \$621  == 0 ? _60_ : $signed(_60_ - (1'h0 ? _61_ + 1 : _61_ - 1));
  assign \$2657  = $signed(_62_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_61_);
  wire [42:0] _63_ = $signed(\$622 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2662  = (\$622 [42] == 1'h0) || _63_ == 0 ? $signed(_63_) : $signed(18'h186a0) + $signed(_63_);
  assign \$624  = \$616  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$620  : { 1'h0, \$623 [16:0] };
  assign \$626  = $signed(\i__payload$58 [25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$627  = \$626  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$629  = $signed(\$628 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$631  = $signed(\$630 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$632  = \$629  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$631 ;
  assign \$634  = $signed(\$633 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$636  = \$632  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$634  : { \$635 [25], \$635  };
  assign \$637  = $signed(\$636 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$639  = $signed(\$638 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$641  = $signed(\$640 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$642  = \$639  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$641 ;
  assign \$644  = $signed(\$643 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$646  = \$642  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$644  : { \$645 [25], \$645  };
  assign \$648  = $signed(\$647 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$650  = $signed(\$649 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$651  = \$648  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$650 ;
  assign \$653  = $signed(\$652 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$655  = \$651  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$653  : { \$654 [25], \$654  };
  assign \$656  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$655 );
  assign \$657  = \$637  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$646 [26], \$646  } : \$656 ;
  assign \$659  = $signed(\$658 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$661  = $signed(\$660 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$662  = \$659  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$661 ;
  assign \$663  = $signed(\i__payload$58 [25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _64_, _65_, _66_;
  assign _64_ = $signed(\$663 );
  assign _65_ = $signed(15'h2000);
  assign _66_ = (\$663 [42] == 1'h0) || \$663  == 0 ? _64_ : $signed(_64_ - (1'h0 ? _65_ + 1 : _65_ - 1));
  assign \$2708  = $signed(_66_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_65_);
  wire [42:0] _67_ = $signed(\$664 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2713  = (\$664 [42] == 1'h0) || _67_ == 0 ? $signed(_67_) : $signed(18'h186a0) + $signed(_67_);
  assign \$666  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$665 [16:0];
  assign \$667  = $signed(\i__payload$58 [25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _68_, _69_, _70_;
  assign _68_ = $signed(\$667 );
  assign _69_ = $signed(15'h2000);
  assign _70_ = (\$667 [42] == 1'h0) || \$667  == 0 ? _68_ : $signed(_68_ - (1'h0 ? _69_ + 1 : _69_ - 1));
  assign \$2720  = $signed(_70_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_69_);
  wire [42:0] _71_ = $signed(\$668 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2725  = (\$668 [42] == 1'h0) || _71_ == 0 ? $signed(_71_) : $signed(18'h186a0) + $signed(_71_);
  assign \$670  = \$662  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$666  : { 1'h0, \$669 [16:0] };
  assign \$671  = $signed(\i__payload$58 [51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$672  = \$671  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$674  = $signed(\$673 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$676  = $signed(\$675 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$677  = \$674  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$676 ;
  assign \$679  = $signed(\$678 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$681  = \$677  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$679  : { \$680 [25], \$680  };
  assign \$682  = $signed(\$681 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$684  = $signed(\$683 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$686  = $signed(\$685 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$687  = \$684  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$686 ;
  assign \$689  = $signed(\$688 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$691  = \$687  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$689  : { \$690 [25], \$690  };
  assign \$693  = $signed(\$692 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$695  = $signed(\$694 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$696  = \$693  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$695 ;
  assign \$698  = $signed(\$697 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$700  = \$696  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$698  : { \$699 [25], \$699  };
  assign \$701  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$700 );
  assign \$702  = \$682  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$691 [26], \$691  } : \$701 ;
  assign \$704  = $signed(\$703 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$706  = $signed(\$705 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$707  = \$704  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$706 ;
  assign \$708  = $signed(\i__payload$58 [51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _72_, _73_, _74_;
  assign _72_ = $signed(\$708 );
  assign _73_ = $signed(15'h2000);
  assign _74_ = (\$708 [42] == 1'h0) || \$708  == 0 ? _72_ : $signed(_72_ - (1'h0 ? _73_ + 1 : _73_ - 1));
  assign \$2769  = $signed(_74_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_73_);
  wire [42:0] _75_ = $signed(\$709 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2774  = (\$709 [42] == 1'h0) || _75_ == 0 ? $signed(_75_) : $signed(18'h186a0) + $signed(_75_);
  assign \$711  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$710 [16:0];
  assign \$712  = $signed(\i__payload$58 [51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _76_, _77_, _78_;
  assign _76_ = $signed(\$712 );
  assign _77_ = $signed(15'h2000);
  assign _78_ = (\$712 [42] == 1'h0) || \$712  == 0 ? _76_ : $signed(_76_ - (1'h0 ? _77_ + 1 : _77_ - 1));
  assign \$2781  = $signed(_78_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_77_);
  wire [42:0] _79_ = $signed(\$713 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2786  = (\$713 [42] == 1'h0) || _79_ == 0 ? $signed(_79_) : $signed(18'h186a0) + $signed(_79_);
  assign \$715  = \$707  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$711  : { 1'h0, \$714 [16:0] };
  assign \$716  = $signed(\i__payload$58 [77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$717  = \$716  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$719  = $signed(\$718 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$721  = $signed(\$720 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$722  = \$719  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$721 ;
  assign \$724  = $signed(\$723 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$726  = \$722  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$724  : { \$725 [25], \$725  };
  assign \$727  = $signed(\$726 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$729  = $signed(\$728 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$731  = $signed(\$730 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$732  = \$729  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$731 ;
  assign \$734  = $signed(\$733 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$736  = \$732  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$734  : { \$735 [25], \$735  };
  assign \$738  = $signed(\$737 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$740  = $signed(\$739 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$741  = \$738  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$740 ;
  assign \$743  = $signed(\$742 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$745  = \$741  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$743  : { \$744 [25], \$744  };
  assign \$746  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$745 );
  assign \$747  = \$727  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$736 [26], \$736  } : \$746 ;
  assign \$749  = $signed(\$748 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$751  = $signed(\$750 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$752  = \$749  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$751 ;
  assign \$753  = $signed(\i__payload$58 [77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _80_, _81_, _82_;
  assign _80_ = $signed(\$753 );
  assign _81_ = $signed(15'h2000);
  assign _82_ = (\$753 [42] == 1'h0) || \$753  == 0 ? _80_ : $signed(_80_ - (1'h0 ? _81_ + 1 : _81_ - 1));
  assign \$2830  = $signed(_82_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_81_);
  wire [42:0] _83_ = $signed(\$754 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2835  = (\$754 [42] == 1'h0) || _83_ == 0 ? $signed(_83_) : $signed(18'h186a0) + $signed(_83_);
  assign \$756  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$755 [16:0];
  assign \$757  = $signed(\i__payload$58 [77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _84_, _85_, _86_;
  assign _84_ = $signed(\$757 );
  assign _85_ = $signed(15'h2000);
  assign _86_ = (\$757 [42] == 1'h0) || \$757  == 0 ? _84_ : $signed(_84_ - (1'h0 ? _85_ + 1 : _85_ - 1));
  assign \$2842  = $signed(_86_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_85_);
  wire [42:0] _87_ = $signed(\$758 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2847  = (\$758 [42] == 1'h0) || _87_ == 0 ? $signed(_87_) : $signed(18'h186a0) + $signed(_87_);
  assign \$760  = \$752  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$756  : { 1'h0, \$759 [16:0] };
  assign \$761  = $signed(\i__payload$58 [103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$762  = \$761  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$764  = $signed(\$763 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$766  = $signed(\$765 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$767  = \$764  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$766 ;
  assign \$769  = $signed(\$768 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$771  = \$767  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$769  : { \$770 [25], \$770  };
  assign \$772  = $signed(\$771 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$774  = $signed(\$773 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$776  = $signed(\$775 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$777  = \$774  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$776 ;
  assign \$779  = $signed(\$778 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$781  = \$777  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$779  : { \$780 [25], \$780  };
  assign \$783  = $signed(\$782 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$785  = $signed(\$784 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$786  = \$783  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$785 ;
  assign \$788  = $signed(\$787 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$790  = \$786  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$788  : { \$789 [25], \$789  };
  assign \$791  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$790 );
  assign \$792  = \$772  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$781 [26], \$781  } : \$791 ;
  assign \$794  = $signed(\$793 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$796  = $signed(\$795 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$797  = \$794  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$796 ;
  assign \$798  = $signed(\i__payload$58 [103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _88_, _89_, _90_;
  assign _88_ = $signed(\$798 );
  assign _89_ = $signed(15'h2000);
  assign _90_ = (\$798 [42] == 1'h0) || \$798  == 0 ? _88_ : $signed(_88_ - (1'h0 ? _89_ + 1 : _89_ - 1));
  assign \$2891  = $signed(_90_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_89_);
  wire [42:0] _91_ = $signed(\$799 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2896  = (\$799 [42] == 1'h0) || _91_ == 0 ? $signed(_91_) : $signed(18'h186a0) + $signed(_91_);
  assign \$801  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$800 [16:0];
  assign \$802  = $signed(\i__payload$58 [103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _92_, _93_, _94_;
  assign _92_ = $signed(\$802 );
  assign _93_ = $signed(15'h2000);
  assign _94_ = (\$802 [42] == 1'h0) || \$802  == 0 ? _92_ : $signed(_92_ - (1'h0 ? _93_ + 1 : _93_ - 1));
  assign \$2903  = $signed(_94_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_93_);
  wire [42:0] _95_ = $signed(\$803 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2908  = (\$803 [42] == 1'h0) || _95_ == 0 ? $signed(_95_) : $signed(18'h186a0) + $signed(_95_);
  assign \$805  = \$797  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$801  : { 1'h0, \$804 [16:0] };
  assign \$806  = $signed(\i__payload$58 [129:104]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$807  = \$806  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$809  = $signed(\$808 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$811  = $signed(\$810 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$812  = \$809  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$811 ;
  assign \$814  = $signed(\$813 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$816  = \$812  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$814  : { \$815 [25], \$815  };
  assign \$817  = $signed(\$816 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$819  = $signed(\$818 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$821  = $signed(\$820 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$822  = \$819  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$821 ;
  assign \$824  = $signed(\$823 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$826  = \$822  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$824  : { \$825 [25], \$825  };
  assign \$828  = $signed(\$827 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$830  = $signed(\$829 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$831  = \$828  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$830 ;
  assign \$833  = $signed(\$832 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$835  = \$831  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$833  : { \$834 [25], \$834  };
  assign \$836  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$835 );
  assign \$837  = \$817  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$826 [26], \$826  } : \$836 ;
  assign \$839  = $signed(\$838 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$841  = $signed(\$840 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$842  = \$839  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$841 ;
  assign \$843  = $signed(\i__payload$58 [129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _96_, _97_, _98_;
  assign _96_ = $signed(\$843 );
  assign _97_ = $signed(15'h2000);
  assign _98_ = (\$843 [42] == 1'h0) || \$843  == 0 ? _96_ : $signed(_96_ - (1'h0 ? _97_ + 1 : _97_ - 1));
  assign \$2952  = $signed(_98_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_97_);
  wire [42:0] _99_ = $signed(\$844 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2957  = (\$844 [42] == 1'h0) || _99_ == 0 ? $signed(_99_) : $signed(18'h186a0) + $signed(_99_);
  assign \$846  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$845 [16:0];
  assign \$847  = $signed(\i__payload$58 [129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _100_, _101_, _102_;
  assign _100_ = $signed(\$847 );
  assign _101_ = $signed(15'h2000);
  assign _102_ = (\$847 [42] == 1'h0) || \$847  == 0 ? _100_ : $signed(_100_ - (1'h0 ? _101_ + 1 : _101_ - 1));
  assign \$2964  = $signed(_102_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_101_);
  wire [42:0] _103_ = $signed(\$848 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2969  = (\$848 [42] == 1'h0) || _103_ == 0 ? $signed(_103_) : $signed(18'h186a0) + $signed(_103_);
  assign \$850  = \$842  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$846  : { 1'h0, \$849 [16:0] };
  assign \$851  = $signed(\i__payload$58 [155:130]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$852  = \$851  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$854  = $signed(\$853 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$856  = $signed(\$855 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$857  = \$854  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$856 ;
  assign \$859  = $signed(\$858 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$861  = \$857  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$859  : { \$860 [25], \$860  };
  assign \$862  = $signed(\$861 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$864  = $signed(\$863 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$866  = $signed(\$865 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$867  = \$864  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$866 ;
  assign \$869  = $signed(\$868 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$871  = \$867  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$869  : { \$870 [25], \$870  };
  assign \$873  = $signed(\$872 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$875  = $signed(\$874 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$876  = \$873  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$875 ;
  assign \$878  = $signed(\$877 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$880  = \$876  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$878  : { \$879 [25], \$879  };
  assign \$881  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$880 );
  assign \$882  = \$862  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$871 [26], \$871  } : \$881 ;
  assign \$884  = $signed(\$883 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$886  = $signed(\$885 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$887  = \$884  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$886 ;
  assign \$888  = $signed(\i__payload$58 [155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _104_, _105_, _106_;
  assign _104_ = $signed(\$888 );
  assign _105_ = $signed(15'h2000);
  assign _106_ = (\$888 [42] == 1'h0) || \$888  == 0 ? _104_ : $signed(_104_ - (1'h0 ? _105_ + 1 : _105_ - 1));
  assign \$3013  = $signed(_106_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_105_);
  wire [42:0] _107_ = $signed(\$889 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3018  = (\$889 [42] == 1'h0) || _107_ == 0 ? $signed(_107_) : $signed(18'h186a0) + $signed(_107_);
  assign \$891  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$890 [16:0];
  assign \$892  = $signed(\i__payload$58 [155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _108_, _109_, _110_;
  assign _108_ = $signed(\$892 );
  assign _109_ = $signed(15'h2000);
  assign _110_ = (\$892 [42] == 1'h0) || \$892  == 0 ? _108_ : $signed(_108_ - (1'h0 ? _109_ + 1 : _109_ - 1));
  assign \$3025  = $signed(_110_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_109_);
  wire [42:0] _111_ = $signed(\$893 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3030  = (\$893 [42] == 1'h0) || _111_ == 0 ? $signed(_111_) : $signed(18'h186a0) + $signed(_111_);
  assign \$895  = \$887  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$891  : { 1'h0, \$894 [16:0] };
  assign \$896  = $signed(\i__payload$58 [181:156]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$897  = \$896  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$899  = $signed(\$898 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$901  = $signed(\$900 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$902  = \$899  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$901 ;
  assign \$904  = $signed(\$903 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$906  = \$902  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$904  : { \$905 [25], \$905  };
  assign \$907  = $signed(\$906 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$909  = $signed(\$908 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$911  = $signed(\$910 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$912  = \$909  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$911 ;
  assign \$914  = $signed(\$913 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$916  = \$912  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$914  : { \$915 [25], \$915  };
  assign \$918  = $signed(\$917 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$920  = $signed(\$919 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$921  = \$918  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$920 ;
  assign \$923  = $signed(\$922 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$925  = \$921  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$923  : { \$924 [25], \$924  };
  assign \$926  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$925 );
  assign \$927  = \$907  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$916 [26], \$916  } : \$926 ;
  assign \$929  = $signed(\$928 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$931  = $signed(\$930 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$932  = \$929  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$931 ;
  assign \$933  = $signed(\i__payload$58 [181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _112_, _113_, _114_;
  assign _112_ = $signed(\$933 );
  assign _113_ = $signed(15'h2000);
  assign _114_ = (\$933 [42] == 1'h0) || \$933  == 0 ? _112_ : $signed(_112_ - (1'h0 ? _113_ + 1 : _113_ - 1));
  assign \$3074  = $signed(_114_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_113_);
  wire [42:0] _115_ = $signed(\$934 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3079  = (\$934 [42] == 1'h0) || _115_ == 0 ? $signed(_115_) : $signed(18'h186a0) + $signed(_115_);
  assign \$936  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$935 [16:0];
  assign \$937  = $signed(\i__payload$58 [181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _116_, _117_, _118_;
  assign _116_ = $signed(\$937 );
  assign _117_ = $signed(15'h2000);
  assign _118_ = (\$937 [42] == 1'h0) || \$937  == 0 ? _116_ : $signed(_116_ - (1'h0 ? _117_ + 1 : _117_ - 1));
  assign \$3086  = $signed(_118_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_117_);
  wire [42:0] _119_ = $signed(\$938 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3091  = (\$938 [42] == 1'h0) || _119_ == 0 ? $signed(_119_) : $signed(18'h186a0) + $signed(_119_);
  assign \$940  = \$932  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$936  : { 1'h0, \$939 [16:0] };
  assign \$941  = $signed(\i__payload$58 [207:182]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$942  = \$941  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$944  = $signed(\$943 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$946  = $signed(\$945 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$947  = \$944  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$946 ;
  assign \$949  = $signed(\$948 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$951  = \$947  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$949  : { \$950 [25], \$950  };
  assign \$952  = $signed(\$951 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$954  = $signed(\$953 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$956  = $signed(\$955 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$957  = \$954  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$956 ;
  assign \$959  = $signed(\$958 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$961  = \$957  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$959  : { \$960 [25], \$960  };
  assign \$963  = $signed(\$962 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$965  = $signed(\$964 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$966  = \$963  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$965 ;
  assign \$968  = $signed(\$967 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$970  = \$966  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$968  : { \$969 [25], \$969  };
  assign \$971  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$970 );
  assign \$972  = \$952  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$961 [26], \$961  } : \$971 ;
  assign \$974  = $signed(\$973 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$976  = $signed(\$975 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$977  = \$974  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$976 ;
  assign \$978  = $signed(\i__payload$58 [207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _120_, _121_, _122_;
  assign _120_ = $signed(\$978 );
  assign _121_ = $signed(15'h2000);
  assign _122_ = (\$978 [42] == 1'h0) || \$978  == 0 ? _120_ : $signed(_120_ - (1'h0 ? _121_ + 1 : _121_ - 1));
  assign \$3135  = $signed(_122_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_121_);
  wire [42:0] _123_ = $signed(\$979 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3140  = (\$979 [42] == 1'h0) || _123_ == 0 ? $signed(_123_) : $signed(18'h186a0) + $signed(_123_);
  assign \$981  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$980 [16:0];
  assign \$982  = $signed(\i__payload$58 [207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _124_, _125_, _126_;
  assign _124_ = $signed(\$982 );
  assign _125_ = $signed(15'h2000);
  assign _126_ = (\$982 [42] == 1'h0) || \$982  == 0 ? _124_ : $signed(_124_ - (1'h0 ? _125_ + 1 : _125_ - 1));
  assign \$3147  = $signed(_126_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_125_);
  wire [42:0] _127_ = $signed(\$983 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3152  = (\$983 [42] == 1'h0) || _127_ == 0 ? $signed(_127_) : $signed(18'h186a0) + $signed(_127_);
  assign \$985  = \$977  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$981  : { 1'h0, \$984 [16:0] };
  assign \$986  = needed - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:92" *) 1'h1;
  assign \$987  = idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:92" *) \$986 ;
  assign \$988  = idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:96" *) 1'h1;
  assign \$990  = $signed(\$signal$17 [25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$991  = \$990  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$993  = $signed(\$992 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$995  = $signed(\$994 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$996  = \$993  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$995 ;
  assign \$998  = $signed(\$997 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1000  = \$996  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$998  : { \$999 [25], \$999  };
  assign \$1001  = $signed(\$1000 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1003  = $signed(\$1002 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1005  = $signed(\$1004 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1006  = \$1003  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1005 ;
  assign \$1008  = $signed(\$1007 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1010  = \$1006  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1008  : { \$1009 [25], \$1009  };
  assign \$1012  = $signed(\$1011 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1014  = $signed(\$1013 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1015  = \$1012  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1014 ;
  assign \$1017  = $signed(\$1016 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1019  = \$1015  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1017  : { \$1018 [25], \$1018  };
  assign \$1020  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1019 );
  assign \$1021  = \$1001  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1010 [26], \$1010  } : \$1020 ;
  assign \$1023  = $signed(\$1022 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1025  = $signed(\$1024 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1026  = \$1023  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1025 ;
  assign \$1027  = $signed(\$signal$17 [25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _128_, _129_, _130_;
  assign _128_ = $signed(\$1027 );
  assign _129_ = $signed(15'h2000);
  assign _130_ = (\$1027 [42] == 1'h0) || \$1027  == 0 ? _128_ : $signed(_128_ - (1'h0 ? _129_ + 1 : _129_ - 1));
  assign \$3201  = $signed(_130_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_129_);
  wire [42:0] _131_ = $signed(\$1028 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3206  = (\$1028 [42] == 1'h0) || _131_ == 0 ? $signed(_131_) : $signed(18'h186a0) + $signed(_131_);
  assign \$1030  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1029 [16:0];
  assign \$1031  = $signed(\$signal$17 [25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _132_, _133_, _134_;
  assign _132_ = $signed(\$1031 );
  assign _133_ = $signed(15'h2000);
  assign _134_ = (\$1031 [42] == 1'h0) || \$1031  == 0 ? _132_ : $signed(_132_ - (1'h0 ? _133_ + 1 : _133_ - 1));
  assign \$3213  = $signed(_134_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_133_);
  wire [42:0] _135_ = $signed(\$1032 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3218  = (\$1032 [42] == 1'h0) || _135_ == 0 ? $signed(_135_) : $signed(18'h186a0) + $signed(_135_);
  assign \$1034  = \$1026  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1030  : { 1'h0, \$1033 [16:0] };
  assign \$1035  = $signed(\$signal$17 [51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1036  = \$1035  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1038  = $signed(\$1037 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1040  = $signed(\$1039 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1041  = \$1038  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1040 ;
  assign \$1043  = $signed(\$1042 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1045  = \$1041  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1043  : { \$1044 [25], \$1044  };
  assign \$1046  = $signed(\$1045 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1048  = $signed(\$1047 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1050  = $signed(\$1049 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1051  = \$1048  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1050 ;
  assign \$1053  = $signed(\$1052 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1055  = \$1051  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1053  : { \$1054 [25], \$1054  };
  assign \$1057  = $signed(\$1056 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1059  = $signed(\$1058 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1060  = \$1057  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1059 ;
  assign \$1062  = $signed(\$1061 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1064  = \$1060  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1062  : { \$1063 [25], \$1063  };
  assign \$1065  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1064 );
  assign \$1066  = \$1046  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1055 [26], \$1055  } : \$1065 ;
  assign \$1068  = $signed(\$1067 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1070  = $signed(\$1069 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1071  = \$1068  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1070 ;
  assign \$1072  = $signed(\$signal$17 [51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _136_, _137_, _138_;
  assign _136_ = $signed(\$1072 );
  assign _137_ = $signed(15'h2000);
  assign _138_ = (\$1072 [42] == 1'h0) || \$1072  == 0 ? _136_ : $signed(_136_ - (1'h0 ? _137_ + 1 : _137_ - 1));
  assign \$3262  = $signed(_138_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_137_);
  wire [42:0] _139_ = $signed(\$1073 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3267  = (\$1073 [42] == 1'h0) || _139_ == 0 ? $signed(_139_) : $signed(18'h186a0) + $signed(_139_);
  assign \$1075  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1074 [16:0];
  assign \$1076  = $signed(\$signal$17 [51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _140_, _141_, _142_;
  assign _140_ = $signed(\$1076 );
  assign _141_ = $signed(15'h2000);
  assign _142_ = (\$1076 [42] == 1'h0) || \$1076  == 0 ? _140_ : $signed(_140_ - (1'h0 ? _141_ + 1 : _141_ - 1));
  assign \$3274  = $signed(_142_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_141_);
  wire [42:0] _143_ = $signed(\$1077 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3279  = (\$1077 [42] == 1'h0) || _143_ == 0 ? $signed(_143_) : $signed(18'h186a0) + $signed(_143_);
  assign \$1079  = \$1071  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1075  : { 1'h0, \$1078 [16:0] };
  assign \$1080  = $signed(\$signal$17 [77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1081  = \$1080  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1083  = $signed(\$1082 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1085  = $signed(\$1084 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1086  = \$1083  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1085 ;
  assign \$1088  = $signed(\$1087 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1090  = \$1086  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1088  : { \$1089 [25], \$1089  };
  assign \$1091  = $signed(\$1090 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1093  = $signed(\$1092 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1095  = $signed(\$1094 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1096  = \$1093  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1095 ;
  assign \$1098  = $signed(\$1097 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1100  = \$1096  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1098  : { \$1099 [25], \$1099  };
  assign \$1102  = $signed(\$1101 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1104  = $signed(\$1103 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1105  = \$1102  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1104 ;
  assign \$1107  = $signed(\$1106 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1109  = \$1105  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1107  : { \$1108 [25], \$1108  };
  assign \$1110  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1109 );
  assign \$1111  = \$1091  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1100 [26], \$1100  } : \$1110 ;
  assign \$1113  = $signed(\$1112 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1115  = $signed(\$1114 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1116  = \$1113  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1115 ;
  assign \$1117  = $signed(\$signal$17 [77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _144_, _145_, _146_;
  assign _144_ = $signed(\$1117 );
  assign _145_ = $signed(15'h2000);
  assign _146_ = (\$1117 [42] == 1'h0) || \$1117  == 0 ? _144_ : $signed(_144_ - (1'h0 ? _145_ + 1 : _145_ - 1));
  assign \$3323  = $signed(_146_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_145_);
  wire [42:0] _147_ = $signed(\$1118 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3328  = (\$1118 [42] == 1'h0) || _147_ == 0 ? $signed(_147_) : $signed(18'h186a0) + $signed(_147_);
  assign \$1120  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1119 [16:0];
  assign \$1121  = $signed(\$signal$17 [77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _148_, _149_, _150_;
  assign _148_ = $signed(\$1121 );
  assign _149_ = $signed(15'h2000);
  assign _150_ = (\$1121 [42] == 1'h0) || \$1121  == 0 ? _148_ : $signed(_148_ - (1'h0 ? _149_ + 1 : _149_ - 1));
  assign \$3335  = $signed(_150_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_149_);
  wire [42:0] _151_ = $signed(\$1122 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3340  = (\$1122 [42] == 1'h0) || _151_ == 0 ? $signed(_151_) : $signed(18'h186a0) + $signed(_151_);
  assign \$1124  = \$1116  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1120  : { 1'h0, \$1123 [16:0] };
  assign \$1125  = $signed(\$signal$17 [103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1126  = \$1125  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1128  = $signed(\$1127 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1130  = $signed(\$1129 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1131  = \$1128  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1130 ;
  assign \$1133  = $signed(\$1132 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1135  = \$1131  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1133  : { \$1134 [25], \$1134  };
  assign \$1136  = $signed(\$1135 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1138  = $signed(\$1137 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1140  = $signed(\$1139 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1141  = \$1138  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1140 ;
  assign \$1143  = $signed(\$1142 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1145  = \$1141  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1143  : { \$1144 [25], \$1144  };
  assign \$1147  = $signed(\$1146 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1149  = $signed(\$1148 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1150  = \$1147  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1149 ;
  assign \$1152  = $signed(\$1151 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1154  = \$1150  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1152  : { \$1153 [25], \$1153  };
  assign \$1155  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1154 );
  assign \$1156  = \$1136  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1145 [26], \$1145  } : \$1155 ;
  assign \$1158  = $signed(\$1157 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1160  = $signed(\$1159 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1161  = \$1158  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1160 ;
  assign \$1162  = $signed(\$signal$17 [103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _152_, _153_, _154_;
  assign _152_ = $signed(\$1162 );
  assign _153_ = $signed(15'h2000);
  assign _154_ = (\$1162 [42] == 1'h0) || \$1162  == 0 ? _152_ : $signed(_152_ - (1'h0 ? _153_ + 1 : _153_ - 1));
  assign \$3384  = $signed(_154_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_153_);
  wire [42:0] _155_ = $signed(\$1163 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3389  = (\$1163 [42] == 1'h0) || _155_ == 0 ? $signed(_155_) : $signed(18'h186a0) + $signed(_155_);
  assign \$1165  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1164 [16:0];
  assign \$1166  = $signed(\$signal$17 [103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _156_, _157_, _158_;
  assign _156_ = $signed(\$1166 );
  assign _157_ = $signed(15'h2000);
  assign _158_ = (\$1166 [42] == 1'h0) || \$1166  == 0 ? _156_ : $signed(_156_ - (1'h0 ? _157_ + 1 : _157_ - 1));
  assign \$3396  = $signed(_158_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_157_);
  wire [42:0] _159_ = $signed(\$1167 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3401  = (\$1167 [42] == 1'h0) || _159_ == 0 ? $signed(_159_) : $signed(18'h186a0) + $signed(_159_);
  assign \$1169  = \$1161  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1165  : { 1'h0, \$1168 [16:0] };
  assign \$1170  = $signed(\$signal$19 [25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1171  = \$1170  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1173  = $signed(\$1172 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1175  = $signed(\$1174 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1176  = \$1173  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1175 ;
  assign \$1178  = $signed(\$1177 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1180  = \$1176  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1178  : { \$1179 [25], \$1179  };
  assign \$1181  = $signed(\$1180 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1183  = $signed(\$1182 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1185  = $signed(\$1184 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1186  = \$1183  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1185 ;
  assign \$1188  = $signed(\$1187 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1190  = \$1186  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1188  : { \$1189 [25], \$1189  };
  assign \$1192  = $signed(\$1191 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1194  = $signed(\$1193 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1195  = \$1192  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1194 ;
  assign \$1197  = $signed(\$1196 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1199  = \$1195  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1197  : { \$1198 [25], \$1198  };
  assign \$1200  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1199 );
  assign \$1201  = \$1181  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1190 [26], \$1190  } : \$1200 ;
  assign \$1203  = $signed(\$1202 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1205  = $signed(\$1204 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1206  = \$1203  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1205 ;
  assign \$1207  = $signed(\$signal$19 [25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _160_, _161_, _162_;
  assign _160_ = $signed(\$1207 );
  assign _161_ = $signed(15'h2000);
  assign _162_ = (\$1207 [42] == 1'h0) || \$1207  == 0 ? _160_ : $signed(_160_ - (1'h0 ? _161_ + 1 : _161_ - 1));
  assign \$3445  = $signed(_162_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_161_);
  wire [42:0] _163_ = $signed(\$1208 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3450  = (\$1208 [42] == 1'h0) || _163_ == 0 ? $signed(_163_) : $signed(18'h186a0) + $signed(_163_);
  assign \$1210  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1209 [16:0];
  assign \$1211  = $signed(\$signal$19 [25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _164_, _165_, _166_;
  assign _164_ = $signed(\$1211 );
  assign _165_ = $signed(15'h2000);
  assign _166_ = (\$1211 [42] == 1'h0) || \$1211  == 0 ? _164_ : $signed(_164_ - (1'h0 ? _165_ + 1 : _165_ - 1));
  assign \$3457  = $signed(_166_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_165_);
  wire [42:0] _167_ = $signed(\$1212 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3462  = (\$1212 [42] == 1'h0) || _167_ == 0 ? $signed(_167_) : $signed(18'h186a0) + $signed(_167_);
  assign \$1214  = \$1206  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1210  : { 1'h0, \$1213 [16:0] };
  assign \$1215  = $signed(\$signal$19 [51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1216  = \$1215  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1218  = $signed(\$1217 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1220  = $signed(\$1219 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1221  = \$1218  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1220 ;
  assign \$1223  = $signed(\$1222 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1225  = \$1221  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1223  : { \$1224 [25], \$1224  };
  assign \$1226  = $signed(\$1225 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1228  = $signed(\$1227 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1230  = $signed(\$1229 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1231  = \$1228  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1230 ;
  assign \$1233  = $signed(\$1232 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1235  = \$1231  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1233  : { \$1234 [25], \$1234  };
  assign \$1237  = $signed(\$1236 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1239  = $signed(\$1238 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1240  = \$1237  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1239 ;
  assign \$1242  = $signed(\$1241 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1244  = \$1240  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1242  : { \$1243 [25], \$1243  };
  assign \$1245  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1244 );
  assign \$1246  = \$1226  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1235 [26], \$1235  } : \$1245 ;
  assign \$1248  = $signed(\$1247 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1250  = $signed(\$1249 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1251  = \$1248  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1250 ;
  assign \$1252  = $signed(\$signal$19 [51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _168_, _169_, _170_;
  assign _168_ = $signed(\$1252 );
  assign _169_ = $signed(15'h2000);
  assign _170_ = (\$1252 [42] == 1'h0) || \$1252  == 0 ? _168_ : $signed(_168_ - (1'h0 ? _169_ + 1 : _169_ - 1));
  assign \$3506  = $signed(_170_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_169_);
  wire [42:0] _171_ = $signed(\$1253 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3511  = (\$1253 [42] == 1'h0) || _171_ == 0 ? $signed(_171_) : $signed(18'h186a0) + $signed(_171_);
  assign \$1255  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1254 [16:0];
  assign \$1256  = $signed(\$signal$19 [51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _172_, _173_, _174_;
  assign _172_ = $signed(\$1256 );
  assign _173_ = $signed(15'h2000);
  assign _174_ = (\$1256 [42] == 1'h0) || \$1256  == 0 ? _172_ : $signed(_172_ - (1'h0 ? _173_ + 1 : _173_ - 1));
  assign \$3518  = $signed(_174_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_173_);
  wire [42:0] _175_ = $signed(\$1257 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3523  = (\$1257 [42] == 1'h0) || _175_ == 0 ? $signed(_175_) : $signed(18'h186a0) + $signed(_175_);
  assign \$1259  = \$1251  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1255  : { 1'h0, \$1258 [16:0] };
  assign \$1260  = $signed(\$signal$19 [77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1261  = \$1260  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1263  = $signed(\$1262 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1265  = $signed(\$1264 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1266  = \$1263  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1265 ;
  assign \$1268  = $signed(\$1267 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1270  = \$1266  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1268  : { \$1269 [25], \$1269  };
  assign \$1271  = $signed(\$1270 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1273  = $signed(\$1272 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1275  = $signed(\$1274 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1276  = \$1273  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1275 ;
  assign \$1278  = $signed(\$1277 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1280  = \$1276  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1278  : { \$1279 [25], \$1279  };
  assign \$1282  = $signed(\$1281 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1284  = $signed(\$1283 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1285  = \$1282  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1284 ;
  assign \$1287  = $signed(\$1286 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1289  = \$1285  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1287  : { \$1288 [25], \$1288  };
  assign \$1290  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1289 );
  assign \$1291  = \$1271  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1280 [26], \$1280  } : \$1290 ;
  assign \$1293  = $signed(\$1292 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1295  = $signed(\$1294 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1296  = \$1293  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1295 ;
  assign \$1297  = $signed(\$signal$19 [77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _176_, _177_, _178_;
  assign _176_ = $signed(\$1297 );
  assign _177_ = $signed(15'h2000);
  assign _178_ = (\$1297 [42] == 1'h0) || \$1297  == 0 ? _176_ : $signed(_176_ - (1'h0 ? _177_ + 1 : _177_ - 1));
  assign \$3567  = $signed(_178_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_177_);
  wire [42:0] _179_ = $signed(\$1298 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3572  = (\$1298 [42] == 1'h0) || _179_ == 0 ? $signed(_179_) : $signed(18'h186a0) + $signed(_179_);
  assign \$1300  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1299 [16:0];
  assign \$1301  = $signed(\$signal$19 [77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _180_, _181_, _182_;
  assign _180_ = $signed(\$1301 );
  assign _181_ = $signed(15'h2000);
  assign _182_ = (\$1301 [42] == 1'h0) || \$1301  == 0 ? _180_ : $signed(_180_ - (1'h0 ? _181_ + 1 : _181_ - 1));
  assign \$3579  = $signed(_182_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_181_);
  wire [42:0] _183_ = $signed(\$1302 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3584  = (\$1302 [42] == 1'h0) || _183_ == 0 ? $signed(_183_) : $signed(18'h186a0) + $signed(_183_);
  assign \$1304  = \$1296  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1300  : { 1'h0, \$1303 [16:0] };
  assign \$1305  = $signed(\$signal$19 [103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1306  = \$1305  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1308  = $signed(\$1307 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1310  = $signed(\$1309 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1311  = \$1308  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1310 ;
  assign \$1313  = $signed(\$1312 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1315  = \$1311  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1313  : { \$1314 [25], \$1314  };
  assign \$1316  = $signed(\$1315 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1318  = $signed(\$1317 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1320  = $signed(\$1319 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1321  = \$1318  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1320 ;
  assign \$1323  = $signed(\$1322 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1325  = \$1321  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1323  : { \$1324 [25], \$1324  };
  assign \$1327  = $signed(\$1326 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1329  = $signed(\$1328 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1330  = \$1327  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1329 ;
  assign \$1332  = $signed(\$1331 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1334  = \$1330  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1332  : { \$1333 [25], \$1333  };
  assign \$1335  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1334 );
  assign \$1336  = \$1316  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1325 [26], \$1325  } : \$1335 ;
  assign \$1338  = $signed(\$1337 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1340  = $signed(\$1339 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1341  = \$1338  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1340 ;
  assign \$1342  = $signed(\$signal$19 [103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _184_, _185_, _186_;
  assign _184_ = $signed(\$1342 );
  assign _185_ = $signed(15'h2000);
  assign _186_ = (\$1342 [42] == 1'h0) || \$1342  == 0 ? _184_ : $signed(_184_ - (1'h0 ? _185_ + 1 : _185_ - 1));
  assign \$3628  = $signed(_186_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_185_);
  wire [42:0] _187_ = $signed(\$1343 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3633  = (\$1343 [42] == 1'h0) || _187_ == 0 ? $signed(_187_) : $signed(18'h186a0) + $signed(_187_);
  assign \$1345  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1344 [16:0];
  assign \$1346  = $signed(\$signal$19 [103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _188_, _189_, _190_;
  assign _188_ = $signed(\$1346 );
  assign _189_ = $signed(15'h2000);
  assign _190_ = (\$1346 [42] == 1'h0) || \$1346  == 0 ? _188_ : $signed(_188_ - (1'h0 ? _189_ + 1 : _189_ - 1));
  assign \$3640  = $signed(_190_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_189_);
  wire [42:0] _191_ = $signed(\$1347 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3645  = (\$1347 [42] == 1'h0) || _191_ == 0 ? $signed(_191_) : $signed(18'h186a0) + $signed(_191_);
  assign \$1349  = \$1341  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1345  : { 1'h0, \$1348 [16:0] };
  assign \$1350  = $signed(\$signal$21 [25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1351  = \$1350  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1353  = $signed(\$1352 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1355  = $signed(\$1354 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1356  = \$1353  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1355 ;
  assign \$1358  = $signed(\$1357 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1360  = \$1356  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1358  : { \$1359 [25], \$1359  };
  assign \$1361  = $signed(\$1360 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1363  = $signed(\$1362 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1365  = $signed(\$1364 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1366  = \$1363  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1365 ;
  assign \$1368  = $signed(\$1367 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1370  = \$1366  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1368  : { \$1369 [25], \$1369  };
  assign \$1372  = $signed(\$1371 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1374  = $signed(\$1373 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1375  = \$1372  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1374 ;
  assign \$1377  = $signed(\$1376 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1379  = \$1375  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1377  : { \$1378 [25], \$1378  };
  assign \$1380  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1379 );
  assign \$1381  = \$1361  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1370 [26], \$1370  } : \$1380 ;
  assign \$1383  = $signed(\$1382 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1385  = $signed(\$1384 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1386  = \$1383  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1385 ;
  assign \$1387  = $signed(\$signal$21 [25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _192_, _193_, _194_;
  assign _192_ = $signed(\$1387 );
  assign _193_ = $signed(15'h2000);
  assign _194_ = (\$1387 [42] == 1'h0) || \$1387  == 0 ? _192_ : $signed(_192_ - (1'h0 ? _193_ + 1 : _193_ - 1));
  assign \$3689  = $signed(_194_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_193_);
  wire [42:0] _195_ = $signed(\$1388 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3694  = (\$1388 [42] == 1'h0) || _195_ == 0 ? $signed(_195_) : $signed(18'h186a0) + $signed(_195_);
  assign \$1390  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1389 [16:0];
  assign \$1391  = $signed(\$signal$21 [25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _196_, _197_, _198_;
  assign _196_ = $signed(\$1391 );
  assign _197_ = $signed(15'h2000);
  assign _198_ = (\$1391 [42] == 1'h0) || \$1391  == 0 ? _196_ : $signed(_196_ - (1'h0 ? _197_ + 1 : _197_ - 1));
  assign \$3701  = $signed(_198_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_197_);
  wire [42:0] _199_ = $signed(\$1392 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3706  = (\$1392 [42] == 1'h0) || _199_ == 0 ? $signed(_199_) : $signed(18'h186a0) + $signed(_199_);
  assign \$1394  = \$1386  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1390  : { 1'h0, \$1393 [16:0] };
  assign \$1395  = $signed(\$signal$21 [51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1396  = \$1395  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1398  = $signed(\$1397 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1400  = $signed(\$1399 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1401  = \$1398  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1400 ;
  assign \$1403  = $signed(\$1402 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1405  = \$1401  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1403  : { \$1404 [25], \$1404  };
  assign \$1406  = $signed(\$1405 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1408  = $signed(\$1407 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1410  = $signed(\$1409 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1411  = \$1408  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1410 ;
  assign \$1413  = $signed(\$1412 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1415  = \$1411  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1413  : { \$1414 [25], \$1414  };
  assign \$1417  = $signed(\$1416 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1419  = $signed(\$1418 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1420  = \$1417  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1419 ;
  assign \$1422  = $signed(\$1421 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1424  = \$1420  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1422  : { \$1423 [25], \$1423  };
  assign \$1425  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1424 );
  assign \$1426  = \$1406  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1415 [26], \$1415  } : \$1425 ;
  assign \$1428  = $signed(\$1427 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1430  = $signed(\$1429 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1431  = \$1428  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1430 ;
  assign \$1432  = $signed(\$signal$21 [51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _200_, _201_, _202_;
  assign _200_ = $signed(\$1432 );
  assign _201_ = $signed(15'h2000);
  assign _202_ = (\$1432 [42] == 1'h0) || \$1432  == 0 ? _200_ : $signed(_200_ - (1'h0 ? _201_ + 1 : _201_ - 1));
  assign \$3750  = $signed(_202_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_201_);
  wire [42:0] _203_ = $signed(\$1433 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3755  = (\$1433 [42] == 1'h0) || _203_ == 0 ? $signed(_203_) : $signed(18'h186a0) + $signed(_203_);
  assign \$1435  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1434 [16:0];
  assign \$1436  = $signed(\$signal$21 [51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _204_, _205_, _206_;
  assign _204_ = $signed(\$1436 );
  assign _205_ = $signed(15'h2000);
  assign _206_ = (\$1436 [42] == 1'h0) || \$1436  == 0 ? _204_ : $signed(_204_ - (1'h0 ? _205_ + 1 : _205_ - 1));
  assign \$3762  = $signed(_206_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_205_);
  wire [42:0] _207_ = $signed(\$1437 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3767  = (\$1437 [42] == 1'h0) || _207_ == 0 ? $signed(_207_) : $signed(18'h186a0) + $signed(_207_);
  assign \$1439  = \$1431  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1435  : { 1'h0, \$1438 [16:0] };
  assign \$1440  = $signed(\$signal$21 [77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1441  = \$1440  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1443  = $signed(\$1442 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1445  = $signed(\$1444 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1446  = \$1443  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1445 ;
  assign \$1448  = $signed(\$1447 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1450  = \$1446  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1448  : { \$1449 [25], \$1449  };
  assign \$1451  = $signed(\$1450 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1453  = $signed(\$1452 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1455  = $signed(\$1454 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1456  = \$1453  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1455 ;
  assign \$1458  = $signed(\$1457 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1460  = \$1456  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1458  : { \$1459 [25], \$1459  };
  assign \$1462  = $signed(\$1461 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1464  = $signed(\$1463 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1465  = \$1462  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1464 ;
  assign \$1467  = $signed(\$1466 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1469  = \$1465  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1467  : { \$1468 [25], \$1468  };
  assign \$1470  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1469 );
  assign \$1471  = \$1451  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1460 [26], \$1460  } : \$1470 ;
  assign \$1473  = $signed(\$1472 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1475  = $signed(\$1474 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1476  = \$1473  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1475 ;
  assign \$1477  = $signed(\$signal$21 [77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _208_, _209_, _210_;
  assign _208_ = $signed(\$1477 );
  assign _209_ = $signed(15'h2000);
  assign _210_ = (\$1477 [42] == 1'h0) || \$1477  == 0 ? _208_ : $signed(_208_ - (1'h0 ? _209_ + 1 : _209_ - 1));
  assign \$3811  = $signed(_210_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_209_);
  wire [42:0] _211_ = $signed(\$1478 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3816  = (\$1478 [42] == 1'h0) || _211_ == 0 ? $signed(_211_) : $signed(18'h186a0) + $signed(_211_);
  assign \$1480  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1479 [16:0];
  assign \$1481  = $signed(\$signal$21 [77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _212_, _213_, _214_;
  assign _212_ = $signed(\$1481 );
  assign _213_ = $signed(15'h2000);
  assign _214_ = (\$1481 [42] == 1'h0) || \$1481  == 0 ? _212_ : $signed(_212_ - (1'h0 ? _213_ + 1 : _213_ - 1));
  assign \$3823  = $signed(_214_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_213_);
  wire [42:0] _215_ = $signed(\$1482 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3828  = (\$1482 [42] == 1'h0) || _215_ == 0 ? $signed(_215_) : $signed(18'h186a0) + $signed(_215_);
  assign \$1484  = \$1476  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1480  : { 1'h0, \$1483 [16:0] };
  assign \$1485  = $signed(\$signal$21 [103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1486  = \$1485  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1488  = $signed(\$1487 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1490  = $signed(\$1489 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1491  = \$1488  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1490 ;
  assign \$1493  = $signed(\$1492 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1495  = \$1491  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1493  : { \$1494 [25], \$1494  };
  assign \$1496  = $signed(\$1495 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1498  = $signed(\$1497 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1500  = $signed(\$1499 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1501  = \$1498  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1500 ;
  assign \$1503  = $signed(\$1502 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1505  = \$1501  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1503  : { \$1504 [25], \$1504  };
  assign \$1507  = $signed(\$1506 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1509  = $signed(\$1508 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1510  = \$1507  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1509 ;
  assign \$1512  = $signed(\$1511 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1514  = \$1510  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1512  : { \$1513 [25], \$1513  };
  assign \$1515  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1514 );
  assign \$1516  = \$1496  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1505 [26], \$1505  } : \$1515 ;
  assign \$1518  = $signed(\$1517 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1520  = $signed(\$1519 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1521  = \$1518  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1520 ;
  assign \$1522  = $signed(\$signal$21 [103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _216_, _217_, _218_;
  assign _216_ = $signed(\$1522 );
  assign _217_ = $signed(15'h2000);
  assign _218_ = (\$1522 [42] == 1'h0) || \$1522  == 0 ? _216_ : $signed(_216_ - (1'h0 ? _217_ + 1 : _217_ - 1));
  assign \$3872  = $signed(_218_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_217_);
  wire [42:0] _219_ = $signed(\$1523 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3877  = (\$1523 [42] == 1'h0) || _219_ == 0 ? $signed(_219_) : $signed(18'h186a0) + $signed(_219_);
  assign \$1525  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1524 [16:0];
  assign \$1526  = $signed(\$signal$21 [103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _220_, _221_, _222_;
  assign _220_ = $signed(\$1526 );
  assign _221_ = $signed(15'h2000);
  assign _222_ = (\$1526 [42] == 1'h0) || \$1526  == 0 ? _220_ : $signed(_220_ - (1'h0 ? _221_ + 1 : _221_ - 1));
  assign \$3884  = $signed(_222_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_221_);
  wire [42:0] _223_ = $signed(\$1527 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3889  = (\$1527 [42] == 1'h0) || _223_ == 0 ? $signed(_223_) : $signed(18'h186a0) + $signed(_223_);
  assign \$1529  = \$1521  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1525  : { 1'h0, \$1528 [16:0] };
  assign \$1531  = \$signal  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:135" *) \$signal$18 ;
  assign \$1532  = \$1531  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:135" *) \$signal$20 ;
  assign \$1533  = | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:135" *) \$1532 ;
  assign \$1534  = \$signal  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:139" *) \$signal$18 ;
  assign \$1535  = \$1534  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:139" *) \$signal$20 ;
  assign \$1536  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:139" *) \$1535 ;
  assign \$1539  = needed == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:158" *) 2'h3;
  assign \$1541  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:176" *) clip_src;
  assign \$1544  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) \$1543 ;
  assign \$1545  = clip_plane > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:190" *) 3'h5;
  assign \$1546  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:176" *) clip_src;
  assign \$1549  = \$1548  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1550  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1549 ;
  assign \$1551  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1552  = \$1550  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1551 ;
  assign \$1568  = \$1567  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1569  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1568 ;
  assign \$1570  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1571  = \$1569  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1570 ;
  assign \$1574  = \$1573  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1575  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1574 ;
  assign \$1576  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1577  = \$1575  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1576 ;
  assign \$1581  = \$1580  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1582  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1581 ;
  assign \$1583  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1584  = \$1582  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1583 ;
  assign \$1587  = \$1586  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1588  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1587 ;
  assign \$1589  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1590  = \$1588  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1589 ;
  assign \$1594  = \$1593  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1595  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1594 ;
  assign \$1596  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1597  = \$1595  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1596 ;
  assign \$1600  = \$1599  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1601  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1600 ;
  assign \$1602  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1603  = \$1601  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1602 ;
  assign \$1607  = \$1606  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1608  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1607 ;
  assign \$1609  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1610  = \$1608  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1609 ;
  assign \$1613  = \$1612  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1614  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1613 ;
  assign \$1615  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1616  = \$1614  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1615 ;
  assign \$1620  = $signed(curr_dist) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1621  = \$1620  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1623  = $signed(\$1622 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1625  = $signed(\$1624 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1626  = \$1623  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1625 ;
  assign \$1628  = $signed(\$1627 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1630  = \$1626  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1628  : { \$1629 [25], \$1629  };
  assign \$1631  = $signed(\$1630 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1633  = $signed(\$1632 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1635  = $signed(\$1634 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1636  = \$1633  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1635 ;
  assign \$1638  = $signed(\$1637 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1640  = \$1636  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1638  : { \$1639 [25], \$1639  };
  assign \$1642  = $signed(\$1641 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1644  = $signed(\$1643 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1645  = \$1642  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1644 ;
  assign \$1647  = $signed(\$1646 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1649  = \$1645  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1647  : { \$1648 [25], \$1648  };
  assign \$1650  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1649 );
  assign \$1651  = \$1631  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1640 [26], \$1640  } : \$1650 ;
  assign \$1653  = $signed(\$1652 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1655  = $signed(\$1654 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1656  = \$1653  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1655 ;
  assign \$1657  = $signed(curr_dist) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _224_, _225_, _226_;
  assign _224_ = $signed(\$1657 );
  assign _225_ = $signed(15'h2000);
  assign _226_ = (\$1657 [42] == 1'h0) || \$1657  == 0 ? _224_ : $signed(_224_ - (1'h0 ? _225_ + 1 : _225_ - 1));
  assign \$4030  = $signed(_226_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_225_);
  wire [42:0] _227_ = $signed(\$1658 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4035  = (\$1658 [42] == 1'h0) || _227_ == 0 ? $signed(_227_) : $signed(18'h186a0) + $signed(_227_);
  assign \$1660  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1659 [16:0];
  assign \$1661  = $signed(curr_dist) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _228_, _229_, _230_;
  assign _228_ = $signed(\$1661 );
  assign _229_ = $signed(15'h2000);
  assign _230_ = (\$1661 [42] == 1'h0) || \$1661  == 0 ? _228_ : $signed(_228_ - (1'h0 ? _229_ + 1 : _229_ - 1));
  assign \$4042  = $signed(_230_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_229_);
  wire [42:0] _231_ = $signed(\$1662 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4047  = (\$1662 [42] == 1'h0) || _231_ == 0 ? $signed(_231_) : $signed(18'h186a0) + $signed(_231_);
  assign \$1664  = \$1656  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1660  : { 1'h0, \$1663 [16:0] };
  assign \$1665  = $signed(next_dist) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1666  = \$1665  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1668  = $signed(\$1667 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1670  = $signed(\$1669 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1671  = \$1668  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1670 ;
  assign \$1673  = $signed(\$1672 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1675  = \$1671  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1673  : { \$1674 [25], \$1674  };
  assign \$1676  = $signed(\$1675 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1678  = $signed(\$1677 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1680  = $signed(\$1679 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1681  = \$1678  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1680 ;
  assign \$1683  = $signed(\$1682 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1685  = \$1681  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1683  : { \$1684 [25], \$1684  };
  assign \$1687  = $signed(\$1686 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1689  = $signed(\$1688 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1690  = \$1687  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1689 ;
  assign \$1692  = $signed(\$1691 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1694  = \$1690  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1692  : { \$1693 [25], \$1693  };
  assign \$1695  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1694 );
  assign \$1696  = \$1676  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1685 [26], \$1685  } : \$1695 ;
  assign \$1698  = $signed(\$1697 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1700  = $signed(\$1699 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1701  = \$1698  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1700 ;
  assign \$1702  = $signed(next_dist) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _232_, _233_, _234_;
  assign _232_ = $signed(\$1702 );
  assign _233_ = $signed(15'h2000);
  assign _234_ = (\$1702 [42] == 1'h0) || \$1702  == 0 ? _232_ : $signed(_232_ - (1'h0 ? _233_ + 1 : _233_ - 1));
  assign \$4091  = $signed(_234_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_233_);
  wire [42:0] _235_ = $signed(\$1703 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4096  = (\$1703 [42] == 1'h0) || _235_ == 0 ? $signed(_235_) : $signed(18'h186a0) + $signed(_235_);
  assign \$1705  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1704 [16:0];
  assign \$1706  = $signed(next_dist) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _236_, _237_, _238_;
  assign _236_ = $signed(\$1706 );
  assign _237_ = $signed(15'h2000);
  assign _238_ = (\$1706 [42] == 1'h0) || \$1706  == 0 ? _236_ : $signed(_236_ - (1'h0 ? _237_ + 1 : _237_ - 1));
  assign \$4103  = $signed(_238_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_237_);
  wire [42:0] _239_ = $signed(\$1707 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4108  = (\$1707 [42] == 1'h0) || _239_ == 0 ? $signed(_239_) : $signed(18'h186a0) + $signed(_239_);
  assign \$1709  = \$1701  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1705  : { 1'h0, \$1708 [16:0] };
  assign \$1710  = $signed(curr_dist) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1711  = $signed(next_dist) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1713  = \$1712  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1714  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1713 ;
  assign \$1715  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1716  = \$1714  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1715 ;
  assign \$1717  = $signed(curr_dist) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1718  = $signed(next_dist) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1719  = \$1717  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:302" *) \$1718 ;
  assign \$1720  = $signed(curr_dist) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1721  = $signed(next_dist) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1722  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:320" *) \$1721 ;
  assign \$1723  = \$1720  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:320" *) \$1722 ;
  assign \$1724  = $signed(curr_dist) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1725  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:329" *) \$1724 ;
  assign \$1726  = $signed(next_dist) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1727  = \$1725  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:329" *) \$1726 ;
  assign \$1729  = \$1728  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1730  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1729 ;
  assign \$1731  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1732  = \$1730  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1731 ;
  assign \$1735  = \$1734  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1736  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) \$1735 ;
  assign \$1737  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 1'h1;
  assign \$1738  = \$1736  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:205" *) 5'h00 : \$1737 ;
  assign \$1741  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:203" *) clip_src;
  assign \$1742  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:203" *) clip_src;
  assign \$1744  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:203" *) clip_src;
  assign \$1746  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:203" *) clip_src;
  assign \$1748  = \$1747  + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1749  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:203" *) clip_src;
  assign \$1751  = \$1750  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1752  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:308" *) \$1751 ;
  assign \$1753  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:203" *) clip_src;
  assign \$1754  = clip_plane == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:311" *) 3'h5;
  assign \$1755  = clip_plane + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:315" *) 1'h1;
  assign \$1756  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:318" *) 1'h1;
  assign \$1757  = $signed(curr_dist) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(next_dist);
  assign \$1758  = $signed(curr_dist) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(next_dist);
  assign \$1760  = \$1759  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1761  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:340" *) \$1760 ;
  assign \$1762  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:203" *) clip_src;
  assign \$1763  = clip_plane == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:343" *) 3'h5;
  assign \$1764  = clip_plane + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:347" *) 1'h1;
  assign \$1765  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:350" *) 1'h1;
  assign \$1766  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:367" *) clip_src;
  assign \$1767  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:368" *) clip_src;
  assign \$1769  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:406" *) lerp_phase;
  assign \$1779  = $signed(\$1775 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$1778 );
  assign \$1789  = $signed(\$1785 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$1788 );
  assign \$1799  = $signed(\$1795 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$1798 );
  assign \$1809  = $signed(\$1805 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$1808 );
  assign \$1819  = $signed(\$1815 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$1818 );
  assign \$1829  = $signed(\$1825 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$1828 );
  assign \$1839  = $signed(\$1835 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$1838 );
  assign \$1849  = $signed(\$1845 ) - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) $signed(\$1848 );
  assign \$1850  = lerp_stage == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:472" *) 3'h7;
  assign \$1854  = out_count_reg + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:476" *) 1'h1;
  assign \$1855  = out_count_reg + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:476" *) 1'h1;
  assign \$1856  = out_count_reg + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:477" *) 2'h2;
  assign \$1857  = out_count_reg + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:480" *) 1'h1;
  assign \$1859  = \$1858  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1860  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:483" *) \$1859 ;
  assign \$1861  = clip_plane == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:485" *) 3'h5;
  assign \$1862  = clip_plane + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:488" *) 1'h1;
  assign \$1863  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:491" *) 1'h1;
  assign \$1864  = lerp_stage + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:496" *) 1'h1;
  assign \$1868  = \$1867  < (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 2'h3;
  assign \$1870  = \$1869  - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:2423" *) 1'h1;
  assign \$1871  = clip_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:536" *) \$1870 ;
  assign \$1872  = clip_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:541" *) 1'h1;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  always @(posedge clk)
    \$signal$17  <= \$1873 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  always @(posedge clk)
    \$signal$19  <= \$1874 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:34" *)
  always @(posedge clk)
    \$signal$21  <= \$1875 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:35" *)
  always @(posedge clk)
    idx <= \$1876 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$1877 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$28  <= \$1878 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$29  <= \$1879 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$30  <= \$1880 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:42" *)
  always @(posedge clk)
    \$signal$47  <= \$1881 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:44" *)
  always @(posedge clk)
    clip_plane <= \$1882 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:43" *)
  always @(posedge clk)
    clip_src <= \$1883 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:42" *)
  always @(posedge clk)
    \$signal$48  <= \$1884 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:45" *)
  always @(posedge clk)
    clip_idx <= \$1885 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:51" *)
  always @(posedge clk)
    edge_curr_idx <= \$1886 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:52" *)
  always @(posedge clk)
    edge_next_idx <= \$1887 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$31  <= \$1888 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$32  <= \$1889 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$33  <= \$1890 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$34  <= \$1891 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$35  <= \$1892 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$36  <= \$1893 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$37  <= \$1894 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$38  <= \$1895 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$39  <= \$1896 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$40  <= \$1897 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$41  <= \$1898 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$42  <= \$1899 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$43  <= \$1900 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$44  <= \$1901 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:40" *)
  always @(posedge clk)
    \$signal$45  <= \$1902 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:47" *)
  always @(posedge clk)
    t_num <= \$1903 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:48" *)
  always @(posedge clk)
    t_den <= \$1904 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:50" *)
  always @(posedge clk)
    emit_next <= \$1905 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:49" *)
  always @(posedge clk)
    t_recip <= \$1906 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:67" *)
  always @(posedge clk)
    src_reg <= \$1907 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:68" *)
  always @(posedge clk)
    dst_reg <= \$1908 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:66" *)
  always @(posedge clk)
    out_count_reg <= \$1909 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:55" *)
  always @(posedge clk)
    mul_in_a <= \$1910 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:56" *)
  always @(posedge clk)
    mul_in_b <= \$1911 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:60" *)
  always @(posedge clk)
    t_reg <= \$1912 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:65" *)
  always @(posedge clk)
    lerp_stage <= \$1913 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:62" *)
  always @(posedge clk)
    lerp_phase <= \$1914 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:61" *)
  always @(posedge clk)
    lerp_a_reg <= \$1915 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:32" *)
  \top.pipeline.pipeline.clip.inv  inv (
    .clk(clk),
    .i__payload(\i__payload$50 ),
    .\i__ready$20 (\i__ready$63 ),
    .\i__valid$7 (\i__valid$49 ),
    .\o__payload$18 (\o__payload$66 ),
    .o__ready(\o__ready$52 ),
    .o__valid(\o__valid$64 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/cores.py:79" *)
  \top.pipeline.pipeline.clip.w_out  w_out (
    .clk(clk),
    .i__payload(i__payload),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(o__payload),
    .o__ready(o__ready),
    .o__valid(o__valid),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$264 ) begin
      $write("clipper vtx out:  {position_ndc=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d]}\n", $unsigned({ \$266 [7:0], \$266 [15:8] }), $unsigned(\$296 [26:0]), $signed(\$309 ), $unsigned({ \$311 [7:0], \$311 [15:8] }), $unsigned(\$341 [26:0]), $signed(\$354 ), $unsigned({ \$356 [7:0], \$356 [15:8] }), $unsigned(\$386 [26:0]), $signed(\$399 ), $unsigned({ \$401 [7:0], \$401 [15:8] }), $unsigned(\$431 [26:0]), $signed(\$444 ), $unsigned({ \$446 [7:0], \$446 [15:8] }), $unsigned(\$476 [26:0]), $signed(\$489 ), $unsigned({ \$491 [7:0], \$491 [15:8] }), $unsigned(\$521 [26:0]), $signed(\$534 ), $unsigned({ \$536 [7:0], \$536 [15:8] }), $unsigned(\$566 [26:0]), $signed(\$579 ), $unsigned({ \$581 [7:0], \$581 [15:8] }), $unsigned(\$611 [26:0]), $signed(\$624 ));
    end
    if (\$625 ) begin
      $write("clipper vtx in:  {position_ndc=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d]}\n", $unsigned({ \$627 [7:0], \$627 [15:8] }), $unsigned(\$657 [26:0]), $signed(\$670 ), $unsigned({ \$672 [7:0], \$672 [15:8] }), $unsigned(\$702 [26:0]), $signed(\$715 ), $unsigned({ \$717 [7:0], \$717 [15:8] }), $unsigned(\$747 [26:0]), $signed(\$760 ), $unsigned({ \$762 [7:0], \$762 [15:8] }), $unsigned(\$792 [26:0]), $signed(\$805 ), $unsigned({ \$807 [7:0], \$807 [15:8] }), $unsigned(\$837 [26:0]), $signed(\$850 ), $unsigned({ \$852 [7:0], \$852 [15:8] }), $unsigned(\$882 [26:0]), $signed(\$895 ), $unsigned({ \$897 [7:0], \$897 [15:8] }), $unsigned(\$927 [26:0]), $signed(\$940 ), $unsigned({ \$942 [7:0], \$942 [15:8] }), $unsigned(\$972 [26:0]), $signed(\$985 ));
    end
    if (\$989 ) begin
      $write("vtx0: [%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], vtx1: [%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], vtx2: [%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d]\n", $unsigned({ \$991 [7:0], \$991 [15:8] }), $unsigned(\$1021 [26:0]), $signed(\$1034 ), $unsigned({ \$1036 [7:0], \$1036 [15:8] }), $unsigned(\$1066 [26:0]), $signed(\$1079 ), $unsigned({ \$1081 [7:0], \$1081 [15:8] }), $unsigned(\$1111 [26:0]), $signed(\$1124 ), $unsigned({ \$1126 [7:0], \$1126 [15:8] }), $unsigned(\$1156 [26:0]), $signed(\$1169 ), $unsigned({ \$1171 [7:0], \$1171 [15:8] }), $unsigned(\$1201 [26:0]), $signed(\$1214 ), $unsigned({ \$1216 [7:0], \$1216 [15:8] }), $unsigned(\$1246 [26:0]), $signed(\$1259 ), $unsigned({ \$1261 [7:0], \$1261 [15:8] }), $unsigned(\$1291 [26:0]), $signed(\$1304 ), $unsigned({ \$1306 [7:0], \$1306 [15:8] }), $unsigned(\$1336 [26:0]), $signed(\$1349 ), $unsigned({ \$1351 [7:0], \$1351 [15:8] }), $unsigned(\$1381 [26:0]), $signed(\$1394 ), $unsigned({ \$1396 [7:0], \$1396 [15:8] }), $unsigned(\$1426 [26:0]), $signed(\$1439 ), $unsigned({ \$1441 [7:0], \$1441 [15:8] }), $unsigned(\$1471 [26:0]), $signed(\$1484 ), $unsigned({ \$1486 [7:0], \$1486 [15:8] }), $unsigned(\$1516 [26:0]), $signed(\$1529 ));
    end
    if (\$1530 ) begin
      $write("Clip codes: %06b, %06b, %06b\n", $unsigned(\$signal ), $unsigned(\$signal$18 ), $unsigned(\$signal$20 ));
    end
    if (\$1537 ) begin
      $write("Trivial reject\n");
    end
    if (\$1538 ) begin
      $write("Trivial accept\n");
    end
    if (\$1540 ) begin
      $write("CLIP_PLANE enter plane %0d src %0d dst %0d count %0d\n", $unsigned(clip_plane), $unsigned(clip_src), $unsigned(\$1541 ), $unsigned(\$1542 ));
    end
    if (\$1547 ) begin
      $write("CLIP_EDGE plane %0d src %0d curr %0d next %0d count %0d\n", $unsigned(clip_plane), $unsigned(clip_src), $unsigned(clip_idx), $unsigned(\$1552 ), $unsigned(\$1553 ));
    end
    if (\$1554 ) begin
      $write("   curr (%0d, %0d, %0d, %0d), next (%0d, %0d, %0d, %0d)\n", $signed(\$1557 ), $signed(\$1560 ), $signed(\$1563 ), $signed(\$1566 ), $signed(\$1579 ), $signed(\$1592 ), $signed(\$1605 ), $signed(\$1618 ));
    end
    if (\$1619 ) begin
      $write("   dists %-s%0d.%05d %-s%0d.%05d inside %0d %0d\n", $unsigned({ \$1621 [7:0], \$1621 [15:8] }), $unsigned(\$1651 [26:0]), $signed(\$1664 ), $unsigned({ \$1666 [7:0], \$1666 [15:8] }), $unsigned(\$1696 [26:0]), $signed(\$1709 ), $unsigned(\$1710 ), $unsigned(\$1711 ));
    end
    if (\$1865 ) begin
      $write("CLIP_EMIT count %0d plane %0d src %0d\n", $unsigned(\$1866 ), $unsigned(clip_plane), $unsigned(clip_src));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$37  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$37  = \$signal$28 [103:78];
      4'h1:
          \$37  = \$signal$29 [103:78];
      4'h2:
          \$37  = \$signal$30 [103:78];
      4'h3:
          \$37  = \$signal$31 [103:78];
      4'h4:
          \$37  = \$signal$32 [103:78];
      4'h5:
          \$37  = \$signal$33 [103:78];
      4'h6:
          \$37  = \$signal$34 [103:78];
      4'h7:
          \$37  = \$signal$35 [103:78];
      4'h8:
          \$37  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$38  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$38  = \$signal$37 [103:78];
      4'h1:
          \$38  = \$signal$38 [103:78];
      4'h2:
          \$38  = \$signal$39 [103:78];
      4'h3:
          \$38  = \$signal$40 [103:78];
      4'h4:
          \$38  = \$signal$41 [103:78];
      4'h5:
          \$38  = \$signal$42 [103:78];
      4'h6:
          \$38  = \$signal$43 [103:78];
      4'h7:
          \$38  = \$signal$44 [103:78];
      4'h8:
          \$38  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$39  = \$37 ;
      1'h1:
          \$39  = \$38 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$40  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$40  = \$signal$28 [25:0];
      4'h1:
          \$40  = \$signal$29 [25:0];
      4'h2:
          \$40  = \$signal$30 [25:0];
      4'h3:
          \$40  = \$signal$31 [25:0];
      4'h4:
          \$40  = \$signal$32 [25:0];
      4'h5:
          \$40  = \$signal$33 [25:0];
      4'h6:
          \$40  = \$signal$34 [25:0];
      4'h7:
          \$40  = \$signal$35 [25:0];
      4'h8:
          \$40  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$41  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$41  = \$signal$37 [25:0];
      4'h1:
          \$41  = \$signal$38 [25:0];
      4'h2:
          \$41  = \$signal$39 [25:0];
      4'h3:
          \$41  = \$signal$40 [25:0];
      4'h4:
          \$41  = \$signal$41 [25:0];
      4'h5:
          \$41  = \$signal$42 [25:0];
      4'h6:
          \$41  = \$signal$43 [25:0];
      4'h7:
          \$41  = \$signal$44 [25:0];
      4'h8:
          \$41  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$42  = \$40 ;
      1'h1:
          \$42  = \$41 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$44  = \$signal$47 ;
      1'h1:
          \$44  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$49  = 26'h0000000;
    casez (\$48 )
      5'h00:
          \$49  = \$signal$28 [103:78];
      5'h01:
          \$49  = \$signal$29 [103:78];
      5'h02:
          \$49  = \$signal$30 [103:78];
      5'h03:
          \$49  = \$signal$31 [103:78];
      5'h04:
          \$49  = \$signal$32 [103:78];
      5'h05:
          \$49  = \$signal$33 [103:78];
      5'h06:
          \$49  = \$signal$34 [103:78];
      5'h07:
          \$49  = \$signal$35 [103:78];
      5'h08:
          \$49  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$50  = \$signal$47 ;
      1'h1:
          \$50  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$55  = 26'h0000000;
    casez (\$54 )
      5'h00:
          \$55  = \$signal$37 [103:78];
      5'h01:
          \$55  = \$signal$38 [103:78];
      5'h02:
          \$55  = \$signal$39 [103:78];
      5'h03:
          \$55  = \$signal$40 [103:78];
      5'h04:
          \$55  = \$signal$41 [103:78];
      5'h05:
          \$55  = \$signal$42 [103:78];
      5'h06:
          \$55  = \$signal$43 [103:78];
      5'h07:
          \$55  = \$signal$44 [103:78];
      5'h08:
          \$55  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$56  = \$49 ;
      1'h1:
          \$56  = \$55 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$57  = \$signal$47 ;
      1'h1:
          \$57  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$62  = 26'h0000000;
    casez (\$61 )
      5'h00:
          \$62  = \$signal$28 [25:0];
      5'h01:
          \$62  = \$signal$29 [25:0];
      5'h02:
          \$62  = \$signal$30 [25:0];
      5'h03:
          \$62  = \$signal$31 [25:0];
      5'h04:
          \$62  = \$signal$32 [25:0];
      5'h05:
          \$62  = \$signal$33 [25:0];
      5'h06:
          \$62  = \$signal$34 [25:0];
      5'h07:
          \$62  = \$signal$35 [25:0];
      5'h08:
          \$62  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$63  = \$signal$47 ;
      1'h1:
          \$63  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$68  = 26'h0000000;
    casez (\$67 )
      5'h00:
          \$68  = \$signal$37 [25:0];
      5'h01:
          \$68  = \$signal$38 [25:0];
      5'h02:
          \$68  = \$signal$39 [25:0];
      5'h03:
          \$68  = \$signal$40 [25:0];
      5'h04:
          \$68  = \$signal$41 [25:0];
      5'h05:
          \$68  = \$signal$42 [25:0];
      5'h06:
          \$68  = \$signal$43 [25:0];
      5'h07:
          \$68  = \$signal$44 [25:0];
      5'h08:
          \$68  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$69  = \$62 ;
      1'h1:
          \$69  = \$68 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$71  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$71  = \$signal$28 [25:0];
      4'h1:
          \$71  = \$signal$29 [25:0];
      4'h2:
          \$71  = \$signal$30 [25:0];
      4'h3:
          \$71  = \$signal$31 [25:0];
      4'h4:
          \$71  = \$signal$32 [25:0];
      4'h5:
          \$71  = \$signal$33 [25:0];
      4'h6:
          \$71  = \$signal$34 [25:0];
      4'h7:
          \$71  = \$signal$35 [25:0];
      4'h8:
          \$71  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$72  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$72  = \$signal$37 [25:0];
      4'h1:
          \$72  = \$signal$38 [25:0];
      4'h2:
          \$72  = \$signal$39 [25:0];
      4'h3:
          \$72  = \$signal$40 [25:0];
      4'h4:
          \$72  = \$signal$41 [25:0];
      4'h5:
          \$72  = \$signal$42 [25:0];
      4'h6:
          \$72  = \$signal$43 [25:0];
      4'h7:
          \$72  = \$signal$44 [25:0];
      4'h8:
          \$72  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$73  = \$71 ;
      1'h1:
          \$73  = \$72 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$74  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$74  = \$signal$28 [103:78];
      4'h1:
          \$74  = \$signal$29 [103:78];
      4'h2:
          \$74  = \$signal$30 [103:78];
      4'h3:
          \$74  = \$signal$31 [103:78];
      4'h4:
          \$74  = \$signal$32 [103:78];
      4'h5:
          \$74  = \$signal$33 [103:78];
      4'h6:
          \$74  = \$signal$34 [103:78];
      4'h7:
          \$74  = \$signal$35 [103:78];
      4'h8:
          \$74  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$75  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$75  = \$signal$37 [103:78];
      4'h1:
          \$75  = \$signal$38 [103:78];
      4'h2:
          \$75  = \$signal$39 [103:78];
      4'h3:
          \$75  = \$signal$40 [103:78];
      4'h4:
          \$75  = \$signal$41 [103:78];
      4'h5:
          \$75  = \$signal$42 [103:78];
      4'h6:
          \$75  = \$signal$43 [103:78];
      4'h7:
          \$75  = \$signal$44 [103:78];
      4'h8:
          \$75  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$76  = \$74 ;
      1'h1:
          \$76  = \$75 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$78  = \$signal$47 ;
      1'h1:
          \$78  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$83  = 26'h0000000;
    casez (\$82 )
      5'h00:
          \$83  = \$signal$28 [25:0];
      5'h01:
          \$83  = \$signal$29 [25:0];
      5'h02:
          \$83  = \$signal$30 [25:0];
      5'h03:
          \$83  = \$signal$31 [25:0];
      5'h04:
          \$83  = \$signal$32 [25:0];
      5'h05:
          \$83  = \$signal$33 [25:0];
      5'h06:
          \$83  = \$signal$34 [25:0];
      5'h07:
          \$83  = \$signal$35 [25:0];
      5'h08:
          \$83  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$84  = \$signal$47 ;
      1'h1:
          \$84  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$89  = 26'h0000000;
    casez (\$88 )
      5'h00:
          \$89  = \$signal$37 [25:0];
      5'h01:
          \$89  = \$signal$38 [25:0];
      5'h02:
          \$89  = \$signal$39 [25:0];
      5'h03:
          \$89  = \$signal$40 [25:0];
      5'h04:
          \$89  = \$signal$41 [25:0];
      5'h05:
          \$89  = \$signal$42 [25:0];
      5'h06:
          \$89  = \$signal$43 [25:0];
      5'h07:
          \$89  = \$signal$44 [25:0];
      5'h08:
          \$89  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$90  = \$83 ;
      1'h1:
          \$90  = \$89 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$91  = \$signal$47 ;
      1'h1:
          \$91  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$96  = 26'h0000000;
    casez (\$95 )
      5'h00:
          \$96  = \$signal$28 [103:78];
      5'h01:
          \$96  = \$signal$29 [103:78];
      5'h02:
          \$96  = \$signal$30 [103:78];
      5'h03:
          \$96  = \$signal$31 [103:78];
      5'h04:
          \$96  = \$signal$32 [103:78];
      5'h05:
          \$96  = \$signal$33 [103:78];
      5'h06:
          \$96  = \$signal$34 [103:78];
      5'h07:
          \$96  = \$signal$35 [103:78];
      5'h08:
          \$96  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$97  = \$signal$47 ;
      1'h1:
          \$97  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$102  = 26'h0000000;
    casez (\$101 )
      5'h00:
          \$102  = \$signal$37 [103:78];
      5'h01:
          \$102  = \$signal$38 [103:78];
      5'h02:
          \$102  = \$signal$39 [103:78];
      5'h03:
          \$102  = \$signal$40 [103:78];
      5'h04:
          \$102  = \$signal$41 [103:78];
      5'h05:
          \$102  = \$signal$42 [103:78];
      5'h06:
          \$102  = \$signal$43 [103:78];
      5'h07:
          \$102  = \$signal$44 [103:78];
      5'h08:
          \$102  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$103  = \$96 ;
      1'h1:
          \$103  = \$102 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$105  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$105  = \$signal$28 [103:78];
      4'h1:
          \$105  = \$signal$29 [103:78];
      4'h2:
          \$105  = \$signal$30 [103:78];
      4'h3:
          \$105  = \$signal$31 [103:78];
      4'h4:
          \$105  = \$signal$32 [103:78];
      4'h5:
          \$105  = \$signal$33 [103:78];
      4'h6:
          \$105  = \$signal$34 [103:78];
      4'h7:
          \$105  = \$signal$35 [103:78];
      4'h8:
          \$105  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$106  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$106  = \$signal$37 [103:78];
      4'h1:
          \$106  = \$signal$38 [103:78];
      4'h2:
          \$106  = \$signal$39 [103:78];
      4'h3:
          \$106  = \$signal$40 [103:78];
      4'h4:
          \$106  = \$signal$41 [103:78];
      4'h5:
          \$106  = \$signal$42 [103:78];
      4'h6:
          \$106  = \$signal$43 [103:78];
      4'h7:
          \$106  = \$signal$44 [103:78];
      4'h8:
          \$106  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$107  = \$105 ;
      1'h1:
          \$107  = \$106 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$108  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$108  = \$signal$28 [51:26];
      4'h1:
          \$108  = \$signal$29 [51:26];
      4'h2:
          \$108  = \$signal$30 [51:26];
      4'h3:
          \$108  = \$signal$31 [51:26];
      4'h4:
          \$108  = \$signal$32 [51:26];
      4'h5:
          \$108  = \$signal$33 [51:26];
      4'h6:
          \$108  = \$signal$34 [51:26];
      4'h7:
          \$108  = \$signal$35 [51:26];
      4'h8:
          \$108  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$109  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$109  = \$signal$37 [51:26];
      4'h1:
          \$109  = \$signal$38 [51:26];
      4'h2:
          \$109  = \$signal$39 [51:26];
      4'h3:
          \$109  = \$signal$40 [51:26];
      4'h4:
          \$109  = \$signal$41 [51:26];
      4'h5:
          \$109  = \$signal$42 [51:26];
      4'h6:
          \$109  = \$signal$43 [51:26];
      4'h7:
          \$109  = \$signal$44 [51:26];
      4'h8:
          \$109  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$110  = \$108 ;
      1'h1:
          \$110  = \$109 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$112  = \$signal$47 ;
      1'h1:
          \$112  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$117  = 26'h0000000;
    casez (\$116 )
      5'h00:
          \$117  = \$signal$28 [103:78];
      5'h01:
          \$117  = \$signal$29 [103:78];
      5'h02:
          \$117  = \$signal$30 [103:78];
      5'h03:
          \$117  = \$signal$31 [103:78];
      5'h04:
          \$117  = \$signal$32 [103:78];
      5'h05:
          \$117  = \$signal$33 [103:78];
      5'h06:
          \$117  = \$signal$34 [103:78];
      5'h07:
          \$117  = \$signal$35 [103:78];
      5'h08:
          \$117  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$118  = \$signal$47 ;
      1'h1:
          \$118  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$123  = 26'h0000000;
    casez (\$122 )
      5'h00:
          \$123  = \$signal$37 [103:78];
      5'h01:
          \$123  = \$signal$38 [103:78];
      5'h02:
          \$123  = \$signal$39 [103:78];
      5'h03:
          \$123  = \$signal$40 [103:78];
      5'h04:
          \$123  = \$signal$41 [103:78];
      5'h05:
          \$123  = \$signal$42 [103:78];
      5'h06:
          \$123  = \$signal$43 [103:78];
      5'h07:
          \$123  = \$signal$44 [103:78];
      5'h08:
          \$123  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$124  = \$117 ;
      1'h1:
          \$124  = \$123 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$125  = \$signal$47 ;
      1'h1:
          \$125  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$130  = 26'h0000000;
    casez (\$129 )
      5'h00:
          \$130  = \$signal$28 [51:26];
      5'h01:
          \$130  = \$signal$29 [51:26];
      5'h02:
          \$130  = \$signal$30 [51:26];
      5'h03:
          \$130  = \$signal$31 [51:26];
      5'h04:
          \$130  = \$signal$32 [51:26];
      5'h05:
          \$130  = \$signal$33 [51:26];
      5'h06:
          \$130  = \$signal$34 [51:26];
      5'h07:
          \$130  = \$signal$35 [51:26];
      5'h08:
          \$130  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$131  = \$signal$47 ;
      1'h1:
          \$131  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$136  = 26'h0000000;
    casez (\$135 )
      5'h00:
          \$136  = \$signal$37 [51:26];
      5'h01:
          \$136  = \$signal$38 [51:26];
      5'h02:
          \$136  = \$signal$39 [51:26];
      5'h03:
          \$136  = \$signal$40 [51:26];
      5'h04:
          \$136  = \$signal$41 [51:26];
      5'h05:
          \$136  = \$signal$42 [51:26];
      5'h06:
          \$136  = \$signal$43 [51:26];
      5'h07:
          \$136  = \$signal$44 [51:26];
      5'h08:
          \$136  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$137  = \$130 ;
      1'h1:
          \$137  = \$136 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$139  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$139  = \$signal$28 [51:26];
      4'h1:
          \$139  = \$signal$29 [51:26];
      4'h2:
          \$139  = \$signal$30 [51:26];
      4'h3:
          \$139  = \$signal$31 [51:26];
      4'h4:
          \$139  = \$signal$32 [51:26];
      4'h5:
          \$139  = \$signal$33 [51:26];
      4'h6:
          \$139  = \$signal$34 [51:26];
      4'h7:
          \$139  = \$signal$35 [51:26];
      4'h8:
          \$139  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$140  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$140  = \$signal$37 [51:26];
      4'h1:
          \$140  = \$signal$38 [51:26];
      4'h2:
          \$140  = \$signal$39 [51:26];
      4'h3:
          \$140  = \$signal$40 [51:26];
      4'h4:
          \$140  = \$signal$41 [51:26];
      4'h5:
          \$140  = \$signal$42 [51:26];
      4'h6:
          \$140  = \$signal$43 [51:26];
      4'h7:
          \$140  = \$signal$44 [51:26];
      4'h8:
          \$140  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$141  = \$139 ;
      1'h1:
          \$141  = \$140 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$142  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$142  = \$signal$28 [103:78];
      4'h1:
          \$142  = \$signal$29 [103:78];
      4'h2:
          \$142  = \$signal$30 [103:78];
      4'h3:
          \$142  = \$signal$31 [103:78];
      4'h4:
          \$142  = \$signal$32 [103:78];
      4'h5:
          \$142  = \$signal$33 [103:78];
      4'h6:
          \$142  = \$signal$34 [103:78];
      4'h7:
          \$142  = \$signal$35 [103:78];
      4'h8:
          \$142  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$143  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$143  = \$signal$37 [103:78];
      4'h1:
          \$143  = \$signal$38 [103:78];
      4'h2:
          \$143  = \$signal$39 [103:78];
      4'h3:
          \$143  = \$signal$40 [103:78];
      4'h4:
          \$143  = \$signal$41 [103:78];
      4'h5:
          \$143  = \$signal$42 [103:78];
      4'h6:
          \$143  = \$signal$43 [103:78];
      4'h7:
          \$143  = \$signal$44 [103:78];
      4'h8:
          \$143  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$144  = \$142 ;
      1'h1:
          \$144  = \$143 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$146  = \$signal$47 ;
      1'h1:
          \$146  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$151  = 26'h0000000;
    casez (\$150 )
      5'h00:
          \$151  = \$signal$28 [51:26];
      5'h01:
          \$151  = \$signal$29 [51:26];
      5'h02:
          \$151  = \$signal$30 [51:26];
      5'h03:
          \$151  = \$signal$31 [51:26];
      5'h04:
          \$151  = \$signal$32 [51:26];
      5'h05:
          \$151  = \$signal$33 [51:26];
      5'h06:
          \$151  = \$signal$34 [51:26];
      5'h07:
          \$151  = \$signal$35 [51:26];
      5'h08:
          \$151  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$152  = \$signal$47 ;
      1'h1:
          \$152  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$157  = 26'h0000000;
    casez (\$156 )
      5'h00:
          \$157  = \$signal$37 [51:26];
      5'h01:
          \$157  = \$signal$38 [51:26];
      5'h02:
          \$157  = \$signal$39 [51:26];
      5'h03:
          \$157  = \$signal$40 [51:26];
      5'h04:
          \$157  = \$signal$41 [51:26];
      5'h05:
          \$157  = \$signal$42 [51:26];
      5'h06:
          \$157  = \$signal$43 [51:26];
      5'h07:
          \$157  = \$signal$44 [51:26];
      5'h08:
          \$157  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$158  = \$151 ;
      1'h1:
          \$158  = \$157 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$159  = \$signal$47 ;
      1'h1:
          \$159  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$164  = 26'h0000000;
    casez (\$163 )
      5'h00:
          \$164  = \$signal$28 [103:78];
      5'h01:
          \$164  = \$signal$29 [103:78];
      5'h02:
          \$164  = \$signal$30 [103:78];
      5'h03:
          \$164  = \$signal$31 [103:78];
      5'h04:
          \$164  = \$signal$32 [103:78];
      5'h05:
          \$164  = \$signal$33 [103:78];
      5'h06:
          \$164  = \$signal$34 [103:78];
      5'h07:
          \$164  = \$signal$35 [103:78];
      5'h08:
          \$164  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$165  = \$signal$47 ;
      1'h1:
          \$165  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$170  = 26'h0000000;
    casez (\$169 )
      5'h00:
          \$170  = \$signal$37 [103:78];
      5'h01:
          \$170  = \$signal$38 [103:78];
      5'h02:
          \$170  = \$signal$39 [103:78];
      5'h03:
          \$170  = \$signal$40 [103:78];
      5'h04:
          \$170  = \$signal$41 [103:78];
      5'h05:
          \$170  = \$signal$42 [103:78];
      5'h06:
          \$170  = \$signal$43 [103:78];
      5'h07:
          \$170  = \$signal$44 [103:78];
      5'h08:
          \$170  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$171  = \$164 ;
      1'h1:
          \$171  = \$170 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$173  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$173  = \$signal$28 [103:78];
      4'h1:
          \$173  = \$signal$29 [103:78];
      4'h2:
          \$173  = \$signal$30 [103:78];
      4'h3:
          \$173  = \$signal$31 [103:78];
      4'h4:
          \$173  = \$signal$32 [103:78];
      4'h5:
          \$173  = \$signal$33 [103:78];
      4'h6:
          \$173  = \$signal$34 [103:78];
      4'h7:
          \$173  = \$signal$35 [103:78];
      4'h8:
          \$173  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$174  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$174  = \$signal$37 [103:78];
      4'h1:
          \$174  = \$signal$38 [103:78];
      4'h2:
          \$174  = \$signal$39 [103:78];
      4'h3:
          \$174  = \$signal$40 [103:78];
      4'h4:
          \$174  = \$signal$41 [103:78];
      4'h5:
          \$174  = \$signal$42 [103:78];
      4'h6:
          \$174  = \$signal$43 [103:78];
      4'h7:
          \$174  = \$signal$44 [103:78];
      4'h8:
          \$174  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$175  = \$173 ;
      1'h1:
          \$175  = \$174 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$176  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$176  = \$signal$28 [77:52];
      4'h1:
          \$176  = \$signal$29 [77:52];
      4'h2:
          \$176  = \$signal$30 [77:52];
      4'h3:
          \$176  = \$signal$31 [77:52];
      4'h4:
          \$176  = \$signal$32 [77:52];
      4'h5:
          \$176  = \$signal$33 [77:52];
      4'h6:
          \$176  = \$signal$34 [77:52];
      4'h7:
          \$176  = \$signal$35 [77:52];
      4'h8:
          \$176  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$177  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$177  = \$signal$37 [77:52];
      4'h1:
          \$177  = \$signal$38 [77:52];
      4'h2:
          \$177  = \$signal$39 [77:52];
      4'h3:
          \$177  = \$signal$40 [77:52];
      4'h4:
          \$177  = \$signal$41 [77:52];
      4'h5:
          \$177  = \$signal$42 [77:52];
      4'h6:
          \$177  = \$signal$43 [77:52];
      4'h7:
          \$177  = \$signal$44 [77:52];
      4'h8:
          \$177  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$178  = \$176 ;
      1'h1:
          \$178  = \$177 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$180  = \$signal$47 ;
      1'h1:
          \$180  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$185  = 26'h0000000;
    casez (\$184 )
      5'h00:
          \$185  = \$signal$28 [103:78];
      5'h01:
          \$185  = \$signal$29 [103:78];
      5'h02:
          \$185  = \$signal$30 [103:78];
      5'h03:
          \$185  = \$signal$31 [103:78];
      5'h04:
          \$185  = \$signal$32 [103:78];
      5'h05:
          \$185  = \$signal$33 [103:78];
      5'h06:
          \$185  = \$signal$34 [103:78];
      5'h07:
          \$185  = \$signal$35 [103:78];
      5'h08:
          \$185  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$186  = \$signal$47 ;
      1'h1:
          \$186  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$191  = 26'h0000000;
    casez (\$190 )
      5'h00:
          \$191  = \$signal$37 [103:78];
      5'h01:
          \$191  = \$signal$38 [103:78];
      5'h02:
          \$191  = \$signal$39 [103:78];
      5'h03:
          \$191  = \$signal$40 [103:78];
      5'h04:
          \$191  = \$signal$41 [103:78];
      5'h05:
          \$191  = \$signal$42 [103:78];
      5'h06:
          \$191  = \$signal$43 [103:78];
      5'h07:
          \$191  = \$signal$44 [103:78];
      5'h08:
          \$191  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$192  = \$185 ;
      1'h1:
          \$192  = \$191 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$193  = \$signal$47 ;
      1'h1:
          \$193  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$198  = 26'h0000000;
    casez (\$197 )
      5'h00:
          \$198  = \$signal$28 [77:52];
      5'h01:
          \$198  = \$signal$29 [77:52];
      5'h02:
          \$198  = \$signal$30 [77:52];
      5'h03:
          \$198  = \$signal$31 [77:52];
      5'h04:
          \$198  = \$signal$32 [77:52];
      5'h05:
          \$198  = \$signal$33 [77:52];
      5'h06:
          \$198  = \$signal$34 [77:52];
      5'h07:
          \$198  = \$signal$35 [77:52];
      5'h08:
          \$198  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$199  = \$signal$47 ;
      1'h1:
          \$199  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$204  = 26'h0000000;
    casez (\$203 )
      5'h00:
          \$204  = \$signal$37 [77:52];
      5'h01:
          \$204  = \$signal$38 [77:52];
      5'h02:
          \$204  = \$signal$39 [77:52];
      5'h03:
          \$204  = \$signal$40 [77:52];
      5'h04:
          \$204  = \$signal$41 [77:52];
      5'h05:
          \$204  = \$signal$42 [77:52];
      5'h06:
          \$204  = \$signal$43 [77:52];
      5'h07:
          \$204  = \$signal$44 [77:52];
      5'h08:
          \$204  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$205  = \$198 ;
      1'h1:
          \$205  = \$204 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$207  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$207  = \$signal$28 [77:52];
      4'h1:
          \$207  = \$signal$29 [77:52];
      4'h2:
          \$207  = \$signal$30 [77:52];
      4'h3:
          \$207  = \$signal$31 [77:52];
      4'h4:
          \$207  = \$signal$32 [77:52];
      4'h5:
          \$207  = \$signal$33 [77:52];
      4'h6:
          \$207  = \$signal$34 [77:52];
      4'h7:
          \$207  = \$signal$35 [77:52];
      4'h8:
          \$207  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$208  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$208  = \$signal$37 [77:52];
      4'h1:
          \$208  = \$signal$38 [77:52];
      4'h2:
          \$208  = \$signal$39 [77:52];
      4'h3:
          \$208  = \$signal$40 [77:52];
      4'h4:
          \$208  = \$signal$41 [77:52];
      4'h5:
          \$208  = \$signal$42 [77:52];
      4'h6:
          \$208  = \$signal$43 [77:52];
      4'h7:
          \$208  = \$signal$44 [77:52];
      4'h8:
          \$208  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$209  = \$207 ;
      1'h1:
          \$209  = \$208 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$210  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$210  = \$signal$28 [103:78];
      4'h1:
          \$210  = \$signal$29 [103:78];
      4'h2:
          \$210  = \$signal$30 [103:78];
      4'h3:
          \$210  = \$signal$31 [103:78];
      4'h4:
          \$210  = \$signal$32 [103:78];
      4'h5:
          \$210  = \$signal$33 [103:78];
      4'h6:
          \$210  = \$signal$34 [103:78];
      4'h7:
          \$210  = \$signal$35 [103:78];
      4'h8:
          \$210  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$211  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$211  = \$signal$37 [103:78];
      4'h1:
          \$211  = \$signal$38 [103:78];
      4'h2:
          \$211  = \$signal$39 [103:78];
      4'h3:
          \$211  = \$signal$40 [103:78];
      4'h4:
          \$211  = \$signal$41 [103:78];
      4'h5:
          \$211  = \$signal$42 [103:78];
      4'h6:
          \$211  = \$signal$43 [103:78];
      4'h7:
          \$211  = \$signal$44 [103:78];
      4'h8:
          \$211  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$212  = \$210 ;
      1'h1:
          \$212  = \$211 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$214  = \$signal$47 ;
      1'h1:
          \$214  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$219  = 26'h0000000;
    casez (\$218 )
      5'h00:
          \$219  = \$signal$28 [77:52];
      5'h01:
          \$219  = \$signal$29 [77:52];
      5'h02:
          \$219  = \$signal$30 [77:52];
      5'h03:
          \$219  = \$signal$31 [77:52];
      5'h04:
          \$219  = \$signal$32 [77:52];
      5'h05:
          \$219  = \$signal$33 [77:52];
      5'h06:
          \$219  = \$signal$34 [77:52];
      5'h07:
          \$219  = \$signal$35 [77:52];
      5'h08:
          \$219  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$220  = \$signal$47 ;
      1'h1:
          \$220  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$225  = 26'h0000000;
    casez (\$224 )
      5'h00:
          \$225  = \$signal$37 [77:52];
      5'h01:
          \$225  = \$signal$38 [77:52];
      5'h02:
          \$225  = \$signal$39 [77:52];
      5'h03:
          \$225  = \$signal$40 [77:52];
      5'h04:
          \$225  = \$signal$41 [77:52];
      5'h05:
          \$225  = \$signal$42 [77:52];
      5'h06:
          \$225  = \$signal$43 [77:52];
      5'h07:
          \$225  = \$signal$44 [77:52];
      5'h08:
          \$225  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$226  = \$219 ;
      1'h1:
          \$226  = \$225 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$227  = \$signal$47 ;
      1'h1:
          \$227  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$232  = 26'h0000000;
    casez (\$231 )
      5'h00:
          \$232  = \$signal$28 [103:78];
      5'h01:
          \$232  = \$signal$29 [103:78];
      5'h02:
          \$232  = \$signal$30 [103:78];
      5'h03:
          \$232  = \$signal$31 [103:78];
      5'h04:
          \$232  = \$signal$32 [103:78];
      5'h05:
          \$232  = \$signal$33 [103:78];
      5'h06:
          \$232  = \$signal$34 [103:78];
      5'h07:
          \$232  = \$signal$35 [103:78];
      5'h08:
          \$232  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$233  = \$signal$47 ;
      1'h1:
          \$233  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$238  = 26'h0000000;
    casez (\$237 )
      5'h00:
          \$238  = \$signal$37 [103:78];
      5'h01:
          \$238  = \$signal$38 [103:78];
      5'h02:
          \$238  = \$signal$39 [103:78];
      5'h03:
          \$238  = \$signal$40 [103:78];
      5'h04:
          \$238  = \$signal$41 [103:78];
      5'h05:
          \$238  = \$signal$42 [103:78];
      5'h06:
          \$238  = \$signal$43 [103:78];
      5'h07:
          \$238  = \$signal$44 [103:78];
      5'h08:
          \$238  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$239  = \$232 ;
      1'h1:
          \$239  = \$238 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$242  = \$signal$28 ;
      1'h1:
          \$242  = \$signal$37 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$244  = 208'h0000000000000000000000000000000000000000000000000000;
    casez (\$243 )
      5'h00:
          \$244  = \$signal$28 ;
      5'h01:
          \$244  = \$signal$29 ;
      5'h02:
          \$244  = \$signal$30 ;
      5'h03:
          \$244  = \$signal$31 ;
      5'h04:
          \$244  = \$signal$32 ;
      5'h05:
          \$244  = \$signal$33 ;
      5'h06:
          \$244  = \$signal$34 ;
      5'h07:
          \$244  = \$signal$35 ;
      5'h08:
          \$244  = \$signal$36 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$246  = 208'h0000000000000000000000000000000000000000000000000000;
    casez (\$245 )
      5'h00:
          \$246  = \$signal$37 ;
      5'h01:
          \$246  = \$signal$38 ;
      5'h02:
          \$246  = \$signal$39 ;
      5'h03:
          \$246  = \$signal$40 ;
      5'h04:
          \$246  = \$signal$41 ;
      5'h05:
          \$246  = \$signal$42 ;
      5'h06:
          \$246  = \$signal$43 ;
      5'h07:
          \$246  = \$signal$44 ;
      5'h08:
          \$246  = \$signal$45 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$247  = \$244 ;
      1'h1:
          \$247  = \$246 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$248  = 208'h0000000000000000000000000000000000000000000000000000;
    casez (clip_idx)
      4'h0:
          \$248  = \$signal$28 ;
      4'h1:
          \$248  = \$signal$29 ;
      4'h2:
          \$248  = \$signal$30 ;
      4'h3:
          \$248  = \$signal$31 ;
      4'h4:
          \$248  = \$signal$32 ;
      4'h5:
          \$248  = \$signal$33 ;
      4'h6:
          \$248  = \$signal$34 ;
      4'h7:
          \$248  = \$signal$35 ;
      4'h8:
          \$248  = \$signal$36 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$249  = 208'h0000000000000000000000000000000000000000000000000000;
    casez (clip_idx)
      4'h0:
          \$249  = \$signal$37 ;
      4'h1:
          \$249  = \$signal$38 ;
      4'h2:
          \$249  = \$signal$39 ;
      4'h3:
          \$249  = \$signal$40 ;
      4'h4:
          \$249  = \$signal$41 ;
      4'h5:
          \$249  = \$signal$42 ;
      4'h6:
          \$249  = \$signal$43 ;
      4'h7:
          \$249  = \$signal$44 ;
      4'h8:
          \$249  = \$signal$45 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$250  = \$248 ;
      1'h1:
          \$250  = \$249 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$264  = 1'h0;
    if (\$263 ) begin
      \$264  = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$625  = 1'h0;
    casez (fsm_state)
      4'h0:
          if (\i__valid$57 ) begin
            \$625  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$989  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          \$989  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1530  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          \$1530  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1537  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          if (\$1533 ) begin
            \$1537  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1538  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          if (\$1533 ) begin
          end else if (\$1536 ) begin
            if (i__ready) begin
              \$1538  = 1'h1;
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1540  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          \$1540  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1542  = \$signal$47 ;
      1'h1:
          \$1542  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1543  = \$signal$47 ;
      1'h1:
          \$1543  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1547  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          \$1547  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1548  = \$signal$47 ;
      1'h1:
          \$1548  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1553  = \$signal$47 ;
      1'h1:
          \$1553  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1554  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          \$1554  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1555  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$1555  = \$signal$28 [25:0];
      4'h1:
          \$1555  = \$signal$29 [25:0];
      4'h2:
          \$1555  = \$signal$30 [25:0];
      4'h3:
          \$1555  = \$signal$31 [25:0];
      4'h4:
          \$1555  = \$signal$32 [25:0];
      4'h5:
          \$1555  = \$signal$33 [25:0];
      4'h6:
          \$1555  = \$signal$34 [25:0];
      4'h7:
          \$1555  = \$signal$35 [25:0];
      4'h8:
          \$1555  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1556  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$1556  = \$signal$37 [25:0];
      4'h1:
          \$1556  = \$signal$38 [25:0];
      4'h2:
          \$1556  = \$signal$39 [25:0];
      4'h3:
          \$1556  = \$signal$40 [25:0];
      4'h4:
          \$1556  = \$signal$41 [25:0];
      4'h5:
          \$1556  = \$signal$42 [25:0];
      4'h6:
          \$1556  = \$signal$43 [25:0];
      4'h7:
          \$1556  = \$signal$44 [25:0];
      4'h8:
          \$1556  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1557  = \$1555 ;
      1'h1:
          \$1557  = \$1556 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1558  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$1558  = \$signal$28 [51:26];
      4'h1:
          \$1558  = \$signal$29 [51:26];
      4'h2:
          \$1558  = \$signal$30 [51:26];
      4'h3:
          \$1558  = \$signal$31 [51:26];
      4'h4:
          \$1558  = \$signal$32 [51:26];
      4'h5:
          \$1558  = \$signal$33 [51:26];
      4'h6:
          \$1558  = \$signal$34 [51:26];
      4'h7:
          \$1558  = \$signal$35 [51:26];
      4'h8:
          \$1558  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1559  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$1559  = \$signal$37 [51:26];
      4'h1:
          \$1559  = \$signal$38 [51:26];
      4'h2:
          \$1559  = \$signal$39 [51:26];
      4'h3:
          \$1559  = \$signal$40 [51:26];
      4'h4:
          \$1559  = \$signal$41 [51:26];
      4'h5:
          \$1559  = \$signal$42 [51:26];
      4'h6:
          \$1559  = \$signal$43 [51:26];
      4'h7:
          \$1559  = \$signal$44 [51:26];
      4'h8:
          \$1559  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1560  = \$1558 ;
      1'h1:
          \$1560  = \$1559 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1561  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$1561  = \$signal$28 [77:52];
      4'h1:
          \$1561  = \$signal$29 [77:52];
      4'h2:
          \$1561  = \$signal$30 [77:52];
      4'h3:
          \$1561  = \$signal$31 [77:52];
      4'h4:
          \$1561  = \$signal$32 [77:52];
      4'h5:
          \$1561  = \$signal$33 [77:52];
      4'h6:
          \$1561  = \$signal$34 [77:52];
      4'h7:
          \$1561  = \$signal$35 [77:52];
      4'h8:
          \$1561  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1562  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$1562  = \$signal$37 [77:52];
      4'h1:
          \$1562  = \$signal$38 [77:52];
      4'h2:
          \$1562  = \$signal$39 [77:52];
      4'h3:
          \$1562  = \$signal$40 [77:52];
      4'h4:
          \$1562  = \$signal$41 [77:52];
      4'h5:
          \$1562  = \$signal$42 [77:52];
      4'h6:
          \$1562  = \$signal$43 [77:52];
      4'h7:
          \$1562  = \$signal$44 [77:52];
      4'h8:
          \$1562  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1563  = \$1561 ;
      1'h1:
          \$1563  = \$1562 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1564  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$1564  = \$signal$28 [103:78];
      4'h1:
          \$1564  = \$signal$29 [103:78];
      4'h2:
          \$1564  = \$signal$30 [103:78];
      4'h3:
          \$1564  = \$signal$31 [103:78];
      4'h4:
          \$1564  = \$signal$32 [103:78];
      4'h5:
          \$1564  = \$signal$33 [103:78];
      4'h6:
          \$1564  = \$signal$34 [103:78];
      4'h7:
          \$1564  = \$signal$35 [103:78];
      4'h8:
          \$1564  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1565  = 26'h0000000;
    casez (clip_idx)
      4'h0:
          \$1565  = \$signal$37 [103:78];
      4'h1:
          \$1565  = \$signal$38 [103:78];
      4'h2:
          \$1565  = \$signal$39 [103:78];
      4'h3:
          \$1565  = \$signal$40 [103:78];
      4'h4:
          \$1565  = \$signal$41 [103:78];
      4'h5:
          \$1565  = \$signal$42 [103:78];
      4'h6:
          \$1565  = \$signal$43 [103:78];
      4'h7:
          \$1565  = \$signal$44 [103:78];
      4'h8:
          \$1565  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1566  = \$1564 ;
      1'h1:
          \$1566  = \$1565 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1567  = \$signal$47 ;
      1'h1:
          \$1567  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1572  = 26'h0000000;
    casez (\$1571 )
      5'h00:
          \$1572  = \$signal$28 [25:0];
      5'h01:
          \$1572  = \$signal$29 [25:0];
      5'h02:
          \$1572  = \$signal$30 [25:0];
      5'h03:
          \$1572  = \$signal$31 [25:0];
      5'h04:
          \$1572  = \$signal$32 [25:0];
      5'h05:
          \$1572  = \$signal$33 [25:0];
      5'h06:
          \$1572  = \$signal$34 [25:0];
      5'h07:
          \$1572  = \$signal$35 [25:0];
      5'h08:
          \$1572  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1573  = \$signal$47 ;
      1'h1:
          \$1573  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1578  = 26'h0000000;
    casez (\$1577 )
      5'h00:
          \$1578  = \$signal$37 [25:0];
      5'h01:
          \$1578  = \$signal$38 [25:0];
      5'h02:
          \$1578  = \$signal$39 [25:0];
      5'h03:
          \$1578  = \$signal$40 [25:0];
      5'h04:
          \$1578  = \$signal$41 [25:0];
      5'h05:
          \$1578  = \$signal$42 [25:0];
      5'h06:
          \$1578  = \$signal$43 [25:0];
      5'h07:
          \$1578  = \$signal$44 [25:0];
      5'h08:
          \$1578  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1579  = \$1572 ;
      1'h1:
          \$1579  = \$1578 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1580  = \$signal$47 ;
      1'h1:
          \$1580  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1585  = 26'h0000000;
    casez (\$1584 )
      5'h00:
          \$1585  = \$signal$28 [51:26];
      5'h01:
          \$1585  = \$signal$29 [51:26];
      5'h02:
          \$1585  = \$signal$30 [51:26];
      5'h03:
          \$1585  = \$signal$31 [51:26];
      5'h04:
          \$1585  = \$signal$32 [51:26];
      5'h05:
          \$1585  = \$signal$33 [51:26];
      5'h06:
          \$1585  = \$signal$34 [51:26];
      5'h07:
          \$1585  = \$signal$35 [51:26];
      5'h08:
          \$1585  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1586  = \$signal$47 ;
      1'h1:
          \$1586  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1591  = 26'h0000000;
    casez (\$1590 )
      5'h00:
          \$1591  = \$signal$37 [51:26];
      5'h01:
          \$1591  = \$signal$38 [51:26];
      5'h02:
          \$1591  = \$signal$39 [51:26];
      5'h03:
          \$1591  = \$signal$40 [51:26];
      5'h04:
          \$1591  = \$signal$41 [51:26];
      5'h05:
          \$1591  = \$signal$42 [51:26];
      5'h06:
          \$1591  = \$signal$43 [51:26];
      5'h07:
          \$1591  = \$signal$44 [51:26];
      5'h08:
          \$1591  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1592  = \$1585 ;
      1'h1:
          \$1592  = \$1591 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1593  = \$signal$47 ;
      1'h1:
          \$1593  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1598  = 26'h0000000;
    casez (\$1597 )
      5'h00:
          \$1598  = \$signal$28 [77:52];
      5'h01:
          \$1598  = \$signal$29 [77:52];
      5'h02:
          \$1598  = \$signal$30 [77:52];
      5'h03:
          \$1598  = \$signal$31 [77:52];
      5'h04:
          \$1598  = \$signal$32 [77:52];
      5'h05:
          \$1598  = \$signal$33 [77:52];
      5'h06:
          \$1598  = \$signal$34 [77:52];
      5'h07:
          \$1598  = \$signal$35 [77:52];
      5'h08:
          \$1598  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1599  = \$signal$47 ;
      1'h1:
          \$1599  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1604  = 26'h0000000;
    casez (\$1603 )
      5'h00:
          \$1604  = \$signal$37 [77:52];
      5'h01:
          \$1604  = \$signal$38 [77:52];
      5'h02:
          \$1604  = \$signal$39 [77:52];
      5'h03:
          \$1604  = \$signal$40 [77:52];
      5'h04:
          \$1604  = \$signal$41 [77:52];
      5'h05:
          \$1604  = \$signal$42 [77:52];
      5'h06:
          \$1604  = \$signal$43 [77:52];
      5'h07:
          \$1604  = \$signal$44 [77:52];
      5'h08:
          \$1604  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1605  = \$1598 ;
      1'h1:
          \$1605  = \$1604 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1606  = \$signal$47 ;
      1'h1:
          \$1606  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1611  = 26'h0000000;
    casez (\$1610 )
      5'h00:
          \$1611  = \$signal$28 [103:78];
      5'h01:
          \$1611  = \$signal$29 [103:78];
      5'h02:
          \$1611  = \$signal$30 [103:78];
      5'h03:
          \$1611  = \$signal$31 [103:78];
      5'h04:
          \$1611  = \$signal$32 [103:78];
      5'h05:
          \$1611  = \$signal$33 [103:78];
      5'h06:
          \$1611  = \$signal$34 [103:78];
      5'h07:
          \$1611  = \$signal$35 [103:78];
      5'h08:
          \$1611  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1612  = \$signal$47 ;
      1'h1:
          \$1612  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1617  = 26'h0000000;
    casez (\$1616 )
      5'h00:
          \$1617  = \$signal$37 [103:78];
      5'h01:
          \$1617  = \$signal$38 [103:78];
      5'h02:
          \$1617  = \$signal$39 [103:78];
      5'h03:
          \$1617  = \$signal$40 [103:78];
      5'h04:
          \$1617  = \$signal$41 [103:78];
      5'h05:
          \$1617  = \$signal$42 [103:78];
      5'h06:
          \$1617  = \$signal$43 [103:78];
      5'h07:
          \$1617  = \$signal$44 [103:78];
      5'h08:
          \$1617  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1618  = \$1611 ;
      1'h1:
          \$1618  = \$1617 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1619  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          \$1619  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1712  = \$signal$47 ;
      1'h1:
          \$1712  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1728  = \$signal$47 ;
      1'h1:
          \$1728  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1733  = 208'h0000000000000000000000000000000000000000000000000000;
    casez (\$1732 )
      5'h00:
          \$1733  = \$signal$28 ;
      5'h01:
          \$1733  = \$signal$29 ;
      5'h02:
          \$1733  = \$signal$30 ;
      5'h03:
          \$1733  = \$signal$31 ;
      5'h04:
          \$1733  = \$signal$32 ;
      5'h05:
          \$1733  = \$signal$33 ;
      5'h06:
          \$1733  = \$signal$34 ;
      5'h07:
          \$1733  = \$signal$35 ;
      5'h08:
          \$1733  = \$signal$36 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1734  = \$signal$47 ;
      1'h1:
          \$1734  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1739  = 208'h0000000000000000000000000000000000000000000000000000;
    casez (\$1738 )
      5'h00:
          \$1739  = \$signal$37 ;
      5'h01:
          \$1739  = \$signal$38 ;
      5'h02:
          \$1739  = \$signal$39 ;
      5'h03:
          \$1739  = \$signal$40 ;
      5'h04:
          \$1739  = \$signal$41 ;
      5'h05:
          \$1739  = \$signal$42 ;
      5'h06:
          \$1739  = \$signal$43 ;
      5'h07:
          \$1739  = \$signal$44 ;
      5'h08:
          \$1739  = \$signal$45 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1740  = \$1733 ;
      1'h1:
          \$1740  = \$1739 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (\$1742 )
      1'h0:
          \$1743  = \$signal$47 ;
      1'h1:
          \$1743  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (\$1744 )
      1'h0:
          \$1745  = \$signal$47 ;
      1'h1:
          \$1745  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (\$1746 )
      1'h0:
          \$1747  = \$signal$47 ;
      1'h1:
          \$1747  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1750  = \$signal$47 ;
      1'h1:
          \$1750  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1759  = \$signal$47 ;
      1'h1:
          \$1759  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (\$1767 )
      1'h0:
          \$1768  = \$signal$47 ;
      1'h1:
          \$1768  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1770  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1770  = \$signal$28 [25:0];
      4'h1:
          \$1770  = \$signal$29 [25:0];
      4'h2:
          \$1770  = \$signal$30 [25:0];
      4'h3:
          \$1770  = \$signal$31 [25:0];
      4'h4:
          \$1770  = \$signal$32 [25:0];
      4'h5:
          \$1770  = \$signal$33 [25:0];
      4'h6:
          \$1770  = \$signal$34 [25:0];
      4'h7:
          \$1770  = \$signal$35 [25:0];
      4'h8:
          \$1770  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1771  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1771  = \$signal$37 [25:0];
      4'h1:
          \$1771  = \$signal$38 [25:0];
      4'h2:
          \$1771  = \$signal$39 [25:0];
      4'h3:
          \$1771  = \$signal$40 [25:0];
      4'h4:
          \$1771  = \$signal$41 [25:0];
      4'h5:
          \$1771  = \$signal$42 [25:0];
      4'h6:
          \$1771  = \$signal$43 [25:0];
      4'h7:
          \$1771  = \$signal$44 [25:0];
      4'h8:
          \$1771  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1772  = \$1770 ;
      1'h1:
          \$1772  = \$1771 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1773  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1773  = \$signal$28 [25:0];
      4'h1:
          \$1773  = \$signal$29 [25:0];
      4'h2:
          \$1773  = \$signal$30 [25:0];
      4'h3:
          \$1773  = \$signal$31 [25:0];
      4'h4:
          \$1773  = \$signal$32 [25:0];
      4'h5:
          \$1773  = \$signal$33 [25:0];
      4'h6:
          \$1773  = \$signal$34 [25:0];
      4'h7:
          \$1773  = \$signal$35 [25:0];
      4'h8:
          \$1773  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1774  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1774  = \$signal$37 [25:0];
      4'h1:
          \$1774  = \$signal$38 [25:0];
      4'h2:
          \$1774  = \$signal$39 [25:0];
      4'h3:
          \$1774  = \$signal$40 [25:0];
      4'h4:
          \$1774  = \$signal$41 [25:0];
      4'h5:
          \$1774  = \$signal$42 [25:0];
      4'h6:
          \$1774  = \$signal$43 [25:0];
      4'h7:
          \$1774  = \$signal$44 [25:0];
      4'h8:
          \$1774  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1775  = \$1773 ;
      1'h1:
          \$1775  = \$1774 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1776  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1776  = \$signal$28 [25:0];
      4'h1:
          \$1776  = \$signal$29 [25:0];
      4'h2:
          \$1776  = \$signal$30 [25:0];
      4'h3:
          \$1776  = \$signal$31 [25:0];
      4'h4:
          \$1776  = \$signal$32 [25:0];
      4'h5:
          \$1776  = \$signal$33 [25:0];
      4'h6:
          \$1776  = \$signal$34 [25:0];
      4'h7:
          \$1776  = \$signal$35 [25:0];
      4'h8:
          \$1776  = \$signal$36 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1777  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1777  = \$signal$37 [25:0];
      4'h1:
          \$1777  = \$signal$38 [25:0];
      4'h2:
          \$1777  = \$signal$39 [25:0];
      4'h3:
          \$1777  = \$signal$40 [25:0];
      4'h4:
          \$1777  = \$signal$41 [25:0];
      4'h5:
          \$1777  = \$signal$42 [25:0];
      4'h6:
          \$1777  = \$signal$43 [25:0];
      4'h7:
          \$1777  = \$signal$44 [25:0];
      4'h8:
          \$1777  = \$signal$45 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1778  = \$1776 ;
      1'h1:
          \$1778  = \$1777 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1780  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1780  = \$signal$28 [51:26];
      4'h1:
          \$1780  = \$signal$29 [51:26];
      4'h2:
          \$1780  = \$signal$30 [51:26];
      4'h3:
          \$1780  = \$signal$31 [51:26];
      4'h4:
          \$1780  = \$signal$32 [51:26];
      4'h5:
          \$1780  = \$signal$33 [51:26];
      4'h6:
          \$1780  = \$signal$34 [51:26];
      4'h7:
          \$1780  = \$signal$35 [51:26];
      4'h8:
          \$1780  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1781  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1781  = \$signal$37 [51:26];
      4'h1:
          \$1781  = \$signal$38 [51:26];
      4'h2:
          \$1781  = \$signal$39 [51:26];
      4'h3:
          \$1781  = \$signal$40 [51:26];
      4'h4:
          \$1781  = \$signal$41 [51:26];
      4'h5:
          \$1781  = \$signal$42 [51:26];
      4'h6:
          \$1781  = \$signal$43 [51:26];
      4'h7:
          \$1781  = \$signal$44 [51:26];
      4'h8:
          \$1781  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1782  = \$1780 ;
      1'h1:
          \$1782  = \$1781 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1783  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1783  = \$signal$28 [51:26];
      4'h1:
          \$1783  = \$signal$29 [51:26];
      4'h2:
          \$1783  = \$signal$30 [51:26];
      4'h3:
          \$1783  = \$signal$31 [51:26];
      4'h4:
          \$1783  = \$signal$32 [51:26];
      4'h5:
          \$1783  = \$signal$33 [51:26];
      4'h6:
          \$1783  = \$signal$34 [51:26];
      4'h7:
          \$1783  = \$signal$35 [51:26];
      4'h8:
          \$1783  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1784  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1784  = \$signal$37 [51:26];
      4'h1:
          \$1784  = \$signal$38 [51:26];
      4'h2:
          \$1784  = \$signal$39 [51:26];
      4'h3:
          \$1784  = \$signal$40 [51:26];
      4'h4:
          \$1784  = \$signal$41 [51:26];
      4'h5:
          \$1784  = \$signal$42 [51:26];
      4'h6:
          \$1784  = \$signal$43 [51:26];
      4'h7:
          \$1784  = \$signal$44 [51:26];
      4'h8:
          \$1784  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1785  = \$1783 ;
      1'h1:
          \$1785  = \$1784 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1786  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1786  = \$signal$28 [51:26];
      4'h1:
          \$1786  = \$signal$29 [51:26];
      4'h2:
          \$1786  = \$signal$30 [51:26];
      4'h3:
          \$1786  = \$signal$31 [51:26];
      4'h4:
          \$1786  = \$signal$32 [51:26];
      4'h5:
          \$1786  = \$signal$33 [51:26];
      4'h6:
          \$1786  = \$signal$34 [51:26];
      4'h7:
          \$1786  = \$signal$35 [51:26];
      4'h8:
          \$1786  = \$signal$36 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1787  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1787  = \$signal$37 [51:26];
      4'h1:
          \$1787  = \$signal$38 [51:26];
      4'h2:
          \$1787  = \$signal$39 [51:26];
      4'h3:
          \$1787  = \$signal$40 [51:26];
      4'h4:
          \$1787  = \$signal$41 [51:26];
      4'h5:
          \$1787  = \$signal$42 [51:26];
      4'h6:
          \$1787  = \$signal$43 [51:26];
      4'h7:
          \$1787  = \$signal$44 [51:26];
      4'h8:
          \$1787  = \$signal$45 [51:26];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1788  = \$1786 ;
      1'h1:
          \$1788  = \$1787 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1790  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1790  = \$signal$28 [77:52];
      4'h1:
          \$1790  = \$signal$29 [77:52];
      4'h2:
          \$1790  = \$signal$30 [77:52];
      4'h3:
          \$1790  = \$signal$31 [77:52];
      4'h4:
          \$1790  = \$signal$32 [77:52];
      4'h5:
          \$1790  = \$signal$33 [77:52];
      4'h6:
          \$1790  = \$signal$34 [77:52];
      4'h7:
          \$1790  = \$signal$35 [77:52];
      4'h8:
          \$1790  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1791  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1791  = \$signal$37 [77:52];
      4'h1:
          \$1791  = \$signal$38 [77:52];
      4'h2:
          \$1791  = \$signal$39 [77:52];
      4'h3:
          \$1791  = \$signal$40 [77:52];
      4'h4:
          \$1791  = \$signal$41 [77:52];
      4'h5:
          \$1791  = \$signal$42 [77:52];
      4'h6:
          \$1791  = \$signal$43 [77:52];
      4'h7:
          \$1791  = \$signal$44 [77:52];
      4'h8:
          \$1791  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1792  = \$1790 ;
      1'h1:
          \$1792  = \$1791 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1793  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1793  = \$signal$28 [77:52];
      4'h1:
          \$1793  = \$signal$29 [77:52];
      4'h2:
          \$1793  = \$signal$30 [77:52];
      4'h3:
          \$1793  = \$signal$31 [77:52];
      4'h4:
          \$1793  = \$signal$32 [77:52];
      4'h5:
          \$1793  = \$signal$33 [77:52];
      4'h6:
          \$1793  = \$signal$34 [77:52];
      4'h7:
          \$1793  = \$signal$35 [77:52];
      4'h8:
          \$1793  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1794  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1794  = \$signal$37 [77:52];
      4'h1:
          \$1794  = \$signal$38 [77:52];
      4'h2:
          \$1794  = \$signal$39 [77:52];
      4'h3:
          \$1794  = \$signal$40 [77:52];
      4'h4:
          \$1794  = \$signal$41 [77:52];
      4'h5:
          \$1794  = \$signal$42 [77:52];
      4'h6:
          \$1794  = \$signal$43 [77:52];
      4'h7:
          \$1794  = \$signal$44 [77:52];
      4'h8:
          \$1794  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1795  = \$1793 ;
      1'h1:
          \$1795  = \$1794 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1796  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1796  = \$signal$28 [77:52];
      4'h1:
          \$1796  = \$signal$29 [77:52];
      4'h2:
          \$1796  = \$signal$30 [77:52];
      4'h3:
          \$1796  = \$signal$31 [77:52];
      4'h4:
          \$1796  = \$signal$32 [77:52];
      4'h5:
          \$1796  = \$signal$33 [77:52];
      4'h6:
          \$1796  = \$signal$34 [77:52];
      4'h7:
          \$1796  = \$signal$35 [77:52];
      4'h8:
          \$1796  = \$signal$36 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1797  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1797  = \$signal$37 [77:52];
      4'h1:
          \$1797  = \$signal$38 [77:52];
      4'h2:
          \$1797  = \$signal$39 [77:52];
      4'h3:
          \$1797  = \$signal$40 [77:52];
      4'h4:
          \$1797  = \$signal$41 [77:52];
      4'h5:
          \$1797  = \$signal$42 [77:52];
      4'h6:
          \$1797  = \$signal$43 [77:52];
      4'h7:
          \$1797  = \$signal$44 [77:52];
      4'h8:
          \$1797  = \$signal$45 [77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1798  = \$1796 ;
      1'h1:
          \$1798  = \$1797 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1800  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1800  = \$signal$28 [103:78];
      4'h1:
          \$1800  = \$signal$29 [103:78];
      4'h2:
          \$1800  = \$signal$30 [103:78];
      4'h3:
          \$1800  = \$signal$31 [103:78];
      4'h4:
          \$1800  = \$signal$32 [103:78];
      4'h5:
          \$1800  = \$signal$33 [103:78];
      4'h6:
          \$1800  = \$signal$34 [103:78];
      4'h7:
          \$1800  = \$signal$35 [103:78];
      4'h8:
          \$1800  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1801  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1801  = \$signal$37 [103:78];
      4'h1:
          \$1801  = \$signal$38 [103:78];
      4'h2:
          \$1801  = \$signal$39 [103:78];
      4'h3:
          \$1801  = \$signal$40 [103:78];
      4'h4:
          \$1801  = \$signal$41 [103:78];
      4'h5:
          \$1801  = \$signal$42 [103:78];
      4'h6:
          \$1801  = \$signal$43 [103:78];
      4'h7:
          \$1801  = \$signal$44 [103:78];
      4'h8:
          \$1801  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1802  = \$1800 ;
      1'h1:
          \$1802  = \$1801 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1803  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1803  = \$signal$28 [103:78];
      4'h1:
          \$1803  = \$signal$29 [103:78];
      4'h2:
          \$1803  = \$signal$30 [103:78];
      4'h3:
          \$1803  = \$signal$31 [103:78];
      4'h4:
          \$1803  = \$signal$32 [103:78];
      4'h5:
          \$1803  = \$signal$33 [103:78];
      4'h6:
          \$1803  = \$signal$34 [103:78];
      4'h7:
          \$1803  = \$signal$35 [103:78];
      4'h8:
          \$1803  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1804  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1804  = \$signal$37 [103:78];
      4'h1:
          \$1804  = \$signal$38 [103:78];
      4'h2:
          \$1804  = \$signal$39 [103:78];
      4'h3:
          \$1804  = \$signal$40 [103:78];
      4'h4:
          \$1804  = \$signal$41 [103:78];
      4'h5:
          \$1804  = \$signal$42 [103:78];
      4'h6:
          \$1804  = \$signal$43 [103:78];
      4'h7:
          \$1804  = \$signal$44 [103:78];
      4'h8:
          \$1804  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1805  = \$1803 ;
      1'h1:
          \$1805  = \$1804 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1806  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1806  = \$signal$28 [103:78];
      4'h1:
          \$1806  = \$signal$29 [103:78];
      4'h2:
          \$1806  = \$signal$30 [103:78];
      4'h3:
          \$1806  = \$signal$31 [103:78];
      4'h4:
          \$1806  = \$signal$32 [103:78];
      4'h5:
          \$1806  = \$signal$33 [103:78];
      4'h6:
          \$1806  = \$signal$34 [103:78];
      4'h7:
          \$1806  = \$signal$35 [103:78];
      4'h8:
          \$1806  = \$signal$36 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1807  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1807  = \$signal$37 [103:78];
      4'h1:
          \$1807  = \$signal$38 [103:78];
      4'h2:
          \$1807  = \$signal$39 [103:78];
      4'h3:
          \$1807  = \$signal$40 [103:78];
      4'h4:
          \$1807  = \$signal$41 [103:78];
      4'h5:
          \$1807  = \$signal$42 [103:78];
      4'h6:
          \$1807  = \$signal$43 [103:78];
      4'h7:
          \$1807  = \$signal$44 [103:78];
      4'h8:
          \$1807  = \$signal$45 [103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1808  = \$1806 ;
      1'h1:
          \$1808  = \$1807 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1810  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1810  = \$signal$28 [129:104];
      4'h1:
          \$1810  = \$signal$29 [129:104];
      4'h2:
          \$1810  = \$signal$30 [129:104];
      4'h3:
          \$1810  = \$signal$31 [129:104];
      4'h4:
          \$1810  = \$signal$32 [129:104];
      4'h5:
          \$1810  = \$signal$33 [129:104];
      4'h6:
          \$1810  = \$signal$34 [129:104];
      4'h7:
          \$1810  = \$signal$35 [129:104];
      4'h8:
          \$1810  = \$signal$36 [129:104];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1811  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1811  = \$signal$37 [129:104];
      4'h1:
          \$1811  = \$signal$38 [129:104];
      4'h2:
          \$1811  = \$signal$39 [129:104];
      4'h3:
          \$1811  = \$signal$40 [129:104];
      4'h4:
          \$1811  = \$signal$41 [129:104];
      4'h5:
          \$1811  = \$signal$42 [129:104];
      4'h6:
          \$1811  = \$signal$43 [129:104];
      4'h7:
          \$1811  = \$signal$44 [129:104];
      4'h8:
          \$1811  = \$signal$45 [129:104];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1812  = \$1810 ;
      1'h1:
          \$1812  = \$1811 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1813  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1813  = \$signal$28 [129:104];
      4'h1:
          \$1813  = \$signal$29 [129:104];
      4'h2:
          \$1813  = \$signal$30 [129:104];
      4'h3:
          \$1813  = \$signal$31 [129:104];
      4'h4:
          \$1813  = \$signal$32 [129:104];
      4'h5:
          \$1813  = \$signal$33 [129:104];
      4'h6:
          \$1813  = \$signal$34 [129:104];
      4'h7:
          \$1813  = \$signal$35 [129:104];
      4'h8:
          \$1813  = \$signal$36 [129:104];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1814  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1814  = \$signal$37 [129:104];
      4'h1:
          \$1814  = \$signal$38 [129:104];
      4'h2:
          \$1814  = \$signal$39 [129:104];
      4'h3:
          \$1814  = \$signal$40 [129:104];
      4'h4:
          \$1814  = \$signal$41 [129:104];
      4'h5:
          \$1814  = \$signal$42 [129:104];
      4'h6:
          \$1814  = \$signal$43 [129:104];
      4'h7:
          \$1814  = \$signal$44 [129:104];
      4'h8:
          \$1814  = \$signal$45 [129:104];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1815  = \$1813 ;
      1'h1:
          \$1815  = \$1814 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1816  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1816  = \$signal$28 [129:104];
      4'h1:
          \$1816  = \$signal$29 [129:104];
      4'h2:
          \$1816  = \$signal$30 [129:104];
      4'h3:
          \$1816  = \$signal$31 [129:104];
      4'h4:
          \$1816  = \$signal$32 [129:104];
      4'h5:
          \$1816  = \$signal$33 [129:104];
      4'h6:
          \$1816  = \$signal$34 [129:104];
      4'h7:
          \$1816  = \$signal$35 [129:104];
      4'h8:
          \$1816  = \$signal$36 [129:104];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1817  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1817  = \$signal$37 [129:104];
      4'h1:
          \$1817  = \$signal$38 [129:104];
      4'h2:
          \$1817  = \$signal$39 [129:104];
      4'h3:
          \$1817  = \$signal$40 [129:104];
      4'h4:
          \$1817  = \$signal$41 [129:104];
      4'h5:
          \$1817  = \$signal$42 [129:104];
      4'h6:
          \$1817  = \$signal$43 [129:104];
      4'h7:
          \$1817  = \$signal$44 [129:104];
      4'h8:
          \$1817  = \$signal$45 [129:104];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1818  = \$1816 ;
      1'h1:
          \$1818  = \$1817 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1820  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1820  = \$signal$28 [155:130];
      4'h1:
          \$1820  = \$signal$29 [155:130];
      4'h2:
          \$1820  = \$signal$30 [155:130];
      4'h3:
          \$1820  = \$signal$31 [155:130];
      4'h4:
          \$1820  = \$signal$32 [155:130];
      4'h5:
          \$1820  = \$signal$33 [155:130];
      4'h6:
          \$1820  = \$signal$34 [155:130];
      4'h7:
          \$1820  = \$signal$35 [155:130];
      4'h8:
          \$1820  = \$signal$36 [155:130];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1821  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1821  = \$signal$37 [155:130];
      4'h1:
          \$1821  = \$signal$38 [155:130];
      4'h2:
          \$1821  = \$signal$39 [155:130];
      4'h3:
          \$1821  = \$signal$40 [155:130];
      4'h4:
          \$1821  = \$signal$41 [155:130];
      4'h5:
          \$1821  = \$signal$42 [155:130];
      4'h6:
          \$1821  = \$signal$43 [155:130];
      4'h7:
          \$1821  = \$signal$44 [155:130];
      4'h8:
          \$1821  = \$signal$45 [155:130];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1822  = \$1820 ;
      1'h1:
          \$1822  = \$1821 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1823  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1823  = \$signal$28 [155:130];
      4'h1:
          \$1823  = \$signal$29 [155:130];
      4'h2:
          \$1823  = \$signal$30 [155:130];
      4'h3:
          \$1823  = \$signal$31 [155:130];
      4'h4:
          \$1823  = \$signal$32 [155:130];
      4'h5:
          \$1823  = \$signal$33 [155:130];
      4'h6:
          \$1823  = \$signal$34 [155:130];
      4'h7:
          \$1823  = \$signal$35 [155:130];
      4'h8:
          \$1823  = \$signal$36 [155:130];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1824  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1824  = \$signal$37 [155:130];
      4'h1:
          \$1824  = \$signal$38 [155:130];
      4'h2:
          \$1824  = \$signal$39 [155:130];
      4'h3:
          \$1824  = \$signal$40 [155:130];
      4'h4:
          \$1824  = \$signal$41 [155:130];
      4'h5:
          \$1824  = \$signal$42 [155:130];
      4'h6:
          \$1824  = \$signal$43 [155:130];
      4'h7:
          \$1824  = \$signal$44 [155:130];
      4'h8:
          \$1824  = \$signal$45 [155:130];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1825  = \$1823 ;
      1'h1:
          \$1825  = \$1824 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1826  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1826  = \$signal$28 [155:130];
      4'h1:
          \$1826  = \$signal$29 [155:130];
      4'h2:
          \$1826  = \$signal$30 [155:130];
      4'h3:
          \$1826  = \$signal$31 [155:130];
      4'h4:
          \$1826  = \$signal$32 [155:130];
      4'h5:
          \$1826  = \$signal$33 [155:130];
      4'h6:
          \$1826  = \$signal$34 [155:130];
      4'h7:
          \$1826  = \$signal$35 [155:130];
      4'h8:
          \$1826  = \$signal$36 [155:130];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1827  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1827  = \$signal$37 [155:130];
      4'h1:
          \$1827  = \$signal$38 [155:130];
      4'h2:
          \$1827  = \$signal$39 [155:130];
      4'h3:
          \$1827  = \$signal$40 [155:130];
      4'h4:
          \$1827  = \$signal$41 [155:130];
      4'h5:
          \$1827  = \$signal$42 [155:130];
      4'h6:
          \$1827  = \$signal$43 [155:130];
      4'h7:
          \$1827  = \$signal$44 [155:130];
      4'h8:
          \$1827  = \$signal$45 [155:130];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1828  = \$1826 ;
      1'h1:
          \$1828  = \$1827 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1830  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1830  = \$signal$28 [181:156];
      4'h1:
          \$1830  = \$signal$29 [181:156];
      4'h2:
          \$1830  = \$signal$30 [181:156];
      4'h3:
          \$1830  = \$signal$31 [181:156];
      4'h4:
          \$1830  = \$signal$32 [181:156];
      4'h5:
          \$1830  = \$signal$33 [181:156];
      4'h6:
          \$1830  = \$signal$34 [181:156];
      4'h7:
          \$1830  = \$signal$35 [181:156];
      4'h8:
          \$1830  = \$signal$36 [181:156];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1831  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1831  = \$signal$37 [181:156];
      4'h1:
          \$1831  = \$signal$38 [181:156];
      4'h2:
          \$1831  = \$signal$39 [181:156];
      4'h3:
          \$1831  = \$signal$40 [181:156];
      4'h4:
          \$1831  = \$signal$41 [181:156];
      4'h5:
          \$1831  = \$signal$42 [181:156];
      4'h6:
          \$1831  = \$signal$43 [181:156];
      4'h7:
          \$1831  = \$signal$44 [181:156];
      4'h8:
          \$1831  = \$signal$45 [181:156];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1832  = \$1830 ;
      1'h1:
          \$1832  = \$1831 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1833  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1833  = \$signal$28 [181:156];
      4'h1:
          \$1833  = \$signal$29 [181:156];
      4'h2:
          \$1833  = \$signal$30 [181:156];
      4'h3:
          \$1833  = \$signal$31 [181:156];
      4'h4:
          \$1833  = \$signal$32 [181:156];
      4'h5:
          \$1833  = \$signal$33 [181:156];
      4'h6:
          \$1833  = \$signal$34 [181:156];
      4'h7:
          \$1833  = \$signal$35 [181:156];
      4'h8:
          \$1833  = \$signal$36 [181:156];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1834  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1834  = \$signal$37 [181:156];
      4'h1:
          \$1834  = \$signal$38 [181:156];
      4'h2:
          \$1834  = \$signal$39 [181:156];
      4'h3:
          \$1834  = \$signal$40 [181:156];
      4'h4:
          \$1834  = \$signal$41 [181:156];
      4'h5:
          \$1834  = \$signal$42 [181:156];
      4'h6:
          \$1834  = \$signal$43 [181:156];
      4'h7:
          \$1834  = \$signal$44 [181:156];
      4'h8:
          \$1834  = \$signal$45 [181:156];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1835  = \$1833 ;
      1'h1:
          \$1835  = \$1834 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1836  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1836  = \$signal$28 [181:156];
      4'h1:
          \$1836  = \$signal$29 [181:156];
      4'h2:
          \$1836  = \$signal$30 [181:156];
      4'h3:
          \$1836  = \$signal$31 [181:156];
      4'h4:
          \$1836  = \$signal$32 [181:156];
      4'h5:
          \$1836  = \$signal$33 [181:156];
      4'h6:
          \$1836  = \$signal$34 [181:156];
      4'h7:
          \$1836  = \$signal$35 [181:156];
      4'h8:
          \$1836  = \$signal$36 [181:156];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1837  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1837  = \$signal$37 [181:156];
      4'h1:
          \$1837  = \$signal$38 [181:156];
      4'h2:
          \$1837  = \$signal$39 [181:156];
      4'h3:
          \$1837  = \$signal$40 [181:156];
      4'h4:
          \$1837  = \$signal$41 [181:156];
      4'h5:
          \$1837  = \$signal$42 [181:156];
      4'h6:
          \$1837  = \$signal$43 [181:156];
      4'h7:
          \$1837  = \$signal$44 [181:156];
      4'h8:
          \$1837  = \$signal$45 [181:156];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1838  = \$1836 ;
      1'h1:
          \$1838  = \$1837 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1840  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1840  = \$signal$28 [207:182];
      4'h1:
          \$1840  = \$signal$29 [207:182];
      4'h2:
          \$1840  = \$signal$30 [207:182];
      4'h3:
          \$1840  = \$signal$31 [207:182];
      4'h4:
          \$1840  = \$signal$32 [207:182];
      4'h5:
          \$1840  = \$signal$33 [207:182];
      4'h6:
          \$1840  = \$signal$34 [207:182];
      4'h7:
          \$1840  = \$signal$35 [207:182];
      4'h8:
          \$1840  = \$signal$36 [207:182];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1841  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1841  = \$signal$37 [207:182];
      4'h1:
          \$1841  = \$signal$38 [207:182];
      4'h2:
          \$1841  = \$signal$39 [207:182];
      4'h3:
          \$1841  = \$signal$40 [207:182];
      4'h4:
          \$1841  = \$signal$41 [207:182];
      4'h5:
          \$1841  = \$signal$42 [207:182];
      4'h6:
          \$1841  = \$signal$43 [207:182];
      4'h7:
          \$1841  = \$signal$44 [207:182];
      4'h8:
          \$1841  = \$signal$45 [207:182];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1842  = \$1840 ;
      1'h1:
          \$1842  = \$1841 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1843  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1843  = \$signal$28 [207:182];
      4'h1:
          \$1843  = \$signal$29 [207:182];
      4'h2:
          \$1843  = \$signal$30 [207:182];
      4'h3:
          \$1843  = \$signal$31 [207:182];
      4'h4:
          \$1843  = \$signal$32 [207:182];
      4'h5:
          \$1843  = \$signal$33 [207:182];
      4'h6:
          \$1843  = \$signal$34 [207:182];
      4'h7:
          \$1843  = \$signal$35 [207:182];
      4'h8:
          \$1843  = \$signal$36 [207:182];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1844  = 26'h0000000;
    casez (edge_next_idx)
      4'h0:
          \$1844  = \$signal$37 [207:182];
      4'h1:
          \$1844  = \$signal$38 [207:182];
      4'h2:
          \$1844  = \$signal$39 [207:182];
      4'h3:
          \$1844  = \$signal$40 [207:182];
      4'h4:
          \$1844  = \$signal$41 [207:182];
      4'h5:
          \$1844  = \$signal$42 [207:182];
      4'h6:
          \$1844  = \$signal$43 [207:182];
      4'h7:
          \$1844  = \$signal$44 [207:182];
      4'h8:
          \$1844  = \$signal$45 [207:182];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1845  = \$1843 ;
      1'h1:
          \$1845  = \$1844 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1846  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1846  = \$signal$28 [207:182];
      4'h1:
          \$1846  = \$signal$29 [207:182];
      4'h2:
          \$1846  = \$signal$30 [207:182];
      4'h3:
          \$1846  = \$signal$31 [207:182];
      4'h4:
          \$1846  = \$signal$32 [207:182];
      4'h5:
          \$1846  = \$signal$33 [207:182];
      4'h6:
          \$1846  = \$signal$34 [207:182];
      4'h7:
          \$1846  = \$signal$35 [207:182];
      4'h8:
          \$1846  = \$signal$36 [207:182];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1847  = 26'h0000000;
    casez (edge_curr_idx)
      4'h0:
          \$1847  = \$signal$37 [207:182];
      4'h1:
          \$1847  = \$signal$38 [207:182];
      4'h2:
          \$1847  = \$signal$39 [207:182];
      4'h3:
          \$1847  = \$signal$40 [207:182];
      4'h4:
          \$1847  = \$signal$41 [207:182];
      4'h5:
          \$1847  = \$signal$42 [207:182];
      4'h6:
          \$1847  = \$signal$43 [207:182];
      4'h7:
          \$1847  = \$signal$44 [207:182];
      4'h8:
          \$1847  = \$signal$45 [207:182];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1848  = \$1846 ;
      1'h1:
          \$1848  = \$1847 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1851  = 208'h0000000000000000000000000000000000000000000000000000;
    casez (edge_next_idx)
      4'h0:
          \$1851  = \$signal$28 ;
      4'h1:
          \$1851  = \$signal$29 ;
      4'h2:
          \$1851  = \$signal$30 ;
      4'h3:
          \$1851  = \$signal$31 ;
      4'h4:
          \$1851  = \$signal$32 ;
      4'h5:
          \$1851  = \$signal$33 ;
      4'h6:
          \$1851  = \$signal$34 ;
      4'h7:
          \$1851  = \$signal$35 ;
      4'h8:
          \$1851  = \$signal$36 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1852  = 208'h0000000000000000000000000000000000000000000000000000;
    casez (edge_next_idx)
      4'h0:
          \$1852  = \$signal$37 ;
      4'h1:
          \$1852  = \$signal$38 ;
      4'h2:
          \$1852  = \$signal$39 ;
      4'h3:
          \$1852  = \$signal$40 ;
      4'h4:
          \$1852  = \$signal$41 ;
      4'h5:
          \$1852  = \$signal$42 ;
      4'h6:
          \$1852  = \$signal$43 ;
      4'h7:
          \$1852  = \$signal$44 ;
      4'h8:
          \$1852  = \$signal$45 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1853  = \$1851 ;
      1'h1:
          \$1853  = \$1852 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (src_reg)
      1'h0:
          \$1858  = \$signal$47 ;
      1'h1:
          \$1858  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1865  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          /* empty */;
      4'h4:
          \$1865  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1866  = \$signal$47 ;
      1'h1:
          \$1866  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1867  = \$signal$47 ;
      1'h1:
          \$1867  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (clip_src)
      1'h0:
          \$1869  = \$signal$47 ;
      1'h1:
          \$1869  = \$signal$48 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    (* full_case = 32'd1 *)
    casez (prim_type)
      2'h0:
          needed = 2'h1;
      2'h1:
          needed = 2'h2;
      default:
          needed = 2'h3;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      4'h0:
          ready = \$3 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \i__ready$15  = 1'h0;
    casez (fsm_state)
      4'h0:
          \i__ready$15  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$signal  = 6'h00;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          \$signal  = { \$12 , \$10 , \$9 , \$7 , \$6 , \$4  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$signal$18  = 6'h00;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          \$signal$18  = { \$21 , \$19 , \$18 , \$16 , \$15 , \$13  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$signal$20  = 6'h00;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          \$signal$20  = { \$30 , \$28 , \$27 , \$25 , \$24 , \$22  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    i__payload = 626'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          if (\$33 ) begin
          end else if (\$36 ) begin
            i__payload[207:0] = \$signal$17 ;
            i__payload[415:208] = \$signal$19 ;
            i__payload[623:416] = \$signal$21 ;
            i__payload[625:624] = needed;
          end
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          /* empty */;
      4'h4:
          /* empty */;
      4'hb:
        begin
          i__payload[207:0] = \$242 ;
          i__payload[415:208] = \$247 ;
          i__payload[623:416] = \$250 ;
          i__payload[625:624] = 2'h3;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    i__valid = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          if (\$33 ) begin
          end else if (\$36 ) begin
            i__valid = 1'h1;
          end
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          /* empty */;
      4'h4:
          /* empty */;
      4'hb:
          i__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    curr_dist = 26'h0000000;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          casez (clip_plane)
            3'h0:
                curr_dist = \$43 [25:0];
            3'h1:
                curr_dist = \$77 [25:0];
            3'h2:
                curr_dist = \$111 [25:0];
            3'h3:
                curr_dist = \$145 [25:0];
            3'h4:
                curr_dist = \$179 [25:0];
            3'h5:
                curr_dist = \$213 [25:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    next_dist = 26'h0000000;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          casez (clip_plane)
            3'h0:
                next_dist = \$70 [25:0];
            3'h1:
                next_dist = \$104 [25:0];
            3'h2:
                next_dist = \$138 [25:0];
            3'h3:
                next_dist = \$172 [25:0];
            3'h4:
                next_dist = \$206 [25:0];
            3'h5:
                next_dist = \$240 [25:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \i__valid$49  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          \i__valid$49  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \i__payload$50  = 26'h0000000;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          \i__payload$50  = t_den;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \o__ready$52  = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          \o__ready$52  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    result = 26'h0000000;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          result = \$241 [25:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1873  = \$signal$17 ;
    casez (fsm_state)
      4'h0:
          if (\i__valid$57 ) begin
            casez (idx)
              2'h0:
                  \$1873  = \i__payload$58 ;
            endcase
          end
    endcase
    if (rst) begin
      \$1873  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1874  = \$signal$19 ;
    casez (fsm_state)
      4'h0:
          if (\i__valid$57 ) begin
            casez (idx)
              2'h0:
                  /* empty */;
              2'h1:
                  \$1874  = \i__payload$58 ;
            endcase
          end
    endcase
    if (rst) begin
      \$1874  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1875  = \$signal$21 ;
    casez (fsm_state)
      4'h0:
          if (\i__valid$57 ) begin
            casez (idx)
              2'h0:
                  /* empty */;
              2'h1:
                  /* empty */;
              2'h2:
                  \$1875  = \i__payload$58 ;
            endcase
          end
    endcase
    if (rst) begin
      \$1875  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1876  = idx;
    casez (fsm_state)
      4'h0:
          if (\i__valid$57 ) begin
            (* full_case = 32'd1 *)
            if (\$987 ) begin
              \$1876  = 2'h0;
            end else begin
              \$1876  = \$988 [1:0];
            end
          end
    endcase
    if (rst) begin
      \$1876  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1877  = fsm_state;
    casez (fsm_state)
      4'h0:
          if (\i__valid$57 ) begin
            if (\$987 ) begin
              \$1877  = 4'h1;
            end
          end
      4'h1:
          (* full_case = 32'd1 *)
          if (\$1533 ) begin
            \$1877  = 4'h0;
          end else if (\$1536 ) begin
            if (i__ready) begin
              \$1877  = 4'h0;
            end
          end else begin
            \$1877  = 4'h2;
          end
      4'h2:
          (* full_case = 32'd1 *)
          if (\$1539 ) begin
            \$1877  = 4'h3;
          end else begin
            \$1877  = 4'h0;
          end
      4'h3:
          (* full_case = 32'd1 *)
          if (\$1544 ) begin
            \$1877  = 4'h4;
          end else if (\$1545 ) begin
            \$1877  = 4'h4;
          end else begin
            \$1877  = 4'h5;
          end
      4'h5:
          (* full_case = 32'd1 *)
          if (\$1719 ) begin
            if (\$1752 ) begin
              (* full_case = 32'd1 *)
              if (\$1754 ) begin
                \$1877  = 4'h4;
              end else begin
                \$1877  = 4'h3;
              end
            end
          end else if (\$1723 ) begin
            \$1877  = 4'h6;
          end else if (\$1727 ) begin
            \$1877  = 4'h6;
          end else begin
            if (\$1761 ) begin
              (* full_case = 32'd1 *)
              if (\$1763 ) begin
                \$1877  = 4'h4;
              end else begin
                \$1877  = 4'h3;
              end
            end
          end
      4'h6:
          if (\i__ready$63 ) begin
            \$1877  = 4'h7;
          end
      4'h7:
          if (\o__valid$64 ) begin
            \$1877  = 4'h8;
          end
      4'h8:
          \$1877  = 4'h9;
      4'h9:
          \$1877  = 4'ha;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            if (\$1850 ) begin
              (* full_case = 32'd1 *)
              if (\$1860 ) begin
                (* full_case = 32'd1 *)
                if (\$1861 ) begin
                  \$1877  = 4'h4;
                end else begin
                  \$1877  = 4'h3;
                end
              end else begin
                \$1877  = 4'h5;
              end
            end
          end
      4'h4:
          (* full_case = 32'd1 *)
          if (\$1868 ) begin
            \$1877  = 4'h0;
          end else begin
            \$1877  = 4'hb;
          end
      4'hb:
          if (i__ready) begin
            if (\$1871 ) begin
              \$1877  = 4'h0;
            end
          end
    endcase
    if (rst) begin
      \$1877  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1878  = \$signal$28 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          if (\$1539 ) begin
            \$1878  = \$signal$17 ;
          end
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        \$1878  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              \$1878 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              \$1878 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              \$1878 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              \$1878 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              \$1878 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              \$1878 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              \$1878 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              \$1878 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            \$1878  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1878  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1879  = \$signal$29 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          if (\$1539 ) begin
            \$1879  = \$signal$19 ;
          end
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        \$1879  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1879 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1879 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1879 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1879 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1879 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1879 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1879 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1879 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            \$1879  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1879  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1880  = \$signal$30 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          if (\$1539 ) begin
            \$1880  = \$signal$21 ;
          end
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        \$1880  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1880 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1880 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1880 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1880 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1880 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1880 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1880 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1880 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            \$1880  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1880  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1881  = \$signal$47 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          if (\$1539 ) begin
            \$1881  = 4'h3;
          end
      4'h3:
          (* full_case = 32'd1 *)
          if (\$1544 ) begin
          end else if (\$1545 ) begin
          end else begin
            casez (\$1546 )
              1'h0:
                  \$1881  = 4'h0;
            endcase
          end
      4'h5:
          if (\$1719 ) begin
            casez (\$1749 )
              1'h0:
                  \$1881  = \$1748 [3:0];
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            if (\$1850 ) begin
              (* full_case = 32'd1 *)
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      \$1881  = \$1856 [3:0];
                endcase
              end else begin
                casez (dst_reg)
                  1'h0:
                      \$1881  = \$1857 [3:0];
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1881  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1882  = clip_plane;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          if (\$1539 ) begin
            \$1882  = 3'h0;
          end
      4'h3:
          /* empty */;
      4'h5:
          (* full_case = 32'd1 *)
          if (\$1719 ) begin
            if (\$1752 ) begin
              (* full_case = 32'd1 *)
              if (\$1754 ) begin
              end else begin
                \$1882  = \$1755 [2:0];
              end
            end
          end else if (\$1723 ) begin
          end else if (\$1727 ) begin
          end else begin
            if (\$1761 ) begin
              (* full_case = 32'd1 *)
              if (\$1763 ) begin
              end else begin
                \$1882  = \$1764 [2:0];
              end
            end
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            if (\$1850 ) begin
              if (\$1860 ) begin
                (* full_case = 32'd1 *)
                if (\$1861 ) begin
                end else begin
                  \$1882  = \$1862 [2:0];
                end
              end
            end
          end
    endcase
    if (rst) begin
      \$1882  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1883  = clip_src;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          if (\$1539 ) begin
            \$1883  = 1'h0;
          end
      4'h3:
          /* empty */;
      4'h5:
          (* full_case = 32'd1 *)
          if (\$1719 ) begin
            if (\$1752 ) begin
              \$1883  = \$1753 ;
            end
          end else if (\$1723 ) begin
          end else if (\$1727 ) begin
          end else begin
            if (\$1761 ) begin
              \$1883  = \$1762 ;
            end
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            if (\$1850 ) begin
              if (\$1860 ) begin
                \$1883  = dst_reg;
              end
            end
          end
    endcase
    if (rst) begin
      \$1883  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1884  = \$signal$48 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          (* full_case = 32'd1 *)
          if (\$1544 ) begin
          end else if (\$1545 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (\$1546 )
              1'h0:
                  /* empty */;
              1'h1:
                  \$1884  = 4'h0;
            endcase
          end
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1749 )
              1'h0:
                  /* empty */;
              1'h1:
                  \$1884  = \$1748 [3:0];
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            if (\$1850 ) begin
              (* full_case = 32'd1 *)
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      \$1884  = \$1856 [3:0];
                endcase
              end else begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      \$1884  = \$1857 [3:0];
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1884  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1885  = clip_idx;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          (* full_case = 32'd1 *)
          if (\$1544 ) begin
          end else if (\$1545 ) begin
          end else begin
            \$1885  = 4'h0;
          end
      4'h5:
          (* full_case = 32'd1 *)
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            if (\$1752 ) begin
            end else begin
              \$1885  = \$1756 [3:0];
            end
          end else if (\$1723 ) begin
          end else if (\$1727 ) begin
          end else begin
            (* full_case = 32'd1 *)
            if (\$1761 ) begin
            end else begin
              \$1885  = \$1765 [3:0];
            end
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            if (\$1850 ) begin
              (* full_case = 32'd1 *)
              if (\$1860 ) begin
              end else begin
                \$1885  = \$1863 [3:0];
              end
            end
          end
      4'h4:
          (* full_case = 32'd1 *)
          if (\$1868 ) begin
          end else begin
            \$1885  = 4'h2;
          end
      4'hb:
          if (i__ready) begin
            (* full_case = 32'd1 *)
            if (\$1871 ) begin
            end else begin
              \$1885  = \$1872 [3:0];
            end
          end
    endcase
    if (rst) begin
      \$1885  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1886  = edge_curr_idx;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          \$1886  = clip_idx;
    endcase
    if (rst) begin
      \$1886  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1887  = edge_next_idx;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          \$1887  = \$1716 [3:0];
    endcase
    if (rst) begin
      \$1887  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1888  = \$signal$31 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        \$1888  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1888 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1888 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1888 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1888 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1888 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1888 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1888 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1888 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            \$1888  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1888  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1889  = \$signal$32 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        \$1889  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1889 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1889 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1889 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1889 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1889 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1889 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1889 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1889 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            \$1889  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1889  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1890  = \$signal$33 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        /* empty */;
                    4'h5:
                        \$1890  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1890 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1890 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1890 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1890 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1890 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1890 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1890 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1890 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            /* empty */;
                        5'h05:
                            \$1890  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1890  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1891  = \$signal$34 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        /* empty */;
                    4'h5:
                        /* empty */;
                    4'h6:
                        \$1891  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1891 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1891 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1891 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1891 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1891 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1891 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1891 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1891 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            /* empty */;
                        5'h05:
                            /* empty */;
                        5'h06:
                            \$1891  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1891  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1892  = \$signal$35 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        /* empty */;
                    4'h5:
                        /* empty */;
                    4'h6:
                        /* empty */;
                    4'h7:
                        \$1892  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1892 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1892 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1892 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1892 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1892 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1892 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1892 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1892 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            /* empty */;
                        5'h05:
                            /* empty */;
                        5'h06:
                            /* empty */;
                        5'h07:
                            \$1892  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1892  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1893  = \$signal$36 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            casez (\$1741 )
              1'h0:
                  casez (\$1743 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        /* empty */;
                    4'h5:
                        /* empty */;
                    4'h6:
                        /* empty */;
                    4'h7:
                        /* empty */;
                    4'h8:
                        \$1893  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1893 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1893 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1893 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1893 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1893 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1893 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1893 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  casez (dst_reg)
                    1'h0:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1893 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                casez (dst_reg)
                  1'h0:
                      casez (\$1854 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            /* empty */;
                        5'h05:
                            /* empty */;
                        5'h06:
                            /* empty */;
                        5'h07:
                            /* empty */;
                        5'h08:
                            \$1893  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1893  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1894  = \$signal$37 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        \$1894  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              \$1894 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              \$1894 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              \$1894 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              \$1894 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              \$1894 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              \$1894 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              \$1894 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              \$1894 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            \$1894  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1894  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1895  = \$signal$38 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        \$1895  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1895 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1895 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1895 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1895 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1895 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1895 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1895 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              \$1895 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            \$1895  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1895  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1896  = \$signal$39 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        \$1896  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1896 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1896 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1896 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1896 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1896 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1896 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1896 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              \$1896 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            \$1896  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1896  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1897  = \$signal$40 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        \$1897  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1897 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1897 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1897 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1897 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1897 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1897 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1897 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              \$1897 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            \$1897  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1897  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1898  = \$signal$41 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        \$1898  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1898 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1898 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1898 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1898 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1898 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1898 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1898 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              \$1898 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            \$1898  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1898  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1899  = \$signal$42 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        /* empty */;
                    4'h5:
                        \$1899  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1899 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1899 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1899 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1899 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1899 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1899 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1899 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              \$1899 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            /* empty */;
                        5'h05:
                            \$1899  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1899  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1900  = \$signal$43 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        /* empty */;
                    4'h5:
                        /* empty */;
                    4'h6:
                        \$1900  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1900 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1900 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1900 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1900 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1900 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1900 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1900 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              \$1900 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            /* empty */;
                        5'h05:
                            /* empty */;
                        5'h06:
                            \$1900  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1900  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1901  = \$signal$44 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        /* empty */;
                    4'h5:
                        /* empty */;
                    4'h6:
                        /* empty */;
                    4'h7:
                        \$1901  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1901 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1901 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1901 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1901 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1901 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1901 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1901 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              \$1901 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            /* empty */;
                        5'h05:
                            /* empty */;
                        5'h06:
                            /* empty */;
                        5'h07:
                            \$1901  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1901  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1902  = \$signal$45 ;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
            (* full_case = 32'd1 *)
            casez (\$1741 )
              1'h0:
                  /* empty */;
              1'h1:
                  casez (\$1745 )
                    4'h0:
                        /* empty */;
                    4'h1:
                        /* empty */;
                    4'h2:
                        /* empty */;
                    4'h3:
                        /* empty */;
                    4'h4:
                        /* empty */;
                    4'h5:
                        /* empty */;
                    4'h6:
                        /* empty */;
                    4'h7:
                        /* empty */;
                    4'h8:
                        \$1902  = \$1740 ;
                  endcase
            endcase
          end
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1902 [25:0] = result;
                        endcase
                  endcase
              3'h1:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1902 [51:26] = result;
                        endcase
                  endcase
              3'h2:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1902 [77:52] = result;
                        endcase
                  endcase
              3'h3:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1902 [103:78] = result;
                        endcase
                  endcase
              3'h4:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1902 [129:104] = result;
                        endcase
                  endcase
              3'h5:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1902 [155:130] = result;
                        endcase
                  endcase
              3'h6:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1902 [181:156] = result;
                        endcase
                  endcase
              3'h7:
                  (* full_case = 32'd1 *)
                  casez (dst_reg)
                    1'h0:
                        /* empty */;
                    1'h1:
                        casez (out_count_reg)
                          4'h0:
                              /* empty */;
                          4'h1:
                              /* empty */;
                          4'h2:
                              /* empty */;
                          4'h3:
                              /* empty */;
                          4'h4:
                              /* empty */;
                          4'h5:
                              /* empty */;
                          4'h6:
                              /* empty */;
                          4'h7:
                              /* empty */;
                          4'h8:
                              \$1902 [207:182] = result;
                        endcase
                  endcase
            endcase
            if (\$1850 ) begin
              if (emit_next) begin
                (* full_case = 32'd1 *)
                casez (dst_reg)
                  1'h0:
                      /* empty */;
                  1'h1:
                      casez (\$1855 )
                        5'h00:
                            /* empty */;
                        5'h01:
                            /* empty */;
                        5'h02:
                            /* empty */;
                        5'h03:
                            /* empty */;
                        5'h04:
                            /* empty */;
                        5'h05:
                            /* empty */;
                        5'h06:
                            /* empty */;
                        5'h07:
                            /* empty */;
                        5'h08:
                            \$1902  = \$1853 ;
                      endcase
                endcase
              end
            end
          end
    endcase
    if (rst) begin
      \$1902  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1903  = t_num;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
          end else if (\$1723 ) begin
            \$1903  = curr_dist;
          end else if (\$1727 ) begin
            \$1903  = curr_dist;
          end
    endcase
    if (rst) begin
      \$1903  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1904  = t_den;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
          end else if (\$1723 ) begin
            \$1904  = \$1757 [25:0];
          end else if (\$1727 ) begin
            \$1904  = \$1758 [25:0];
          end
    endcase
    if (rst) begin
      \$1904  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1905  = emit_next;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          if (\$1719 ) begin
          end else if (\$1723 ) begin
            \$1905  = 1'h0;
          end else if (\$1727 ) begin
            \$1905  = 1'h1;
          end
    endcase
    if (rst) begin
      \$1905  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1906  = t_recip;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          if (\o__valid$64 ) begin
            \$1906  = \o__payload$66 ;
          end
    endcase
    if (rst) begin
      \$1906  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1907  = src_reg;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          if (\o__valid$64 ) begin
            \$1907  = clip_src;
          end
    endcase
    if (rst) begin
      \$1907  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1908  = dst_reg;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          if (\o__valid$64 ) begin
            \$1908  = \$1766 ;
          end
    endcase
    if (rst) begin
      \$1908  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1909  = out_count_reg;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          if (\o__valid$64 ) begin
            \$1909  = \$1768 ;
          end
    endcase
    if (rst) begin
      \$1909  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1910  = mul_in_a;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          \$1910  = t_num;
      4'h9:
          /* empty */;
      4'ha:
          if (\$1769 ) begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  \$1910  = t_reg;
              3'h1:
                  \$1910  = t_reg;
              3'h2:
                  \$1910  = t_reg;
              3'h3:
                  \$1910  = t_reg;
              3'h4:
                  \$1910  = t_reg;
              3'h5:
                  \$1910  = t_reg;
              3'h6:
                  \$1910  = t_reg;
              3'h7:
                  \$1910  = t_reg;
            endcase
          end
    endcase
    if (rst) begin
      \$1910  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1911  = mul_in_b;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          \$1911  = t_recip;
      4'h9:
          /* empty */;
      4'ha:
          if (\$1769 ) begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  \$1911  = \$1779 [25:0];
              3'h1:
                  \$1911  = \$1789 [25:0];
              3'h2:
                  \$1911  = \$1799 [25:0];
              3'h3:
                  \$1911  = \$1809 [25:0];
              3'h4:
                  \$1911  = \$1819 [25:0];
              3'h5:
                  \$1911  = \$1829 [25:0];
              3'h6:
                  \$1911  = \$1839 [25:0];
              3'h7:
                  \$1911  = \$1849 [25:0];
            endcase
          end
    endcase
    if (rst) begin
      \$1911  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1912  = t_reg;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          \$1912  = \$1 [38:13];
    endcase
    if (rst) begin
      \$1912  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1913  = lerp_stage;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          \$1913  = 3'h0;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
          end else begin
            (* full_case = 32'd1 *)
            if (\$1850 ) begin
            end else begin
              \$1913  = \$1864 [2:0];
            end
          end
    endcase
    if (rst) begin
      \$1913  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1914  = lerp_phase;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          \$1914  = 1'h0;
      4'ha:
          (* full_case = 32'd1 *)
          if (\$1769 ) begin
            \$1914  = 1'h1;
          end else begin
            (* full_case = 32'd1 *)
            if (\$1850 ) begin
              \$1914  = 1'h0;
            end else begin
              \$1914  = 1'h0;
            end
          end
    endcase
    if (rst) begin
      \$1914  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$52 ) begin end
    \$1915  = lerp_a_reg;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h2:
          /* empty */;
      4'h3:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h7:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          if (\$1769 ) begin
            (* full_case = 32'd1 *)
            casez (lerp_stage)
              3'h0:
                  \$1915  = \$1772 ;
              3'h1:
                  \$1915  = \$1782 ;
              3'h2:
                  \$1915  = \$1792 ;
              3'h3:
                  \$1915  = \$1802 ;
              3'h4:
                  \$1915  = \$1812 ;
              3'h5:
                  \$1915  = \$1822 ;
              3'h6:
                  \$1915  = \$1832 ;
              3'h7:
                  \$1915  = \$1842 ;
            endcase
          end
    endcase
    if (rst) begin
      \$1915  = 26'h0000000;
    end
  end
  assign mul_p = \$1 [38:13];
  assign \o__payload$6  = o__payload;
  assign \o__ready$8  = o__ready;
  assign \o__valid$10  = o__valid;
  assign \o__payload.position_ndc  = o__payload[103:0];
  assign \o__payload.color  = o__payload[207:104];
  assign \o__payload$6.position_ndc  = o__payload[103:0];
  assign \o__payload$6.color  = o__payload[207:104];
  assign \$signal$17.position_ndc  = \$signal$17 [103:0];
  assign \$signal$17.color  = \$signal$17 [207:104];
  assign \$signal$19.position_ndc  = \$signal$19 [103:0];
  assign \$signal$19.color  = \$signal$19 [207:104];
  assign \$signal$21.position_ndc  = \$signal$21 [103:0];
  assign \$signal$21.color  = \$signal$21 [207:104];
  assign \i__payload.data  = i__payload[623:0];
  assign \i__payload.data[0]  = i__payload[207:0];
  assign \i__payload.data[0].position_ndc  = i__payload[103:0];
  assign \i__payload.data[0].color  = i__payload[207:104];
  assign \i__payload.data[1]  = i__payload[415:208];
  assign \i__payload.data[1].position_ndc  = i__payload[311:208];
  assign \i__payload.data[1].color  = i__payload[415:312];
  assign \i__payload.data[2]  = i__payload[623:416];
  assign \i__payload.data[2].position_ndc  = i__payload[519:416];
  assign \i__payload.data[2].color  = i__payload[623:520];
  assign \i__payload.n  = i__payload[625:624];
  assign \$signal$28.position_ndc  = \$signal$28 [103:0];
  assign \$signal$28.color  = \$signal$28 [207:104];
  assign \$signal$29.position_ndc  = \$signal$29 [103:0];
  assign \$signal$29.color  = \$signal$29 [207:104];
  assign \$signal$30.position_ndc  = \$signal$30 [103:0];
  assign \$signal$30.color  = \$signal$30 [207:104];
  assign \$signal$31.position_ndc  = \$signal$31 [103:0];
  assign \$signal$31.color  = \$signal$31 [207:104];
  assign \$signal$32.position_ndc  = \$signal$32 [103:0];
  assign \$signal$32.color  = \$signal$32 [207:104];
  assign \$signal$33.position_ndc  = \$signal$33 [103:0];
  assign \$signal$33.color  = \$signal$33 [207:104];
  assign \$signal$34.position_ndc  = \$signal$34 [103:0];
  assign \$signal$34.color  = \$signal$34 [207:104];
  assign \$signal$35.position_ndc  = \$signal$35 [103:0];
  assign \$signal$35.color  = \$signal$35 [207:104];
  assign \$signal$36.position_ndc  = \$signal$36 [103:0];
  assign \$signal$36.color  = \$signal$36 [207:104];
  assign \$signal$37.position_ndc  = \$signal$37 [103:0];
  assign \$signal$37.color  = \$signal$37 [207:104];
  assign \$signal$38.position_ndc  = \$signal$38 [103:0];
  assign \$signal$38.color  = \$signal$38 [207:104];
  assign \$signal$39.position_ndc  = \$signal$39 [103:0];
  assign \$signal$39.color  = \$signal$39 [207:104];
  assign \$signal$40.position_ndc  = \$signal$40 [103:0];
  assign \$signal$40.color  = \$signal$40 [207:104];
  assign \$signal$41.position_ndc  = \$signal$41 [103:0];
  assign \$signal$41.color  = \$signal$41 [207:104];
  assign \$signal$42.position_ndc  = \$signal$42 [103:0];
  assign \$signal$42.color  = \$signal$42 [207:104];
  assign \$signal$43.position_ndc  = \$signal$43 [103:0];
  assign \$signal$43.color  = \$signal$43 [207:104];
  assign \$signal$44.position_ndc  = \$signal$44 [103:0];
  assign \$signal$44.color  = \$signal$44 [207:104];
  assign \$signal$45.position_ndc  = \$signal$45 [103:0];
  assign \$signal$45.color  = \$signal$45 [207:104];
  assign \i__payload$58.position_ndc  = \i__payload$58 [103:0];
  assign \i__payload$58.color  = \i__payload$58 [207:104];
  assign \$267  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$269 [25:13] = 13'h0000;
  assign \$269 [12:0] = o__payload[12:0];
  assign \$272  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$274  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$277  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$279 [25:13] = 13'h0000;
  assign \$279 [12:0] = o__payload[12:0];
  assign \$282  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$284  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$286  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$288 [25:13] = 13'h0000;
  assign \$288 [12:0] = o__payload[12:0];
  assign \$291  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$293  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$297  = { o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25], o__payload[25:13] };
  assign \$299 [25:13] = 13'h0000;
  assign \$299 [12:0] = o__payload[12:0];
  assign \$2220  = 1'h1;
  assign \$303  = \$2218 ;
  assign \$2225  = 1'h1;
  assign \$304  = \$2223 ;
  assign \$2232  = 1'h1;
  assign \$307  = \$2230 ;
  assign \$2237  = 1'h1;
  assign \$308  = \$2235 ;
  assign \$312  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$314 [25:13] = 13'h0000;
  assign \$314 [12:0] = o__payload[38:26];
  assign \$317  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$319  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$322  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$324 [25:13] = 13'h0000;
  assign \$324 [12:0] = o__payload[38:26];
  assign \$327  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$329  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$331  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$333 [25:13] = 13'h0000;
  assign \$333 [12:0] = o__payload[38:26];
  assign \$336  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$338  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$342  = { o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51], o__payload[51:39] };
  assign \$344 [25:13] = 13'h0000;
  assign \$344 [12:0] = o__payload[38:26];
  assign \$2281  = 1'h1;
  assign \$348  = \$2279 ;
  assign \$2286  = 1'h1;
  assign \$349  = \$2284 ;
  assign \$2293  = 1'h1;
  assign \$352  = \$2291 ;
  assign \$2298  = 1'h1;
  assign \$353  = \$2296 ;
  assign \$357  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$359 [25:13] = 13'h0000;
  assign \$359 [12:0] = o__payload[64:52];
  assign \$362  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$364  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$367  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$369 [25:13] = 13'h0000;
  assign \$369 [12:0] = o__payload[64:52];
  assign \$372  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$374  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$376  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$378 [25:13] = 13'h0000;
  assign \$378 [12:0] = o__payload[64:52];
  assign \$381  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$383  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$387  = { o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77], o__payload[77:65] };
  assign \$389 [25:13] = 13'h0000;
  assign \$389 [12:0] = o__payload[64:52];
  assign \$2342  = 1'h1;
  assign \$393  = \$2340 ;
  assign \$2347  = 1'h1;
  assign \$394  = \$2345 ;
  assign \$2354  = 1'h1;
  assign \$397  = \$2352 ;
  assign \$2359  = 1'h1;
  assign \$398  = \$2357 ;
  assign \$402  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$404 [25:13] = 13'h0000;
  assign \$404 [12:0] = o__payload[90:78];
  assign \$407  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$409  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$412  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$414 [25:13] = 13'h0000;
  assign \$414 [12:0] = o__payload[90:78];
  assign \$417  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$419  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$421  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$423 [25:13] = 13'h0000;
  assign \$423 [12:0] = o__payload[90:78];
  assign \$426  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$428  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$432  = { o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103], o__payload[103:91] };
  assign \$434 [25:13] = 13'h0000;
  assign \$434 [12:0] = o__payload[90:78];
  assign \$2403  = 1'h1;
  assign \$438  = \$2401 ;
  assign \$2408  = 1'h1;
  assign \$439  = \$2406 ;
  assign \$2415  = 1'h1;
  assign \$442  = \$2413 ;
  assign \$2420  = 1'h1;
  assign \$443  = \$2418 ;
  assign \$447  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$449 [25:13] = 13'h0000;
  assign \$449 [12:0] = o__payload[116:104];
  assign \$452  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$454  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$457  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$459 [25:13] = 13'h0000;
  assign \$459 [12:0] = o__payload[116:104];
  assign \$462  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$464  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$466  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$468 [25:13] = 13'h0000;
  assign \$468 [12:0] = o__payload[116:104];
  assign \$471  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$473  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$477  = { o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129], o__payload[129:117] };
  assign \$479 [25:13] = 13'h0000;
  assign \$479 [12:0] = o__payload[116:104];
  assign \$2464  = 1'h1;
  assign \$483  = \$2462 ;
  assign \$2469  = 1'h1;
  assign \$484  = \$2467 ;
  assign \$2476  = 1'h1;
  assign \$487  = \$2474 ;
  assign \$2481  = 1'h1;
  assign \$488  = \$2479 ;
  assign \$492  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$494 [25:13] = 13'h0000;
  assign \$494 [12:0] = o__payload[142:130];
  assign \$497  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$499  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$502  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$504 [25:13] = 13'h0000;
  assign \$504 [12:0] = o__payload[142:130];
  assign \$507  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$509  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$511  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$513 [25:13] = 13'h0000;
  assign \$513 [12:0] = o__payload[142:130];
  assign \$516  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$518  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$522  = { o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155], o__payload[155:143] };
  assign \$524 [25:13] = 13'h0000;
  assign \$524 [12:0] = o__payload[142:130];
  assign \$2525  = 1'h1;
  assign \$528  = \$2523 ;
  assign \$2530  = 1'h1;
  assign \$529  = \$2528 ;
  assign \$2537  = 1'h1;
  assign \$532  = \$2535 ;
  assign \$2542  = 1'h1;
  assign \$533  = \$2540 ;
  assign \$537  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$539 [25:13] = 13'h0000;
  assign \$539 [12:0] = o__payload[168:156];
  assign \$542  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$544  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$547  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$549 [25:13] = 13'h0000;
  assign \$549 [12:0] = o__payload[168:156];
  assign \$552  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$554  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$556  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$558 [25:13] = 13'h0000;
  assign \$558 [12:0] = o__payload[168:156];
  assign \$561  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$563  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$567  = { o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181], o__payload[181:169] };
  assign \$569 [25:13] = 13'h0000;
  assign \$569 [12:0] = o__payload[168:156];
  assign \$2586  = 1'h1;
  assign \$573  = \$2584 ;
  assign \$2591  = 1'h1;
  assign \$574  = \$2589 ;
  assign \$2598  = 1'h1;
  assign \$577  = \$2596 ;
  assign \$2603  = 1'h1;
  assign \$578  = \$2601 ;
  assign \$582  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$584 [25:13] = 13'h0000;
  assign \$584 [12:0] = o__payload[194:182];
  assign \$587  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$589  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$592  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$594 [25:13] = 13'h0000;
  assign \$594 [12:0] = o__payload[194:182];
  assign \$597  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$599  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$601  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$603 [25:13] = 13'h0000;
  assign \$603 [12:0] = o__payload[194:182];
  assign \$606  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$608  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$612  = { o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207], o__payload[207:195] };
  assign \$614 [25:13] = 13'h0000;
  assign \$614 [12:0] = o__payload[194:182];
  assign \$2647  = 1'h1;
  assign \$618  = \$2645 ;
  assign \$2652  = 1'h1;
  assign \$619  = \$2650 ;
  assign \$2659  = 1'h1;
  assign \$622  = \$2657 ;
  assign \$2664  = 1'h1;
  assign \$623  = \$2662 ;
  assign \$628  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$630 [25:13] = 13'h0000;
  assign \$630 [12:0] = \i__payload$58 [12:0];
  assign \$633  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$635  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$638  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$640 [25:13] = 13'h0000;
  assign \$640 [12:0] = \i__payload$58 [12:0];
  assign \$643  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$645  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$647  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$649 [25:13] = 13'h0000;
  assign \$649 [12:0] = \i__payload$58 [12:0];
  assign \$652  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$654  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$658  = { \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25], \i__payload$58 [25:13] };
  assign \$660 [25:13] = 13'h0000;
  assign \$660 [12:0] = \i__payload$58 [12:0];
  assign \$2710  = 1'h1;
  assign \$664  = \$2708 ;
  assign \$2715  = 1'h1;
  assign \$665  = \$2713 ;
  assign \$2722  = 1'h1;
  assign \$668  = \$2720 ;
  assign \$2727  = 1'h1;
  assign \$669  = \$2725 ;
  assign \$673  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$675 [25:13] = 13'h0000;
  assign \$675 [12:0] = \i__payload$58 [38:26];
  assign \$678  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$680  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$683  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$685 [25:13] = 13'h0000;
  assign \$685 [12:0] = \i__payload$58 [38:26];
  assign \$688  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$690  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$692  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$694 [25:13] = 13'h0000;
  assign \$694 [12:0] = \i__payload$58 [38:26];
  assign \$697  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$699  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$703  = { \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51], \i__payload$58 [51:39] };
  assign \$705 [25:13] = 13'h0000;
  assign \$705 [12:0] = \i__payload$58 [38:26];
  assign \$2771  = 1'h1;
  assign \$709  = \$2769 ;
  assign \$2776  = 1'h1;
  assign \$710  = \$2774 ;
  assign \$2783  = 1'h1;
  assign \$713  = \$2781 ;
  assign \$2788  = 1'h1;
  assign \$714  = \$2786 ;
  assign \$718  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$720 [25:13] = 13'h0000;
  assign \$720 [12:0] = \i__payload$58 [64:52];
  assign \$723  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$725  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$728  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$730 [25:13] = 13'h0000;
  assign \$730 [12:0] = \i__payload$58 [64:52];
  assign \$733  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$735  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$737  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$739 [25:13] = 13'h0000;
  assign \$739 [12:0] = \i__payload$58 [64:52];
  assign \$742  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$744  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$748  = { \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77], \i__payload$58 [77:65] };
  assign \$750 [25:13] = 13'h0000;
  assign \$750 [12:0] = \i__payload$58 [64:52];
  assign \$2832  = 1'h1;
  assign \$754  = \$2830 ;
  assign \$2837  = 1'h1;
  assign \$755  = \$2835 ;
  assign \$2844  = 1'h1;
  assign \$758  = \$2842 ;
  assign \$2849  = 1'h1;
  assign \$759  = \$2847 ;
  assign \$763  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$765 [25:13] = 13'h0000;
  assign \$765 [12:0] = \i__payload$58 [90:78];
  assign \$768  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$770  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$773  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$775 [25:13] = 13'h0000;
  assign \$775 [12:0] = \i__payload$58 [90:78];
  assign \$778  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$780  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$782  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$784 [25:13] = 13'h0000;
  assign \$784 [12:0] = \i__payload$58 [90:78];
  assign \$787  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$789  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$793  = { \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103], \i__payload$58 [103:91] };
  assign \$795 [25:13] = 13'h0000;
  assign \$795 [12:0] = \i__payload$58 [90:78];
  assign \$2893  = 1'h1;
  assign \$799  = \$2891 ;
  assign \$2898  = 1'h1;
  assign \$800  = \$2896 ;
  assign \$2905  = 1'h1;
  assign \$803  = \$2903 ;
  assign \$2910  = 1'h1;
  assign \$804  = \$2908 ;
  assign \$808  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$810 [25:13] = 13'h0000;
  assign \$810 [12:0] = \i__payload$58 [116:104];
  assign \$813  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$815  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$818  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$820 [25:13] = 13'h0000;
  assign \$820 [12:0] = \i__payload$58 [116:104];
  assign \$823  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$825  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$827  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$829 [25:13] = 13'h0000;
  assign \$829 [12:0] = \i__payload$58 [116:104];
  assign \$832  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$834  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$838  = { \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129], \i__payload$58 [129:117] };
  assign \$840 [25:13] = 13'h0000;
  assign \$840 [12:0] = \i__payload$58 [116:104];
  assign \$2954  = 1'h1;
  assign \$844  = \$2952 ;
  assign \$2959  = 1'h1;
  assign \$845  = \$2957 ;
  assign \$2966  = 1'h1;
  assign \$848  = \$2964 ;
  assign \$2971  = 1'h1;
  assign \$849  = \$2969 ;
  assign \$853  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$855 [25:13] = 13'h0000;
  assign \$855 [12:0] = \i__payload$58 [142:130];
  assign \$858  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$860  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$863  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$865 [25:13] = 13'h0000;
  assign \$865 [12:0] = \i__payload$58 [142:130];
  assign \$868  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$870  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$872  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$874 [25:13] = 13'h0000;
  assign \$874 [12:0] = \i__payload$58 [142:130];
  assign \$877  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$879  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$883  = { \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155], \i__payload$58 [155:143] };
  assign \$885 [25:13] = 13'h0000;
  assign \$885 [12:0] = \i__payload$58 [142:130];
  assign \$3015  = 1'h1;
  assign \$889  = \$3013 ;
  assign \$3020  = 1'h1;
  assign \$890  = \$3018 ;
  assign \$3027  = 1'h1;
  assign \$893  = \$3025 ;
  assign \$3032  = 1'h1;
  assign \$894  = \$3030 ;
  assign \$898  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$900 [25:13] = 13'h0000;
  assign \$900 [12:0] = \i__payload$58 [168:156];
  assign \$903  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$905  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$908  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$910 [25:13] = 13'h0000;
  assign \$910 [12:0] = \i__payload$58 [168:156];
  assign \$913  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$915  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$917  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$919 [25:13] = 13'h0000;
  assign \$919 [12:0] = \i__payload$58 [168:156];
  assign \$922  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$924  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$928  = { \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181], \i__payload$58 [181:169] };
  assign \$930 [25:13] = 13'h0000;
  assign \$930 [12:0] = \i__payload$58 [168:156];
  assign \$3076  = 1'h1;
  assign \$934  = \$3074 ;
  assign \$3081  = 1'h1;
  assign \$935  = \$3079 ;
  assign \$3088  = 1'h1;
  assign \$938  = \$3086 ;
  assign \$3093  = 1'h1;
  assign \$939  = \$3091 ;
  assign \$943  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$945 [25:13] = 13'h0000;
  assign \$945 [12:0] = \i__payload$58 [194:182];
  assign \$948  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$950  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$953  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$955 [25:13] = 13'h0000;
  assign \$955 [12:0] = \i__payload$58 [194:182];
  assign \$958  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$960  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$962  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$964 [25:13] = 13'h0000;
  assign \$964 [12:0] = \i__payload$58 [194:182];
  assign \$967  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$969  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$973  = { \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207], \i__payload$58 [207:195] };
  assign \$975 [25:13] = 13'h0000;
  assign \$975 [12:0] = \i__payload$58 [194:182];
  assign \$3137  = 1'h1;
  assign \$979  = \$3135 ;
  assign \$3142  = 1'h1;
  assign \$980  = \$3140 ;
  assign \$3149  = 1'h1;
  assign \$983  = \$3147 ;
  assign \$3154  = 1'h1;
  assign \$984  = \$3152 ;
  assign \$992  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$994 [25:13] = 13'h0000;
  assign \$994 [12:0] = \$signal$17 [12:0];
  assign \$997  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$999  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$1002  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$1004 [25:13] = 13'h0000;
  assign \$1004 [12:0] = \$signal$17 [12:0];
  assign \$1007  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$1009  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$1011  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$1013 [25:13] = 13'h0000;
  assign \$1013 [12:0] = \$signal$17 [12:0];
  assign \$1016  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$1018  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$1022  = { \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25], \$signal$17 [25:13] };
  assign \$1024 [25:13] = 13'h0000;
  assign \$1024 [12:0] = \$signal$17 [12:0];
  assign \$3203  = 1'h1;
  assign \$1028  = \$3201 ;
  assign \$3208  = 1'h1;
  assign \$1029  = \$3206 ;
  assign \$3215  = 1'h1;
  assign \$1032  = \$3213 ;
  assign \$3220  = 1'h1;
  assign \$1033  = \$3218 ;
  assign \$1037  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1039 [25:13] = 13'h0000;
  assign \$1039 [12:0] = \$signal$17 [38:26];
  assign \$1042  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1044  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1047  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1049 [25:13] = 13'h0000;
  assign \$1049 [12:0] = \$signal$17 [38:26];
  assign \$1052  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1054  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1056  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1058 [25:13] = 13'h0000;
  assign \$1058 [12:0] = \$signal$17 [38:26];
  assign \$1061  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1063  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1067  = { \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51], \$signal$17 [51:39] };
  assign \$1069 [25:13] = 13'h0000;
  assign \$1069 [12:0] = \$signal$17 [38:26];
  assign \$3264  = 1'h1;
  assign \$1073  = \$3262 ;
  assign \$3269  = 1'h1;
  assign \$1074  = \$3267 ;
  assign \$3276  = 1'h1;
  assign \$1077  = \$3274 ;
  assign \$3281  = 1'h1;
  assign \$1078  = \$3279 ;
  assign \$1082  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1084 [25:13] = 13'h0000;
  assign \$1084 [12:0] = \$signal$17 [64:52];
  assign \$1087  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1089  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1092  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1094 [25:13] = 13'h0000;
  assign \$1094 [12:0] = \$signal$17 [64:52];
  assign \$1097  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1099  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1101  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1103 [25:13] = 13'h0000;
  assign \$1103 [12:0] = \$signal$17 [64:52];
  assign \$1106  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1108  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1112  = { \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77], \$signal$17 [77:65] };
  assign \$1114 [25:13] = 13'h0000;
  assign \$1114 [12:0] = \$signal$17 [64:52];
  assign \$3325  = 1'h1;
  assign \$1118  = \$3323 ;
  assign \$3330  = 1'h1;
  assign \$1119  = \$3328 ;
  assign \$3337  = 1'h1;
  assign \$1122  = \$3335 ;
  assign \$3342  = 1'h1;
  assign \$1123  = \$3340 ;
  assign \$1127  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1129 [25:13] = 13'h0000;
  assign \$1129 [12:0] = \$signal$17 [90:78];
  assign \$1132  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1134  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1137  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1139 [25:13] = 13'h0000;
  assign \$1139 [12:0] = \$signal$17 [90:78];
  assign \$1142  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1144  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1146  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1148 [25:13] = 13'h0000;
  assign \$1148 [12:0] = \$signal$17 [90:78];
  assign \$1151  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1153  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1157  = { \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103], \$signal$17 [103:91] };
  assign \$1159 [25:13] = 13'h0000;
  assign \$1159 [12:0] = \$signal$17 [90:78];
  assign \$3386  = 1'h1;
  assign \$1163  = \$3384 ;
  assign \$3391  = 1'h1;
  assign \$1164  = \$3389 ;
  assign \$3398  = 1'h1;
  assign \$1167  = \$3396 ;
  assign \$3403  = 1'h1;
  assign \$1168  = \$3401 ;
  assign \$1172  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1174 [25:13] = 13'h0000;
  assign \$1174 [12:0] = \$signal$19 [12:0];
  assign \$1177  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1179  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1182  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1184 [25:13] = 13'h0000;
  assign \$1184 [12:0] = \$signal$19 [12:0];
  assign \$1187  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1189  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1191  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1193 [25:13] = 13'h0000;
  assign \$1193 [12:0] = \$signal$19 [12:0];
  assign \$1196  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1198  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1202  = { \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25], \$signal$19 [25:13] };
  assign \$1204 [25:13] = 13'h0000;
  assign \$1204 [12:0] = \$signal$19 [12:0];
  assign \$3447  = 1'h1;
  assign \$1208  = \$3445 ;
  assign \$3452  = 1'h1;
  assign \$1209  = \$3450 ;
  assign \$3459  = 1'h1;
  assign \$1212  = \$3457 ;
  assign \$3464  = 1'h1;
  assign \$1213  = \$3462 ;
  assign \$1217  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1219 [25:13] = 13'h0000;
  assign \$1219 [12:0] = \$signal$19 [38:26];
  assign \$1222  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1224  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1227  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1229 [25:13] = 13'h0000;
  assign \$1229 [12:0] = \$signal$19 [38:26];
  assign \$1232  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1234  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1236  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1238 [25:13] = 13'h0000;
  assign \$1238 [12:0] = \$signal$19 [38:26];
  assign \$1241  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1243  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1247  = { \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51], \$signal$19 [51:39] };
  assign \$1249 [25:13] = 13'h0000;
  assign \$1249 [12:0] = \$signal$19 [38:26];
  assign \$3508  = 1'h1;
  assign \$1253  = \$3506 ;
  assign \$3513  = 1'h1;
  assign \$1254  = \$3511 ;
  assign \$3520  = 1'h1;
  assign \$1257  = \$3518 ;
  assign \$3525  = 1'h1;
  assign \$1258  = \$3523 ;
  assign \$1262  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1264 [25:13] = 13'h0000;
  assign \$1264 [12:0] = \$signal$19 [64:52];
  assign \$1267  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1269  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1272  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1274 [25:13] = 13'h0000;
  assign \$1274 [12:0] = \$signal$19 [64:52];
  assign \$1277  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1279  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1281  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1283 [25:13] = 13'h0000;
  assign \$1283 [12:0] = \$signal$19 [64:52];
  assign \$1286  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1288  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1292  = { \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77], \$signal$19 [77:65] };
  assign \$1294 [25:13] = 13'h0000;
  assign \$1294 [12:0] = \$signal$19 [64:52];
  assign \$3569  = 1'h1;
  assign \$1298  = \$3567 ;
  assign \$3574  = 1'h1;
  assign \$1299  = \$3572 ;
  assign \$3581  = 1'h1;
  assign \$1302  = \$3579 ;
  assign \$3586  = 1'h1;
  assign \$1303  = \$3584 ;
  assign \$1307  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1309 [25:13] = 13'h0000;
  assign \$1309 [12:0] = \$signal$19 [90:78];
  assign \$1312  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1314  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1317  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1319 [25:13] = 13'h0000;
  assign \$1319 [12:0] = \$signal$19 [90:78];
  assign \$1322  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1324  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1326  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1328 [25:13] = 13'h0000;
  assign \$1328 [12:0] = \$signal$19 [90:78];
  assign \$1331  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1333  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1337  = { \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103], \$signal$19 [103:91] };
  assign \$1339 [25:13] = 13'h0000;
  assign \$1339 [12:0] = \$signal$19 [90:78];
  assign \$3630  = 1'h1;
  assign \$1343  = \$3628 ;
  assign \$3635  = 1'h1;
  assign \$1344  = \$3633 ;
  assign \$3642  = 1'h1;
  assign \$1347  = \$3640 ;
  assign \$3647  = 1'h1;
  assign \$1348  = \$3645 ;
  assign \$1352  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1354 [25:13] = 13'h0000;
  assign \$1354 [12:0] = \$signal$21 [12:0];
  assign \$1357  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1359  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1362  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1364 [25:13] = 13'h0000;
  assign \$1364 [12:0] = \$signal$21 [12:0];
  assign \$1367  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1369  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1371  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1373 [25:13] = 13'h0000;
  assign \$1373 [12:0] = \$signal$21 [12:0];
  assign \$1376  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1378  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1382  = { \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25], \$signal$21 [25:13] };
  assign \$1384 [25:13] = 13'h0000;
  assign \$1384 [12:0] = \$signal$21 [12:0];
  assign \$3691  = 1'h1;
  assign \$1388  = \$3689 ;
  assign \$3696  = 1'h1;
  assign \$1389  = \$3694 ;
  assign \$3703  = 1'h1;
  assign \$1392  = \$3701 ;
  assign \$3708  = 1'h1;
  assign \$1393  = \$3706 ;
  assign \$1397  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1399 [25:13] = 13'h0000;
  assign \$1399 [12:0] = \$signal$21 [38:26];
  assign \$1402  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1404  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1407  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1409 [25:13] = 13'h0000;
  assign \$1409 [12:0] = \$signal$21 [38:26];
  assign \$1412  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1414  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1416  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1418 [25:13] = 13'h0000;
  assign \$1418 [12:0] = \$signal$21 [38:26];
  assign \$1421  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1423  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1427  = { \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51], \$signal$21 [51:39] };
  assign \$1429 [25:13] = 13'h0000;
  assign \$1429 [12:0] = \$signal$21 [38:26];
  assign \$3752  = 1'h1;
  assign \$1433  = \$3750 ;
  assign \$3757  = 1'h1;
  assign \$1434  = \$3755 ;
  assign \$3764  = 1'h1;
  assign \$1437  = \$3762 ;
  assign \$3769  = 1'h1;
  assign \$1438  = \$3767 ;
  assign \$1442  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1444 [25:13] = 13'h0000;
  assign \$1444 [12:0] = \$signal$21 [64:52];
  assign \$1447  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1449  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1452  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1454 [25:13] = 13'h0000;
  assign \$1454 [12:0] = \$signal$21 [64:52];
  assign \$1457  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1459  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1461  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1463 [25:13] = 13'h0000;
  assign \$1463 [12:0] = \$signal$21 [64:52];
  assign \$1466  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1468  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1472  = { \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77], \$signal$21 [77:65] };
  assign \$1474 [25:13] = 13'h0000;
  assign \$1474 [12:0] = \$signal$21 [64:52];
  assign \$3813  = 1'h1;
  assign \$1478  = \$3811 ;
  assign \$3818  = 1'h1;
  assign \$1479  = \$3816 ;
  assign \$3825  = 1'h1;
  assign \$1482  = \$3823 ;
  assign \$3830  = 1'h1;
  assign \$1483  = \$3828 ;
  assign \$1487  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1489 [25:13] = 13'h0000;
  assign \$1489 [12:0] = \$signal$21 [90:78];
  assign \$1492  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1494  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1497  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1499 [25:13] = 13'h0000;
  assign \$1499 [12:0] = \$signal$21 [90:78];
  assign \$1502  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1504  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1506  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1508 [25:13] = 13'h0000;
  assign \$1508 [12:0] = \$signal$21 [90:78];
  assign \$1511  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1513  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1517  = { \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103], \$signal$21 [103:91] };
  assign \$1519 [25:13] = 13'h0000;
  assign \$1519 [12:0] = \$signal$21 [90:78];
  assign \$3874  = 1'h1;
  assign \$1523  = \$3872 ;
  assign \$3879  = 1'h1;
  assign \$1524  = \$3877 ;
  assign \$3886  = 1'h1;
  assign \$1527  = \$3884 ;
  assign \$3891  = 1'h1;
  assign \$1528  = \$3889 ;
  assign \$1622  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1624 [25:13] = 13'h0000;
  assign \$1624 [12:0] = curr_dist[12:0];
  assign \$1627  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1629  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1632  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1634 [25:13] = 13'h0000;
  assign \$1634 [12:0] = curr_dist[12:0];
  assign \$1637  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1639  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1641  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1643 [25:13] = 13'h0000;
  assign \$1643 [12:0] = curr_dist[12:0];
  assign \$1646  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1648  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1652  = { curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25], curr_dist[25:13] };
  assign \$1654 [25:13] = 13'h0000;
  assign \$1654 [12:0] = curr_dist[12:0];
  assign \$4032  = 1'h1;
  assign \$1658  = \$4030 ;
  assign \$4037  = 1'h1;
  assign \$1659  = \$4035 ;
  assign \$4044  = 1'h1;
  assign \$1662  = \$4042 ;
  assign \$4049  = 1'h1;
  assign \$1663  = \$4047 ;
  assign \$1667  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1669 [25:13] = 13'h0000;
  assign \$1669 [12:0] = next_dist[12:0];
  assign \$1672  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1674  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1677  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1679 [25:13] = 13'h0000;
  assign \$1679 [12:0] = next_dist[12:0];
  assign \$1682  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1684  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1686  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1688 [25:13] = 13'h0000;
  assign \$1688 [12:0] = next_dist[12:0];
  assign \$1691  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1693  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1697  = { next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25], next_dist[25:13] };
  assign \$1699 [25:13] = 13'h0000;
  assign \$1699 [12:0] = next_dist[12:0];
  assign \$4093  = 1'h1;
  assign \$1703  = \$4091 ;
  assign \$4098  = 1'h1;
  assign \$1704  = \$4096 ;
  assign \$4105  = 1'h1;
  assign \$1707  = \$4103 ;
  assign \$4110  = 1'h1;
  assign \$1708  = \$4108 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:181" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.clip.inv (rst, \i__valid$7 , i__payload, o__ready, o__valid, \o__payload$18 , \i__ready$20 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$53  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [5:0] \$11 ;
  wire \$12 ;
  wire [5:0] \$13 ;
  wire [88:0] \$14 ;
  wire [5:0] \$15 ;
  wire [6:0] \$16 ;
  wire [25:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [26:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [5:0] \$28 ;
  wire [6:0] \$29 ;
  wire [26:0] \$3 ;
  wire \$30 ;
  wire [5:0] \$31 ;
  wire [6:0] \$32 ;
  wire [152:0] \$33 ;
  wire [5:0] \$34 ;
  wire [6:0] \$35 ;
  wire [7:0] \$36 ;
  wire [280:0] \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [26:0] \$4 ;
  wire \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg \$43 ;
  reg [25:0] \$44 ;
  reg [25:0] \$45 ;
  reg \$46 ;
  reg [1:0] \$47 ;
  reg [4:0] \$48 ;
  reg [25:0] \$49 ;
  wire \$5 ;
  reg [25:0] \$50 ;
  wire [26:0] \$6 ;
  wire [26:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  reg [25:0] \i__payload$11  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  reg [25:0] \i__payload$16  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$20 ;
  reg \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$12  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$7 ;
  wire \i__valid$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  reg [4:0] lz = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:198" *)
  reg [25:0] norm_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  output [25:0] \o__payload$18 ;
  reg [25:0] \o__payload$18  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  wire [25:0] \o__payload$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  reg sgn = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  reg [25:0] v0 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    \i__payload$11  <= \$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    \i__valid$12  <= \$46 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  always @(posedge clk)
    lz <= \$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  always @(posedge clk)
    \i__payload$16  <= \$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  always @(posedge clk)
    \o__payload$18  <= \$50 ;
  assign \$1  = $signed(i__payload) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$4  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$3 ;
  assign \$5  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$6  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$7  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$6 ;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$10  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$9 ;
  assign \$11  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$12  = $signed(\$11 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:231" *) $signed(1'h0);
  assign \$13  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$14  = v0 << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:233" *) \$13 ;
  assign \$15  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$16  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) $signed(\$15 );
  assign \$17  = v0 >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) \$16 ;
  assign \$18  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$19  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$20  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$19 ;
  assign \$21  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) norm_value;
  assign \$22  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$23  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$24  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$23 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$26  = \$25  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$27  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$26 ;
  assign \$28  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$29  = $signed(\$28 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$30  = $signed(\$29 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:246" *) $signed(1'h0);
  assign \$31  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$32  = $signed(\$31 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$33  = \o__payload$23  << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:331" *) \$32 ;
  assign \$34  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$35  = $signed(\$34 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$36  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:252" *) $signed(\$35 );
  assign \$37  = { \o__payload$23 , 255'h0000000000000000000000000000000000000000000000000000000000000000 } >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:347" *) \$36 ;
  assign \$38  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    i__valid <= \$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  always @(posedge clk)
    sgn <= \$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  always @(posedge clk)
    v0 <= \$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:200" *)
  \top.pipeline.pipeline.clip.inv.clz  clz (
    .i__payload(\i__payload$11 ),
    .o__payload(o__payload),
    .o__ready(\o__ready$21 ),
    .o__valid(\i__valid$12 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:187" *)
  \top.pipeline.pipeline.clip.inv.inv_small  inv_small (
    .clk(clk),
    .i__payload(\i__payload$16 ),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(\o__payload$23 ),
    .o__ready(\o__ready$22 ),
    .o__valid(\o__valid$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$46  = \i__valid$12 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$46  = 1'h1;
          end
    endcase
    if (rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$47  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$47  = 2'h1;
          end
      2'h1:
          if (\$10 ) begin
            \$47  = 2'h2;
          end
      2'h2:
          if (\$20 ) begin
            \$47  = 2'h0;
          end
    endcase
    if (rst) begin
      \$47  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$48  = lz;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$48  = o__payload;
          end
    endcase
    if (rst) begin
      \$48  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$49  = \i__payload$16 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            (* full_case = 32'd1 *)
            if (\$12 ) begin
              \$49  = \$14 [25:0];
            end else begin
              \$49  = \$17 ;
            end
          end
    endcase
    if (rst) begin
      \$49  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$50  = \o__payload$18 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            (* full_case = 32'd1 *)
            if (sgn) begin
              \$50  = \$21 [25:0];
            end else begin
              \$50  = norm_value;
            end
          end
    endcase
    if (rst) begin
      \$50  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \i__ready$20  = 1'h0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \i__ready$20  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \o__ready$21  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$24 ) begin
            \o__ready$21  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \o__ready$22  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            \o__ready$22  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    norm_value = 26'h0000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            (* full_case = 32'd1 *)
            if (\$30 ) begin
              norm_value = \$33 [36:11];
            end else begin
              norm_value = { 11'h000, \$37 [280:266] };
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$41  = i__valid;
    if (i__ready) begin
      \$41  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$41  = 1'h1;
          end
    endcase
    if (rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$42  = o__valid;
    if (o__ready) begin
      \$42  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            \$42  = 1'h1;
          end
    endcase
    if (rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$43  = sgn;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$43  = \$1 ;
          end
    endcase
    if (rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$44  = v0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$44  = \$4 [25:0];
          end
    endcase
    if (rst) begin
      \$44  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$53 ) begin end
    \$45  = \i__payload$11 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$45  = \$7 [25:0];
          end
    endcase
    if (rst) begin
      \$45  = 26'h0000000;
    end
  end
  assign \o__valid$13  = \i__valid$12 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:25" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.clip.inv.clz (o__valid, o__ready, o__payload, i__payload);
  reg \$auto$verilog_backend.cc:2355:dump_module$54  = 0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [4:0] o__payload;
  reg [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input o__valid;
  wire o__valid;
  assign i__ready = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:29" *) o__valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$54 ) begin end
    (* full_case = 32'd1 *)
    casez (i__payload)
      26'b1?????????????????????????:
          o__payload = 5'h00;
      26'h1??????:
          o__payload = 5'h01;
      26'b001???????????????????????:
          o__payload = 5'h02;
      26'b0001??????????????????????:
          o__payload = 5'h03;
      26'b00001?????????????????????:
          o__payload = 5'h04;
      26'h01?????:
          o__payload = 5'h05;
      26'b0000001???????????????????:
          o__payload = 5'h06;
      26'b00000001??????????????????:
          o__payload = 5'h07;
      26'b000000001?????????????????:
          o__payload = 5'h08;
      26'h001????:
          o__payload = 5'h09;
      26'b00000000001???????????????:
          o__payload = 5'h0a;
      26'b000000000001??????????????:
          o__payload = 5'h0b;
      26'b0000000000001?????????????:
          o__payload = 5'h0c;
      26'h0001???:
          o__payload = 5'h0d;
      26'b000000000000001???????????:
          o__payload = 5'h0e;
      26'b0000000000000001??????????:
          o__payload = 5'h0f;
      26'b00000000000000001?????????:
          o__payload = 5'h10;
      26'h00001??:
          o__payload = 5'h11;
      26'b0000000000000000001???????:
          o__payload = 5'h12;
      26'b00000000000000000001??????:
          o__payload = 5'h13;
      26'b000000000000000000001?????:
          o__payload = 5'h14;
      26'h000001?:
          o__payload = 5'h15;
      26'b00000000000000000000001???:
          o__payload = 5'h16;
      26'b000000000000000000000001??:
          o__payload = 5'h17;
      26'b0000000000000000000000001?:
          o__payload = 5'h18;
      26'h0000001:
          o__payload = 5'h19;
      26'h0000000:
          o__payload = 5'h1a;
    endcase
  end
  assign i__valid = o__valid;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:62" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.clip.inv.inv_small (rst, i__valid, i__payload, o__ready, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$55  = 0;
  wire [51:0] \$1 ;
  wire [27:0] \$10 ;
  wire [2:0] \$11 ;
  wire \$12 ;
  reg [25:0] \$13 ;
  reg [2:0] \$14 ;
  reg [25:0] \$15 ;
  reg [1:0] \$16 ;
  reg [25:0] \$17 ;
  reg [25:0] \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [3:0] initial_guess__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:78" *)
  wire [25:0] initial_guess__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  reg [1:0] iter = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:84" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:85" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:86" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  output [25:0] o__payload;
  reg [25:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  reg [25:0] p = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  reg [25:0] vx2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  reg [25:0] x = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  reg [25:0] x2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:71" *)
  reg [25:0] rom [15:0];
  initial begin
    rom[0] = 26'h0f83e10;
    rom[1] = 26'h0ea0ea1;
    rom[2] = 26'h0dd67c9;
    rom[3] = 26'h0d20d21;
    rom[4] = 26'h0c7ce0c;
    rom[5] = 26'h0be82fa;
    rom[6] = 26'h0b60b61;
    rom[7] = 26'h0ae4c41;
    rom[8] = 26'h0a72f05;
    rom[9] = 26'h0a0a0a1;
    rom[10] = 26'h09a90e8;
    rom[11] = 26'h094f209;
    rom[12] = 26'h08fb824;
    rom[13] = 26'h08ad8f3;
    rom[14] = 26'h0864b8a;
    rom[15] = 26'h0820821;
  end
  reg [25:0] _0_;
  always @(posedge clk) begin
    _0_ <= rom[initial_guess__addr];
  end
  assign initial_guess__data = _0_;
  assign \$1  = mul_a * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b;
  assign \$2  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$9  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$10  = { x, 1'h0 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) vx2;
  assign \$11  = iter + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:138" *) 1'h1;
  assign \$12  = iter < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:140" *) 2'h3;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  always @(posedge clk)
    p <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  always @(posedge clk)
    x <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  always @(posedge clk)
    iter <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  always @(posedge clk)
    x2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  always @(posedge clk)
    vx2 <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    initial_guess__addr = 4'h0;
    casez (fsm_state)
      3'h0:
          initial_guess__addr = i__payload[23:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    o__payload = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__payload = 26'h1000000;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__payload = x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__valid = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_a = x;
      3'h3:
          mul_a = p;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_b = x;
      3'h3:
          mul_b = x2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    \$13  = p;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$13  = i__payload;
          end
    endcase
    if (rst) begin
      \$13  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    \$14  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$14  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
            if (o__ready) begin
              \$14  = 3'h0;
            end
          end else begin
            \$14  = 3'h2;
          end
      3'h2:
          \$14  = 3'h3;
      3'h3:
          \$14  = 3'h4;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$12 ) begin
            \$14  = 3'h2;
          end else begin
            \$14  = 3'h5;
          end
      3'h5:
          if (o__ready) begin
            \$14  = 3'h0;
          end
    endcase
    if (rst) begin
      \$14  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    \$15  = x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$15  = initial_guess__data;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$15  = \$10 [25:0];
    endcase
    if (rst) begin
      \$15  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    \$16  = iter;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$16  = 2'h0;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$16  = \$11 [1:0];
    endcase
    if (rst) begin
      \$16  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    \$17  = x2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$17  = \$1 [49:24];
    endcase
    if (rst) begin
      \$17  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$55 ) begin end
    \$18  = vx2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$18  = \$1 [49:24];
    endcase
    if (rst) begin
      \$18  = 26'h0000000;
    end
  end
  assign mul_result = \$1 [49:24];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:364" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.clip.w_out (rst, o__ready, i__payload, i__valid, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$56  = 0;
  wire \$1 ;
  reg [1:0] \$10 ;
  reg [623:0] \$11 ;
  reg [207:0] \$12 ;
  reg \$13 ;
  reg \$14 ;
  wire \$2 ;
  wire [10:0] \$22 ;
  wire \$3 ;
  wire [2:0] \$4 ;
  wire \$5 ;
  wire [2:0] \$6 ;
  wire [2:0] \$7 ;
  wire [207:0] \$8 ;
  reg [1:0] \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg fsm_state = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:367" *)
  reg [1:0] i = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  input [625:0] i__payload;
  wire [625:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [623:0] \i__payload.data ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [207:0] \i__payload.data[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [-1:0] \i__payload.data[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [207:0] \i__payload.data[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [-1:0] \i__payload.data[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [207:0] \i__payload.data[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \i__payload.data[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [-1:0] \i__payload.data[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [1:0] \i__payload.n ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:366" *)
  reg [1:0] n = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  output [207:0] o__payload;
  reg [207:0] o__payload = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [103:0] \o__payload.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  reg [623:0] p = 624'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [207:0] \p[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [103:0] \p[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [103:0] \p[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [-1:0] \p[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [207:0] \p[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [103:0] \p[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [103:0] \p[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [-1:0] \p[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [207:0] \p[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [103:0] \p[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [103:0] \p[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [-1:0] \p[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  assign \$1  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$3  = i__payload[625:624] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:374" *) 1'h0;
  assign \$4  = i + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:385" *) 1'h1;
  assign \$5  = \$4  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:385" *) n;
  assign \$6  = i + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:387" *) 1'h1;
  assign \$7  = i + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:388" *) 1'h1;
  assign \$22  = \$7  * (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/data.py:831" *) 8'hd0;
  assign \$8  = p >> \$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:366" *)
  always @(posedge clk)
    n <= \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:367" *)
  always @(posedge clk)
    i <= \$10 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  always @(posedge clk)
    p <= \$11 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  always @(posedge clk)
    o__payload <= \$12 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$56 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      1'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$56 ) begin end
    \$9  = n;
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$9  = i__payload[625:624];
            end
          end
    endcase
    if (rst) begin
      \$9  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$56 ) begin end
    \$10  = i;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$10  = 2'h0;
            end
          end
      1'h1:
          if (o__ready) begin
            if (\$5 ) begin
              \$10  = \$6 [1:0];
            end
          end
    endcase
    if (rst) begin
      \$10  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$56 ) begin end
    \$11  = p;
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$11  = i__payload[623:0];
            end
          end
    endcase
    if (rst) begin
      \$11  = 624'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$56 ) begin end
    \$12  = o__payload;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$12  = i__payload[207:0];
            end
          end
      1'h1:
          if (o__ready) begin
            if (\$5 ) begin
              \$12  = \$8 ;
            end
          end
    endcase
    if (rst) begin
      \$12  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$56 ) begin end
    \$13  = o__valid;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$13  = 1'h1;
            end
          end
      1'h1:
          if (o__ready) begin
            (* full_case = 32'd1 *)
            if (\$5 ) begin
            end else begin
              \$13  = 1'h0;
            end
          end
    endcase
    if (rst) begin
      \$13  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$56 ) begin end
    \$14  = fsm_state;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$14  = 1'h1;
            end
          end
      1'h1:
          if (o__ready) begin
            (* full_case = 32'd1 *)
            if (\$5 ) begin
            end else begin
              \$14  = 1'h0;
            end
          end
    endcase
    if (rst) begin
      \$14  = 1'h0;
    end
  end
  assign \i__payload.data  = i__payload[623:0];
  assign \i__payload.data[0]  = i__payload[207:0];
  assign \i__payload.data[0].position_ndc  = i__payload[103:0];
  assign \i__payload.data[0].color  = i__payload[207:104];
  assign \i__payload.data[1]  = i__payload[415:208];
  assign \i__payload.data[1].position_ndc  = i__payload[311:208];
  assign \i__payload.data[1].color  = i__payload[415:312];
  assign \i__payload.data[2]  = i__payload[623:416];
  assign \i__payload.data[2].position_ndc  = i__payload[519:416];
  assign \i__payload.data[2].color  = i__payload[623:520];
  assign \i__payload.n  = i__payload[625:624];
  assign \p[0]  = p[207:0];
  assign \p[0].position_ndc  = p[103:0];
  assign \p[0].color  = p[207:104];
  assign \p[1]  = p[415:208];
  assign \p[1].position_ndc  = p[311:208];
  assign \p[1].color  = p[415:312];
  assign \p[2]  = p[623:416];
  assign \p[2].position_ndc  = p[519:416];
  assign \p[2].color  = p[623:520];
  assign \o__payload.position_ndc  = o__payload[103:0];
  assign \o__payload.color  = o__payload[207:104];
  assign \$2  = fsm_state;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.clip_to_div_fifo (rst, w_rdy, r_data, w_port__data, w_en, r_en, r_rdy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$57  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [207:0] r_data;
  wire [207:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [207:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [207:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [207:0] w_port__data;
  wire [207:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [207:0] storage [254:0];
  initial begin
    storage[0] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[1] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[2] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[3] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[4] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[5] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[6] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[7] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[8] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[9] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[10] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[11] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[12] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[13] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[14] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[15] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[16] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[17] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[18] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[19] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[20] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[21] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[22] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[23] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[24] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[25] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[26] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[27] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[28] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[29] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[30] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[31] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[32] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[33] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[34] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[35] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[36] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[37] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[38] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[39] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[40] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[41] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[42] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[43] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[44] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[45] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[46] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[47] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[48] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[49] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[50] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[51] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[52] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[53] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[54] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[55] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[56] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[57] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[58] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[59] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[60] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[61] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[62] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[63] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[64] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[65] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[66] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[67] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[68] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[69] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[70] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[71] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[72] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[73] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[74] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[75] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[76] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[77] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[78] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[79] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[80] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[81] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[82] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[83] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[84] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[85] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[86] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[87] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[88] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[89] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[90] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[91] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[92] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[93] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[94] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[95] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[96] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[97] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[98] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[99] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[100] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[101] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[102] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[103] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[104] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[105] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[106] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[107] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[108] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[109] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[110] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[111] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[112] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[113] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[114] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[115] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[116] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[117] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[118] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[119] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[120] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[121] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[122] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[123] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[124] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[125] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[126] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[127] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[128] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[129] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[130] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[131] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[132] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[133] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[134] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[135] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[136] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[137] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[138] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[139] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[140] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[141] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[142] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[143] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[144] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[145] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[146] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[147] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[148] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[149] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[150] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[151] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[152] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[153] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[154] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[155] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[156] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[157] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[158] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[159] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[160] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[161] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[162] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[163] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[164] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[165] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[166] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[167] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[168] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[169] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[170] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[171] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[172] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[173] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[174] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[175] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[176] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[177] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[178] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[179] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[180] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[181] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[182] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[183] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[184] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[185] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[186] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[187] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[188] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[189] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[190] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[191] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[192] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[193] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[194] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[195] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[196] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[197] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[198] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[199] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[200] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[201] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[202] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[203] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[204] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[205] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[206] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[207] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[208] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[209] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[210] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[211] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[212] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[213] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[214] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[215] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[216] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[217] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[218] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[219] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[220] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[221] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[222] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[223] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[224] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[225] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[226] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[227] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[228] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[229] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[230] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[231] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[232] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[233] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[234] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[235] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[236] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[237] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[238] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[239] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[240] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[241] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[242] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[243] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[244] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[245] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[246] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[247] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[248] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[249] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[250] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[251] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[252] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[253] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[254] = 208'h0000000000000000000000000000000000000000000000000000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [207:0] _0_;
  always @(posedge clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$57 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$57 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$57 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$57 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:40" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.div (rst, \i__payload$19 , \o__ready$23 , ready, i__ready, o__valid, o__payload, \i__valid$18 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$58  = 0;
  wire \$1 ;
  wire [15:0] \$10 ;
  wire \$100 ;
  wire \$1001 ;
  wire [42:0] \$1006 ;
  wire \$1008 ;
  wire \$101 ;
  wire [42:0] \$1011 ;
  wire \$1013 ;
  wire [25:0] \$102 ;
  wire [26:0] \$103 ;
  wire [25:0] \$104 ;
  wire [26:0] \$105 ;
  wire [42:0] \$1055 ;
  wire \$1057 ;
  wire [27:0] \$106 ;
  wire [42:0] \$1060 ;
  wire \$1062 ;
  wire [42:0] \$1067 ;
  wire \$1069 ;
  wire [27:0] \$107 ;
  wire [42:0] \$1072 ;
  wire \$1074 ;
  wire [25:0] \$108 ;
  wire \$109 ;
  wire [25:0] \$11 ;
  wire [25:0] \$110 ;
  wire \$111 ;
  wire [42:0] \$1116 ;
  wire \$1118 ;
  wire \$112 ;
  wire [42:0] \$1121 ;
  wire \$1123 ;
  wire [42:0] \$1128 ;
  wire [42:0] \$113 ;
  wire \$1130 ;
  wire [42:0] \$1133 ;
  wire \$1135 ;
  wire [42:0] \$114 ;
  wire [42:0] \$115 ;
  wire [17:0] \$116 ;
  wire [42:0] \$117 ;
  wire [42:0] \$1177 ;
  wire \$1179 ;
  wire [42:0] \$118 ;
  wire [42:0] \$1182 ;
  wire \$1184 ;
  wire [42:0] \$1189 ;
  wire [42:0] \$119 ;
  wire \$1191 ;
  wire [42:0] \$1194 ;
  wire \$1196 ;
  wire \$12 ;
  wire [17:0] \$120 ;
  wire \$121 ;
  wire [15:0] \$122 ;
  wire [25:0] \$123 ;
  wire [42:0] \$1238 ;
  wire \$124 ;
  wire \$1240 ;
  wire [42:0] \$1243 ;
  wire \$1245 ;
  wire [25:0] \$125 ;
  wire [42:0] \$1250 ;
  wire \$1252 ;
  wire [42:0] \$1255 ;
  wire \$1257 ;
  wire \$126 ;
  wire [41:0] \$1265 ;
  wire \$1267 ;
  wire \$127 ;
  wire [41:0] \$1270 ;
  wire \$1272 ;
  wire [41:0] \$1277 ;
  wire \$1279 ;
  wire [25:0] \$128 ;
  wire [41:0] \$1282 ;
  wire \$1284 ;
  wire [41:0] \$1289 ;
  wire [26:0] \$129 ;
  wire \$1291 ;
  wire [41:0] \$1294 ;
  wire \$1296 ;
  wire [25:0] \$13 ;
  wire [25:0] \$130 ;
  wire [26:0] \$131 ;
  wire \$132 ;
  wire [25:0] \$133 ;
  wire [42:0] \$1337 ;
  wire \$1339 ;
  wire \$134 ;
  wire [42:0] \$1342 ;
  wire \$1344 ;
  wire [42:0] \$1349 ;
  wire [25:0] \$135 ;
  wire \$1351 ;
  wire [42:0] \$1354 ;
  wire \$1356 ;
  wire \$136 ;
  wire \$137 ;
  wire [25:0] \$138 ;
  wire [26:0] \$139 ;
  wire [42:0] \$1398 ;
  wire \$14 ;
  wire [25:0] \$140 ;
  wire \$1400 ;
  wire [42:0] \$1403 ;
  wire \$1405 ;
  wire [26:0] \$141 ;
  wire [42:0] \$1410 ;
  wire \$1412 ;
  wire [42:0] \$1415 ;
  wire \$1417 ;
  wire [25:0] \$142 ;
  wire \$143 ;
  wire [25:0] \$144 ;
  wire \$145 ;
  wire [42:0] \$1459 ;
  wire \$146 ;
  wire \$1461 ;
  wire [42:0] \$1464 ;
  wire \$1466 ;
  wire [25:0] \$147 ;
  wire [42:0] \$1471 ;
  wire \$1473 ;
  wire [42:0] \$1476 ;
  wire \$1478 ;
  wire [26:0] \$148 ;
  wire [25:0] \$149 ;
  wire \$15 ;
  wire [26:0] \$150 ;
  wire [27:0] \$151 ;
  wire [27:0] \$152 ;
  wire [42:0] \$1520 ;
  wire \$1522 ;
  wire [42:0] \$1525 ;
  wire \$1527 ;
  wire [25:0] \$153 ;
  wire [42:0] \$1532 ;
  wire \$1534 ;
  wire [42:0] \$1537 ;
  wire \$1539 ;
  wire \$154 ;
  wire [25:0] \$155 ;
  wire \$156 ;
  wire \$157 ;
  wire [42:0] \$158 ;
  wire [42:0] \$1581 ;
  wire \$1583 ;
  wire [42:0] \$1586 ;
  wire \$1588 ;
  wire [42:0] \$159 ;
  wire [42:0] \$1593 ;
  wire \$1595 ;
  wire [42:0] \$1598 ;
  wire [25:0] \$16 ;
  wire [42:0] \$160 ;
  wire \$1600 ;
  wire [17:0] \$161 ;
  wire [42:0] \$162 ;
  wire [42:0] \$163 ;
  wire [42:0] \$164 ;
  wire [17:0] \$165 ;
  wire \$166 ;
  wire [15:0] \$167 ;
  wire [25:0] \$168 ;
  wire \$169 ;
  wire [26:0] \$17 ;
  wire [25:0] \$170 ;
  wire \$171 ;
  wire \$172 ;
  wire [25:0] \$173 ;
  wire [26:0] \$174 ;
  wire [25:0] \$175 ;
  wire [26:0] \$176 ;
  wire \$177 ;
  wire [25:0] \$178 ;
  wire \$179 ;
  wire [25:0] \$18 ;
  wire [25:0] \$180 ;
  wire \$181 ;
  wire \$182 ;
  wire [25:0] \$183 ;
  wire [26:0] \$184 ;
  wire [25:0] \$185 ;
  wire [26:0] \$186 ;
  wire [25:0] \$187 ;
  wire \$188 ;
  wire [25:0] \$189 ;
  wire [26:0] \$19 ;
  wire \$190 ;
  wire \$191 ;
  wire [25:0] \$192 ;
  wire [26:0] \$193 ;
  wire [25:0] \$194 ;
  wire [26:0] \$195 ;
  wire [27:0] \$196 ;
  wire [27:0] \$197 ;
  wire [25:0] \$198 ;
  wire \$199 ;
  wire \$2 ;
  wire \$20 ;
  wire [25:0] \$200 ;
  wire \$201 ;
  wire \$202 ;
  wire [42:0] \$203 ;
  wire [42:0] \$204 ;
  wire [42:0] \$205 ;
  wire [17:0] \$206 ;
  wire [42:0] \$207 ;
  wire [42:0] \$208 ;
  wire [42:0] \$209 ;
  wire [25:0] \$21 ;
  wire [17:0] \$210 ;
  wire \$211 ;
  wire [15:0] \$212 ;
  wire [25:0] \$213 ;
  wire \$214 ;
  wire [25:0] \$215 ;
  wire \$216 ;
  wire \$217 ;
  wire [25:0] \$218 ;
  wire [26:0] \$219 ;
  wire \$22 ;
  wire [25:0] \$220 ;
  wire [26:0] \$221 ;
  wire \$222 ;
  wire [25:0] \$223 ;
  wire \$224 ;
  wire [25:0] \$225 ;
  wire \$226 ;
  wire \$227 ;
  wire [25:0] \$228 ;
  wire [26:0] \$229 ;
  wire [25:0] \$23 ;
  wire [25:0] \$230 ;
  wire [26:0] \$231 ;
  wire [25:0] \$232 ;
  wire \$233 ;
  wire [25:0] \$234 ;
  wire \$235 ;
  wire \$236 ;
  wire [25:0] \$237 ;
  wire [26:0] \$238 ;
  wire [25:0] \$239 ;
  wire \$24 ;
  wire [26:0] \$240 ;
  wire [27:0] \$241 ;
  wire [27:0] \$242 ;
  wire [25:0] \$243 ;
  wire \$244 ;
  wire [25:0] \$245 ;
  wire \$246 ;
  wire \$247 ;
  wire [42:0] \$248 ;
  wire [42:0] \$249 ;
  wire \$25 ;
  wire [42:0] \$250 ;
  wire [17:0] \$251 ;
  wire [42:0] \$252 ;
  wire [42:0] \$253 ;
  wire [42:0] \$254 ;
  wire [17:0] \$255 ;
  wire \$256 ;
  wire [15:0] \$257 ;
  wire [25:0] \$258 ;
  wire \$259 ;
  wire [25:0] \$26 ;
  wire [25:0] \$260 ;
  wire \$261 ;
  wire \$262 ;
  wire [25:0] \$263 ;
  wire [26:0] \$264 ;
  wire [25:0] \$265 ;
  wire [26:0] \$266 ;
  wire \$267 ;
  wire [25:0] \$268 ;
  wire \$269 ;
  wire [26:0] \$27 ;
  wire [25:0] \$270 ;
  wire \$271 ;
  wire \$272 ;
  wire [25:0] \$273 ;
  wire [26:0] \$274 ;
  wire [25:0] \$275 ;
  wire [26:0] \$276 ;
  wire [25:0] \$277 ;
  wire \$278 ;
  wire [25:0] \$279 ;
  wire [25:0] \$28 ;
  wire \$280 ;
  wire \$281 ;
  wire [25:0] \$282 ;
  wire [26:0] \$283 ;
  wire [25:0] \$284 ;
  wire [26:0] \$285 ;
  wire [27:0] \$286 ;
  wire [27:0] \$287 ;
  wire [25:0] \$288 ;
  wire \$289 ;
  wire [26:0] \$29 ;
  wire [25:0] \$290 ;
  wire \$291 ;
  wire \$292 ;
  wire [42:0] \$293 ;
  wire [42:0] \$294 ;
  wire [42:0] \$295 ;
  wire [17:0] \$296 ;
  wire [42:0] \$297 ;
  wire [42:0] \$298 ;
  wire [42:0] \$299 ;
  wire \$3 ;
  wire [25:0] \$30 ;
  wire [17:0] \$300 ;
  wire \$301 ;
  wire [15:0] \$302 ;
  wire [25:0] \$303 ;
  wire \$304 ;
  wire [25:0] \$305 ;
  wire \$306 ;
  wire \$307 ;
  wire [25:0] \$308 ;
  wire [26:0] \$309 ;
  wire \$31 ;
  wire [25:0] \$310 ;
  wire [26:0] \$311 ;
  wire \$312 ;
  wire [25:0] \$313 ;
  wire \$314 ;
  wire [25:0] \$315 ;
  wire \$316 ;
  wire \$317 ;
  wire [25:0] \$318 ;
  wire [26:0] \$319 ;
  wire [25:0] \$32 ;
  wire [25:0] \$320 ;
  wire [26:0] \$321 ;
  wire [25:0] \$322 ;
  wire \$323 ;
  wire [25:0] \$324 ;
  wire \$325 ;
  wire \$326 ;
  wire [25:0] \$327 ;
  wire [26:0] \$328 ;
  wire [25:0] \$329 ;
  wire \$33 ;
  wire [26:0] \$330 ;
  wire [27:0] \$331 ;
  wire [27:0] \$332 ;
  wire [25:0] \$333 ;
  wire \$334 ;
  wire [25:0] \$335 ;
  wire \$336 ;
  wire \$337 ;
  wire [42:0] \$338 ;
  wire [42:0] \$339 ;
  wire \$34 ;
  wire [42:0] \$340 ;
  wire [17:0] \$341 ;
  wire [42:0] \$342 ;
  wire [42:0] \$343 ;
  wire [42:0] \$344 ;
  wire [17:0] \$345 ;
  wire \$346 ;
  wire [15:0] \$347 ;
  wire [25:0] \$348 ;
  wire \$349 ;
  wire [25:0] \$35 ;
  wire [25:0] \$350 ;
  wire \$351 ;
  wire \$352 ;
  wire [25:0] \$353 ;
  wire [26:0] \$354 ;
  wire [25:0] \$355 ;
  wire [26:0] \$356 ;
  wire \$357 ;
  wire [25:0] \$358 ;
  wire \$359 ;
  wire [26:0] \$36 ;
  wire [25:0] \$360 ;
  wire \$361 ;
  wire \$362 ;
  wire [25:0] \$363 ;
  wire [26:0] \$364 ;
  wire [25:0] \$365 ;
  wire [26:0] \$366 ;
  wire [25:0] \$367 ;
  wire \$368 ;
  wire [25:0] \$369 ;
  wire [25:0] \$37 ;
  wire \$370 ;
  wire \$371 ;
  wire [25:0] \$372 ;
  wire [26:0] \$373 ;
  wire [25:0] \$374 ;
  wire [26:0] \$375 ;
  wire [27:0] \$376 ;
  wire [27:0] \$377 ;
  wire [25:0] \$378 ;
  wire \$379 ;
  wire [26:0] \$38 ;
  wire [25:0] \$380 ;
  wire \$381 ;
  wire \$382 ;
  wire [42:0] \$383 ;
  wire [42:0] \$384 ;
  wire [42:0] \$385 ;
  wire [17:0] \$386 ;
  wire [42:0] \$387 ;
  wire [42:0] \$388 ;
  wire [42:0] \$389 ;
  wire [27:0] \$39 ;
  wire [17:0] \$390 ;
  wire \$391 ;
  wire [15:0] \$392 ;
  wire [25:0] \$393 ;
  wire \$394 ;
  wire [25:0] \$395 ;
  wire \$396 ;
  wire \$397 ;
  wire [25:0] \$398 ;
  wire [26:0] \$399 ;
  wire \$4 ;
  wire [27:0] \$40 ;
  wire [25:0] \$400 ;
  wire [26:0] \$401 ;
  wire \$402 ;
  wire [25:0] \$403 ;
  wire \$404 ;
  wire [25:0] \$405 ;
  wire \$406 ;
  wire \$407 ;
  wire [25:0] \$408 ;
  wire [26:0] \$409 ;
  wire [25:0] \$41 ;
  wire [25:0] \$410 ;
  wire [26:0] \$411 ;
  wire [25:0] \$412 ;
  wire \$413 ;
  wire [25:0] \$414 ;
  wire \$415 ;
  wire \$416 ;
  wire [25:0] \$417 ;
  wire [26:0] \$418 ;
  wire [25:0] \$419 ;
  wire \$42 ;
  wire [26:0] \$420 ;
  wire [27:0] \$421 ;
  wire [27:0] \$422 ;
  wire [25:0] \$423 ;
  wire \$424 ;
  wire [25:0] \$425 ;
  wire \$426 ;
  wire \$427 ;
  wire [42:0] \$428 ;
  wire [42:0] \$429 ;
  wire [25:0] \$43 ;
  wire [42:0] \$430 ;
  wire [17:0] \$431 ;
  wire [42:0] \$432 ;
  wire [42:0] \$433 ;
  wire [42:0] \$434 ;
  wire [17:0] \$435 ;
  reg \$436 ;
  wire [17:0] \$437 ;
  wire [41:0] \$438 ;
  wire [41:0] \$439 ;
  wire \$44 ;
  wire [41:0] \$440 ;
  wire [17:0] \$441 ;
  wire [41:0] \$442 ;
  wire [41:0] \$443 ;
  wire [41:0] \$444 ;
  wire [17:0] \$445 ;
  wire [41:0] \$446 ;
  wire [41:0] \$447 ;
  wire [41:0] \$448 ;
  wire \$449 ;
  wire \$45 ;
  wire [15:0] \$450 ;
  wire [25:0] \$451 ;
  wire \$452 ;
  wire [25:0] \$453 ;
  wire \$454 ;
  wire \$455 ;
  wire [25:0] \$456 ;
  wire [26:0] \$457 ;
  wire [25:0] \$458 ;
  wire [26:0] \$459 ;
  wire [42:0] \$46 ;
  wire \$460 ;
  wire [25:0] \$461 ;
  wire \$462 ;
  wire [25:0] \$463 ;
  wire \$464 ;
  wire \$465 ;
  wire [25:0] \$466 ;
  wire [26:0] \$467 ;
  wire [25:0] \$468 ;
  wire [26:0] \$469 ;
  wire [42:0] \$47 ;
  wire [25:0] \$470 ;
  wire \$471 ;
  wire [25:0] \$472 ;
  wire \$473 ;
  wire \$474 ;
  wire [25:0] \$475 ;
  wire [26:0] \$476 ;
  wire [25:0] \$477 ;
  wire [26:0] \$478 ;
  wire [27:0] \$479 ;
  wire [42:0] \$48 ;
  wire [27:0] \$480 ;
  wire [25:0] \$481 ;
  wire \$482 ;
  wire [25:0] \$483 ;
  wire \$484 ;
  wire \$485 ;
  wire [42:0] \$486 ;
  wire [42:0] \$487 ;
  wire [42:0] \$488 ;
  wire [17:0] \$489 ;
  wire [17:0] \$49 ;
  wire [42:0] \$490 ;
  wire [42:0] \$491 ;
  wire [42:0] \$492 ;
  wire [17:0] \$493 ;
  wire \$494 ;
  wire [15:0] \$495 ;
  wire [25:0] \$496 ;
  wire \$497 ;
  wire [25:0] \$498 ;
  wire \$499 ;
  wire \$5 ;
  wire [42:0] \$50 ;
  wire \$500 ;
  wire [25:0] \$501 ;
  wire [26:0] \$502 ;
  wire [25:0] \$503 ;
  wire [26:0] \$504 ;
  wire \$505 ;
  wire [25:0] \$506 ;
  wire \$507 ;
  wire [25:0] \$508 ;
  wire \$509 ;
  wire [42:0] \$51 ;
  wire \$510 ;
  wire [25:0] \$511 ;
  wire [26:0] \$512 ;
  wire [25:0] \$513 ;
  wire [26:0] \$514 ;
  wire [25:0] \$515 ;
  wire \$516 ;
  wire [25:0] \$517 ;
  wire \$518 ;
  wire \$519 ;
  wire [42:0] \$52 ;
  wire [25:0] \$520 ;
  wire [26:0] \$521 ;
  wire [25:0] \$522 ;
  wire [26:0] \$523 ;
  wire [27:0] \$524 ;
  wire [27:0] \$525 ;
  wire [25:0] \$526 ;
  wire \$527 ;
  wire [25:0] \$528 ;
  wire \$529 ;
  wire [17:0] \$53 ;
  wire \$530 ;
  wire [42:0] \$531 ;
  wire [42:0] \$532 ;
  wire [42:0] \$533 ;
  wire [17:0] \$534 ;
  wire [42:0] \$535 ;
  wire [42:0] \$536 ;
  wire [42:0] \$537 ;
  wire [17:0] \$538 ;
  wire \$539 ;
  wire [52:0] \$54 ;
  wire [15:0] \$540 ;
  wire [25:0] \$541 ;
  wire \$542 ;
  wire [25:0] \$543 ;
  wire \$544 ;
  wire \$545 ;
  wire [25:0] \$546 ;
  wire [26:0] \$547 ;
  wire [25:0] \$548 ;
  wire [26:0] \$549 ;
  wire \$55 ;
  wire \$550 ;
  wire [25:0] \$551 ;
  wire \$552 ;
  wire [25:0] \$553 ;
  wire \$554 ;
  wire \$555 ;
  wire [25:0] \$556 ;
  wire [26:0] \$557 ;
  wire [25:0] \$558 ;
  wire [26:0] \$559 ;
  wire [52:0] \$56 ;
  wire [25:0] \$560 ;
  wire \$561 ;
  wire [25:0] \$562 ;
  wire \$563 ;
  wire \$564 ;
  wire [25:0] \$565 ;
  wire [26:0] \$566 ;
  wire [25:0] \$567 ;
  wire [26:0] \$568 ;
  wire [27:0] \$569 ;
  wire \$57 ;
  wire [27:0] \$570 ;
  wire [25:0] \$571 ;
  wire \$572 ;
  wire [25:0] \$573 ;
  wire \$574 ;
  wire \$575 ;
  wire [42:0] \$576 ;
  wire [42:0] \$577 ;
  wire [42:0] \$578 ;
  wire [17:0] \$579 ;
  wire [52:0] \$58 ;
  wire [42:0] \$580 ;
  wire [42:0] \$581 ;
  wire [42:0] \$582 ;
  wire [17:0] \$583 ;
  wire \$584 ;
  wire [15:0] \$585 ;
  wire [25:0] \$586 ;
  wire \$587 ;
  wire [25:0] \$588 ;
  wire \$589 ;
  wire [42:0] \$59 ;
  wire \$590 ;
  wire [25:0] \$591 ;
  wire [26:0] \$592 ;
  wire [25:0] \$593 ;
  wire [26:0] \$594 ;
  wire \$595 ;
  wire [25:0] \$596 ;
  wire \$597 ;
  wire [25:0] \$598 ;
  wire \$599 ;
  wire \$6 ;
  wire [42:0] \$60 ;
  wire \$600 ;
  wire [25:0] \$601 ;
  wire [26:0] \$602 ;
  wire [25:0] \$603 ;
  wire [26:0] \$604 ;
  wire [25:0] \$605 ;
  wire \$606 ;
  wire [25:0] \$607 ;
  wire \$608 ;
  wire \$609 ;
  wire [52:0] \$61 ;
  wire [25:0] \$610 ;
  wire [26:0] \$611 ;
  wire [25:0] \$612 ;
  wire [26:0] \$613 ;
  wire [27:0] \$614 ;
  wire [27:0] \$615 ;
  wire [25:0] \$616 ;
  wire \$617 ;
  wire [25:0] \$618 ;
  wire \$619 ;
  wire \$62 ;
  wire \$620 ;
  wire [42:0] \$621 ;
  wire [42:0] \$622 ;
  wire [42:0] \$623 ;
  wire [17:0] \$624 ;
  wire [42:0] \$625 ;
  wire [42:0] \$626 ;
  wire [42:0] \$627 ;
  wire [17:0] \$628 ;
  wire \$629 ;
  wire [52:0] \$63 ;
  wire [15:0] \$630 ;
  wire [25:0] \$631 ;
  wire \$632 ;
  wire [25:0] \$633 ;
  wire \$634 ;
  wire \$635 ;
  wire [25:0] \$636 ;
  wire [26:0] \$637 ;
  wire [25:0] \$638 ;
  wire [26:0] \$639 ;
  wire \$64 ;
  wire \$640 ;
  wire [25:0] \$641 ;
  wire \$642 ;
  wire [25:0] \$643 ;
  wire \$644 ;
  wire \$645 ;
  wire [25:0] \$646 ;
  wire [26:0] \$647 ;
  wire [25:0] \$648 ;
  wire [26:0] \$649 ;
  wire [52:0] \$65 ;
  wire [25:0] \$650 ;
  wire \$651 ;
  wire [25:0] \$652 ;
  wire \$653 ;
  wire \$654 ;
  wire [25:0] \$655 ;
  wire [26:0] \$656 ;
  wire [25:0] \$657 ;
  wire [26:0] \$658 ;
  wire [27:0] \$659 ;
  wire [42:0] \$66 ;
  wire [27:0] \$660 ;
  wire [25:0] \$661 ;
  wire \$662 ;
  wire [25:0] \$663 ;
  wire \$664 ;
  wire \$665 ;
  wire [42:0] \$666 ;
  wire [42:0] \$667 ;
  wire [42:0] \$668 ;
  wire [17:0] \$669 ;
  wire [42:0] \$67 ;
  wire [42:0] \$670 ;
  wire [42:0] \$671 ;
  wire [42:0] \$672 ;
  wire [17:0] \$673 ;
  reg [207:0] \$674 ;
  reg [2:0] \$675 ;
  reg [25:0] \$676 ;
  reg [17:0] \$677 ;
  reg [17:0] \$678 ;
  reg [17:0] \$679 ;
  wire [52:0] \$68 ;
  wire \$69 ;
  wire \$7 ;
  wire [52:0] \$70 ;
  wire \$71 ;
  wire [52:0] \$72 ;
  wire [42:0] \$727 ;
  wire \$729 ;
  wire [42:0] \$73 ;
  wire [42:0] \$732 ;
  wire \$734 ;
  wire [42:0] \$739 ;
  wire [42:0] \$74 ;
  wire \$741 ;
  wire [42:0] \$744 ;
  wire \$746 ;
  reg \$75 ;
  wire \$76 ;
  wire [15:0] \$77 ;
  wire [25:0] \$78 ;
  wire \$79 ;
  reg \$8 ;
  wire [25:0] \$80 ;
  wire \$81 ;
  wire [42:0] \$811 ;
  wire \$813 ;
  wire [42:0] \$816 ;
  wire \$818 ;
  wire \$82 ;
  wire [42:0] \$823 ;
  wire \$825 ;
  wire [42:0] \$828 ;
  wire [25:0] \$83 ;
  wire \$830 ;
  wire [26:0] \$84 ;
  wire [25:0] \$85 ;
  wire [26:0] \$86 ;
  wire \$87 ;
  wire [42:0] \$872 ;
  wire \$874 ;
  wire [42:0] \$877 ;
  wire \$879 ;
  wire [25:0] \$88 ;
  wire [42:0] \$884 ;
  wire \$886 ;
  wire [42:0] \$889 ;
  wire \$89 ;
  wire \$891 ;
  wire \$9 ;
  wire [25:0] \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire [25:0] \$93 ;
  wire [42:0] \$933 ;
  wire \$935 ;
  wire [42:0] \$938 ;
  wire [26:0] \$94 ;
  wire \$940 ;
  wire [42:0] \$945 ;
  wire \$947 ;
  wire [25:0] \$95 ;
  wire [42:0] \$950 ;
  wire \$952 ;
  wire [26:0] \$96 ;
  wire [25:0] \$97 ;
  wire \$98 ;
  wire [25:0] \$99 ;
  wire [42:0] \$994 ;
  wire \$996 ;
  wire [42:0] \$999 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:57" *)
  reg [17:0] div_x = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:58" *)
  reg [17:0] div_y = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:59" *)
  reg [17:0] div_z = 18'h00000;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  reg [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  input [207:0] \i__payload$19 ;
  wire [207:0] \i__payload$19 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [103:0] \i__payload$19.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [103:0] \i__payload$19.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [-1:0] \i__payload$19.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$18 ;
  wire \i__valid$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:45" *)
  reg [25:0] inv_w = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:51" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:52" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:53" *)
  wire [51:0] mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  output [184:0] o__payload;
  reg [184:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  wire [25:0] \o__payload$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [103:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [53:0] \o__payload.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:36" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input \o__ready$23 ;
  wire \o__ready$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:30" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:48" *)
  reg [207:0] vtx_buf = 208'h0000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:48" *)
  wire [103:0] \vtx_buf.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:48" *)
  wire [103:0] \vtx_buf.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:48" *)
  wire [-1:0] \vtx_buf.texcoords ;
  wire [42:0] _0_ = $signed(\$249 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$999  = (\$249 [42] == 1'h0) || _0_ == 0 ? $signed(_0_) : $signed(18'h186a0) + $signed(_0_);
  assign \$251  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$250 [16:0];
  assign \$252  = $signed(vtx_buf[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _1_, _2_, _3_;
  assign _1_ = $signed(\$252 );
  assign _2_ = $signed(15'h2000);
  assign _3_ = (\$252 [42] == 1'h0) || \$252  == 0 ? _1_ : $signed(_1_ - (1'h0 ? _2_ + 1 : _2_ - 1));
  assign \$1006  = $signed(_3_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_2_);
  wire [42:0] _4_ = $signed(\$253 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1011  = (\$253 [42] == 1'h0) || _4_ == 0 ? $signed(_4_) : $signed(18'h186a0) + $signed(_4_);
  assign \$255  = \$247  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$251  : { 1'h0, \$254 [16:0] };
  assign \$256  = $signed(vtx_buf[129:104]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$257  = \$256  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$259  = $signed(\$258 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$261  = $signed(\$260 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$262  = \$259  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$261 ;
  assign \$264  = $signed(\$263 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$266  = \$262  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$264  : { \$265 [25], \$265  };
  assign \$267  = $signed(\$266 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$269  = $signed(\$268 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$271  = $signed(\$270 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$272  = \$269  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$271 ;
  assign \$274  = $signed(\$273 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$276  = \$272  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$274  : { \$275 [25], \$275  };
  assign \$278  = $signed(\$277 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$280  = $signed(\$279 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$281  = \$278  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$280 ;
  assign \$283  = $signed(\$282 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$285  = \$281  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$283  : { \$284 [25], \$284  };
  assign \$286  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$285 );
  assign \$287  = \$267  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$276 [26], \$276  } : \$286 ;
  assign \$289  = $signed(\$288 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$291  = $signed(\$290 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$292  = \$289  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$291 ;
  assign \$293  = $signed(vtx_buf[129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _5_, _6_, _7_;
  assign _5_ = $signed(\$293 );
  assign _6_ = $signed(15'h2000);
  assign _7_ = (\$293 [42] == 1'h0) || \$293  == 0 ? _5_ : $signed(_5_ - (1'h0 ? _6_ + 1 : _6_ - 1));
  assign \$1055  = $signed(_7_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_6_);
  wire [42:0] _8_ = $signed(\$294 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1060  = (\$294 [42] == 1'h0) || _8_ == 0 ? $signed(_8_) : $signed(18'h186a0) + $signed(_8_);
  assign \$296  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$295 [16:0];
  assign \$297  = $signed(vtx_buf[129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _9_, _10_, _11_;
  assign _9_ = $signed(\$297 );
  assign _10_ = $signed(15'h2000);
  assign _11_ = (\$297 [42] == 1'h0) || \$297  == 0 ? _9_ : $signed(_9_ - (1'h0 ? _10_ + 1 : _10_ - 1));
  assign \$1067  = $signed(_11_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_10_);
  wire [42:0] _12_ = $signed(\$298 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1072  = (\$298 [42] == 1'h0) || _12_ == 0 ? $signed(_12_) : $signed(18'h186a0) + $signed(_12_);
  assign \$300  = \$292  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$296  : { 1'h0, \$299 [16:0] };
  assign \$301  = $signed(vtx_buf[155:130]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$302  = \$301  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$304  = $signed(\$303 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$306  = $signed(\$305 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$307  = \$304  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$306 ;
  assign \$309  = $signed(\$308 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$311  = \$307  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$309  : { \$310 [25], \$310  };
  assign \$312  = $signed(\$311 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$314  = $signed(\$313 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$316  = $signed(\$315 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$317  = \$314  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$316 ;
  assign \$319  = $signed(\$318 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$321  = \$317  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$319  : { \$320 [25], \$320  };
  assign \$323  = $signed(\$322 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$325  = $signed(\$324 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$326  = \$323  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$325 ;
  assign \$328  = $signed(\$327 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$330  = \$326  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$328  : { \$329 [25], \$329  };
  assign \$331  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$330 );
  assign \$332  = \$312  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$321 [26], \$321  } : \$331 ;
  assign \$334  = $signed(\$333 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$336  = $signed(\$335 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$337  = \$334  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$336 ;
  assign \$338  = $signed(vtx_buf[155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _13_, _14_, _15_;
  assign _13_ = $signed(\$338 );
  assign _14_ = $signed(15'h2000);
  assign _15_ = (\$338 [42] == 1'h0) || \$338  == 0 ? _13_ : $signed(_13_ - (1'h0 ? _14_ + 1 : _14_ - 1));
  assign \$1116  = $signed(_15_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_14_);
  wire [42:0] _16_ = $signed(\$339 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1121  = (\$339 [42] == 1'h0) || _16_ == 0 ? $signed(_16_) : $signed(18'h186a0) + $signed(_16_);
  assign \$341  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$340 [16:0];
  assign \$342  = $signed(vtx_buf[155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _17_, _18_, _19_;
  assign _17_ = $signed(\$342 );
  assign _18_ = $signed(15'h2000);
  assign _19_ = (\$342 [42] == 1'h0) || \$342  == 0 ? _17_ : $signed(_17_ - (1'h0 ? _18_ + 1 : _18_ - 1));
  assign \$1128  = $signed(_19_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_18_);
  wire [42:0] _20_ = $signed(\$343 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1133  = (\$343 [42] == 1'h0) || _20_ == 0 ? $signed(_20_) : $signed(18'h186a0) + $signed(_20_);
  assign \$345  = \$337  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$341  : { 1'h0, \$344 [16:0] };
  assign \$346  = $signed(vtx_buf[181:156]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$347  = \$346  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$349  = $signed(\$348 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$351  = $signed(\$350 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$352  = \$349  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$351 ;
  assign \$354  = $signed(\$353 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$356  = \$352  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$354  : { \$355 [25], \$355  };
  assign \$357  = $signed(\$356 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$359  = $signed(\$358 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$361  = $signed(\$360 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$362  = \$359  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$361 ;
  assign \$364  = $signed(\$363 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$366  = \$362  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$364  : { \$365 [25], \$365  };
  assign \$368  = $signed(\$367 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$370  = $signed(\$369 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$371  = \$368  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$370 ;
  assign \$373  = $signed(\$372 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$375  = \$371  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$373  : { \$374 [25], \$374  };
  assign \$376  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$375 );
  assign \$377  = \$357  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$366 [26], \$366  } : \$376 ;
  assign \$379  = $signed(\$378 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$381  = $signed(\$380 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$382  = \$379  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$381 ;
  assign \$383  = $signed(vtx_buf[181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _21_, _22_, _23_;
  assign _21_ = $signed(\$383 );
  assign _22_ = $signed(15'h2000);
  assign _23_ = (\$383 [42] == 1'h0) || \$383  == 0 ? _21_ : $signed(_21_ - (1'h0 ? _22_ + 1 : _22_ - 1));
  assign \$1177  = $signed(_23_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_22_);
  wire [42:0] _24_ = $signed(\$384 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1182  = (\$384 [42] == 1'h0) || _24_ == 0 ? $signed(_24_) : $signed(18'h186a0) + $signed(_24_);
  assign \$386  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$385 [16:0];
  assign \$387  = $signed(vtx_buf[181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _25_, _26_, _27_;
  assign _25_ = $signed(\$387 );
  assign _26_ = $signed(15'h2000);
  assign _27_ = (\$387 [42] == 1'h0) || \$387  == 0 ? _25_ : $signed(_25_ - (1'h0 ? _26_ + 1 : _26_ - 1));
  assign \$1189  = $signed(_27_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_26_);
  wire [42:0] _28_ = $signed(\$388 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1194  = (\$388 [42] == 1'h0) || _28_ == 0 ? $signed(_28_) : $signed(18'h186a0) + $signed(_28_);
  assign \$390  = \$382  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$386  : { 1'h0, \$389 [16:0] };
  assign \$391  = $signed(vtx_buf[207:182]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$392  = \$391  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$394  = $signed(\$393 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$396  = $signed(\$395 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$397  = \$394  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$396 ;
  assign \$399  = $signed(\$398 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$401  = \$397  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$399  : { \$400 [25], \$400  };
  assign \$402  = $signed(\$401 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$404  = $signed(\$403 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$406  = $signed(\$405 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$407  = \$404  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$406 ;
  assign \$409  = $signed(\$408 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$411  = \$407  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$409  : { \$410 [25], \$410  };
  assign \$413  = $signed(\$412 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$415  = $signed(\$414 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$416  = \$413  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$415 ;
  assign \$418  = $signed(\$417 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$420  = \$416  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$418  : { \$419 [25], \$419  };
  assign \$421  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$420 );
  assign \$422  = \$402  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$411 [26], \$411  } : \$421 ;
  assign \$424  = $signed(\$423 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$426  = $signed(\$425 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$427  = \$424  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$426 ;
  assign \$428  = $signed(vtx_buf[207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _29_, _30_, _31_;
  assign _29_ = $signed(\$428 );
  assign _30_ = $signed(15'h2000);
  assign _31_ = (\$428 [42] == 1'h0) || \$428  == 0 ? _29_ : $signed(_29_ - (1'h0 ? _30_ + 1 : _30_ - 1));
  assign \$1238  = $signed(_31_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_30_);
  wire [42:0] _32_ = $signed(\$429 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1243  = (\$429 [42] == 1'h0) || _32_ == 0 ? $signed(_32_) : $signed(18'h186a0) + $signed(_32_);
  assign \$431  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$430 [16:0];
  assign \$432  = $signed(vtx_buf[207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _33_, _34_, _35_;
  assign _33_ = $signed(\$432 );
  assign _34_ = $signed(15'h2000);
  assign _35_ = (\$432 [42] == 1'h0) || \$432  == 0 ? _33_ : $signed(_33_ - (1'h0 ? _34_ + 1 : _34_ - 1));
  assign \$1250  = $signed(_35_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_34_);
  wire [42:0] _36_ = $signed(\$433 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1255  = (\$433 [42] == 1'h0) || _36_ == 0 ? $signed(_36_) : $signed(18'h186a0) + $signed(_36_);
  assign \$435  = \$427  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$431  : { 1'h0, \$434 [16:0] };
  assign \$438  = o__payload[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1265  = \$438  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$1270  = \$439  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$442  = o__payload[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1277  = \$442  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$1282  = \$443  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$446  = o__payload[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1289  = \$446  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$1294  = \$447  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$449  = $signed(o__payload[79:54]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$450  = \$449  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$452  = $signed(\$451 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$454  = $signed(\$453 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$455  = \$452  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$454 ;
  assign \$457  = $signed(\$456 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$459  = \$455  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$457  : { \$458 [25], \$458  };
  assign \$460  = $signed(\$459 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$462  = $signed(\$461 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$464  = $signed(\$463 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$465  = \$462  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$464 ;
  assign \$467  = $signed(\$466 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$469  = \$465  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$467  : { \$468 [25], \$468  };
  assign \$471  = $signed(\$470 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$473  = $signed(\$472 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$474  = \$471  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$473 ;
  assign \$476  = $signed(\$475 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$478  = \$474  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$476  : { \$477 [25], \$477  };
  assign \$479  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$478 );
  assign \$480  = \$460  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$469 [26], \$469  } : \$479 ;
  assign \$482  = $signed(\$481 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$484  = $signed(\$483 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$485  = \$482  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$484 ;
  assign \$486  = $signed(o__payload[79:54]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _37_, _38_, _39_;
  assign _37_ = $signed(\$486 );
  assign _38_ = $signed(15'h2000);
  assign _39_ = (\$486 [42] == 1'h0) || \$486  == 0 ? _37_ : $signed(_37_ - (1'h0 ? _38_ + 1 : _38_ - 1));
  assign \$1337  = $signed(_39_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_38_);
  wire [42:0] _40_ = $signed(\$487 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1342  = (\$487 [42] == 1'h0) || _40_ == 0 ? $signed(_40_) : $signed(18'h186a0) + $signed(_40_);
  assign \$489  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$488 [16:0];
  assign \$490  = $signed(o__payload[79:54]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _41_, _42_, _43_;
  assign _41_ = $signed(\$490 );
  assign _42_ = $signed(15'h2000);
  assign _43_ = (\$490 [42] == 1'h0) || \$490  == 0 ? _41_ : $signed(_41_ - (1'h0 ? _42_ + 1 : _42_ - 1));
  assign \$1349  = $signed(_43_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_42_);
  wire [42:0] _44_ = $signed(\$491 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1354  = (\$491 [42] == 1'h0) || _44_ == 0 ? $signed(_44_) : $signed(18'h186a0) + $signed(_44_);
  assign \$493  = \$485  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$489  : { 1'h0, \$492 [16:0] };
  assign \$494  = $signed(o__payload[105:80]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$495  = \$494  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$497  = $signed(\$496 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$499  = $signed(\$498 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$500  = \$497  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$499 ;
  assign \$502  = $signed(\$501 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$504  = \$500  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$502  : { \$503 [25], \$503  };
  assign \$505  = $signed(\$504 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$507  = $signed(\$506 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$509  = $signed(\$508 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$510  = \$507  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$509 ;
  assign \$512  = $signed(\$511 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$514  = \$510  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$512  : { \$513 [25], \$513  };
  assign \$516  = $signed(\$515 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$518  = $signed(\$517 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$519  = \$516  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$518 ;
  assign \$521  = $signed(\$520 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$523  = \$519  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$521  : { \$522 [25], \$522  };
  assign \$524  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$523 );
  assign \$525  = \$505  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$514 [26], \$514  } : \$524 ;
  assign \$527  = $signed(\$526 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$529  = $signed(\$528 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$530  = \$527  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$529 ;
  assign \$531  = $signed(o__payload[105:80]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _45_, _46_, _47_;
  assign _45_ = $signed(\$531 );
  assign _46_ = $signed(15'h2000);
  assign _47_ = (\$531 [42] == 1'h0) || \$531  == 0 ? _45_ : $signed(_45_ - (1'h0 ? _46_ + 1 : _46_ - 1));
  assign \$1398  = $signed(_47_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_46_);
  wire [42:0] _48_ = $signed(\$532 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1403  = (\$532 [42] == 1'h0) || _48_ == 0 ? $signed(_48_) : $signed(18'h186a0) + $signed(_48_);
  assign \$534  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$533 [16:0];
  assign \$535  = $signed(o__payload[105:80]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _49_, _50_, _51_;
  assign _49_ = $signed(\$535 );
  assign _50_ = $signed(15'h2000);
  assign _51_ = (\$535 [42] == 1'h0) || \$535  == 0 ? _49_ : $signed(_49_ - (1'h0 ? _50_ + 1 : _50_ - 1));
  assign \$1410  = $signed(_51_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_50_);
  wire [42:0] _52_ = $signed(\$536 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1415  = (\$536 [42] == 1'h0) || _52_ == 0 ? $signed(_52_) : $signed(18'h186a0) + $signed(_52_);
  assign \$538  = \$530  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$534  : { 1'h0, \$537 [16:0] };
  assign \$539  = $signed(o__payload[131:106]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$540  = \$539  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$542  = $signed(\$541 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$544  = $signed(\$543 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$545  = \$542  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$544 ;
  assign \$547  = $signed(\$546 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$549  = \$545  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$547  : { \$548 [25], \$548  };
  assign \$550  = $signed(\$549 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$552  = $signed(\$551 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$554  = $signed(\$553 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$555  = \$552  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$554 ;
  assign \$557  = $signed(\$556 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$559  = \$555  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$557  : { \$558 [25], \$558  };
  assign \$561  = $signed(\$560 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$563  = $signed(\$562 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$564  = \$561  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$563 ;
  assign \$566  = $signed(\$565 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$568  = \$564  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$566  : { \$567 [25], \$567  };
  assign \$569  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$568 );
  assign \$570  = \$550  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$559 [26], \$559  } : \$569 ;
  assign \$572  = $signed(\$571 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$574  = $signed(\$573 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$575  = \$572  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$574 ;
  assign \$576  = $signed(o__payload[131:106]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _53_, _54_, _55_;
  assign _53_ = $signed(\$576 );
  assign _54_ = $signed(15'h2000);
  assign _55_ = (\$576 [42] == 1'h0) || \$576  == 0 ? _53_ : $signed(_53_ - (1'h0 ? _54_ + 1 : _54_ - 1));
  assign \$1459  = $signed(_55_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_54_);
  wire [42:0] _56_ = $signed(\$577 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1464  = (\$577 [42] == 1'h0) || _56_ == 0 ? $signed(_56_) : $signed(18'h186a0) + $signed(_56_);
  assign \$579  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$578 [16:0];
  assign \$580  = $signed(o__payload[131:106]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _57_, _58_, _59_;
  assign _57_ = $signed(\$580 );
  assign _58_ = $signed(15'h2000);
  assign _59_ = (\$580 [42] == 1'h0) || \$580  == 0 ? _57_ : $signed(_57_ - (1'h0 ? _58_ + 1 : _58_ - 1));
  assign \$1471  = $signed(_59_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_58_);
  wire [42:0] _60_ = $signed(\$581 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1476  = (\$581 [42] == 1'h0) || _60_ == 0 ? $signed(_60_) : $signed(18'h186a0) + $signed(_60_);
  assign \$583  = \$575  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$579  : { 1'h0, \$582 [16:0] };
  assign \$584  = $signed(o__payload[157:132]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$585  = \$584  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$587  = $signed(\$586 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$589  = $signed(\$588 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$590  = \$587  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$589 ;
  assign \$592  = $signed(\$591 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$594  = \$590  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$592  : { \$593 [25], \$593  };
  assign \$595  = $signed(\$594 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$597  = $signed(\$596 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$599  = $signed(\$598 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$600  = \$597  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$599 ;
  assign \$602  = $signed(\$601 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$604  = \$600  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$602  : { \$603 [25], \$603  };
  assign \$606  = $signed(\$605 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$608  = $signed(\$607 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$609  = \$606  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$608 ;
  assign \$611  = $signed(\$610 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$613  = \$609  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$611  : { \$612 [25], \$612  };
  assign \$614  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$613 );
  assign \$615  = \$595  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$604 [26], \$604  } : \$614 ;
  assign \$617  = $signed(\$616 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$619  = $signed(\$618 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$620  = \$617  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$619 ;
  assign \$621  = $signed(o__payload[157:132]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _61_, _62_, _63_;
  assign _61_ = $signed(\$621 );
  assign _62_ = $signed(15'h2000);
  assign _63_ = (\$621 [42] == 1'h0) || \$621  == 0 ? _61_ : $signed(_61_ - (1'h0 ? _62_ + 1 : _62_ - 1));
  assign \$1520  = $signed(_63_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_62_);
  wire [42:0] _64_ = $signed(\$622 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1525  = (\$622 [42] == 1'h0) || _64_ == 0 ? $signed(_64_) : $signed(18'h186a0) + $signed(_64_);
  assign \$624  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$623 [16:0];
  assign \$625  = $signed(o__payload[157:132]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _65_, _66_, _67_;
  assign _65_ = $signed(\$625 );
  assign _66_ = $signed(15'h2000);
  assign _67_ = (\$625 [42] == 1'h0) || \$625  == 0 ? _65_ : $signed(_65_ - (1'h0 ? _66_ + 1 : _66_ - 1));
  assign \$1532  = $signed(_67_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_66_);
  wire [42:0] _68_ = $signed(\$626 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1537  = (\$626 [42] == 1'h0) || _68_ == 0 ? $signed(_68_) : $signed(18'h186a0) + $signed(_68_);
  assign \$628  = \$620  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$624  : { 1'h0, \$627 [16:0] };
  assign \$629  = $signed(o__payload[183:158]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$630  = \$629  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$632  = $signed(\$631 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$634  = $signed(\$633 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$635  = \$632  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$634 ;
  assign \$637  = $signed(\$636 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$639  = \$635  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$637  : { \$638 [25], \$638  };
  assign \$640  = $signed(\$639 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$642  = $signed(\$641 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$644  = $signed(\$643 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$645  = \$642  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$644 ;
  assign \$647  = $signed(\$646 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$649  = \$645  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$647  : { \$648 [25], \$648  };
  assign \$651  = $signed(\$650 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$653  = $signed(\$652 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$654  = \$651  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$653 ;
  assign \$656  = $signed(\$655 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$658  = \$654  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$656  : { \$657 [25], \$657  };
  assign \$659  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$658 );
  assign \$660  = \$640  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$649 [26], \$649  } : \$659 ;
  assign \$662  = $signed(\$661 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$664  = $signed(\$663 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$665  = \$662  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$664 ;
  assign \$666  = $signed(o__payload[183:158]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _69_, _70_, _71_;
  assign _69_ = $signed(\$666 );
  assign _70_ = $signed(15'h2000);
  assign _71_ = (\$666 [42] == 1'h0) || \$666  == 0 ? _69_ : $signed(_69_ - (1'h0 ? _70_ + 1 : _70_ - 1));
  assign \$1581  = $signed(_71_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_70_);
  wire [42:0] _72_ = $signed(\$667 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1586  = (\$667 [42] == 1'h0) || _72_ == 0 ? $signed(_72_) : $signed(18'h186a0) + $signed(_72_);
  assign \$669  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$668 [16:0];
  assign \$670  = $signed(o__payload[183:158]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _73_, _74_, _75_;
  assign _73_ = $signed(\$670 );
  assign _74_ = $signed(15'h2000);
  assign _75_ = (\$670 [42] == 1'h0) || \$670  == 0 ? _73_ : $signed(_73_ - (1'h0 ? _74_ + 1 : _74_ - 1));
  assign \$1593  = $signed(_75_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_74_);
  wire [42:0] _76_ = $signed(\$671 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1598  = (\$671 [42] == 1'h0) || _76_ == 0 ? $signed(_76_) : $signed(18'h186a0) + $signed(_76_);
  assign \$673  = \$665  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$669  : { 1'h0, \$672 [16:0] };
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:48" *)
  always @(posedge clk)
    vtx_buf <= \$674 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$675 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:45" *)
  always @(posedge clk)
    inv_w <= \$676 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:57" *)
  always @(posedge clk)
    div_x <= \$677 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:58" *)
  always @(posedge clk)
    div_y <= \$678 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:59" *)
  always @(posedge clk)
    div_z <= \$679 ;
  assign mul_p = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign \$1  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$2  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$3  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$9  = $signed(vtx_buf[103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$10  = \$9  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$12  = $signed(\$11 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$14  = $signed(\$13 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$15  = \$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$14 ;
  assign \$17  = $signed(\$16 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$19  = \$15  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$17  : { \$18 [25], \$18  };
  assign \$20  = $signed(\$19 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$22  = $signed(\$21 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$24  = $signed(\$23 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$24 ;
  assign \$27  = $signed(\$26 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$29  = \$25  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$27  : { \$28 [25], \$28  };
  assign \$31  = $signed(\$30 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$33  = $signed(\$32 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$34  = \$31  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$33 ;
  assign \$36  = $signed(\$35 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$38  = \$34  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$36  : { \$37 [25], \$37  };
  assign \$39  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$38 );
  assign \$40  = \$20  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$29 [26], \$29  } : \$39 ;
  assign \$42  = $signed(\$41 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$44  = $signed(\$43 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$45  = \$42  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$44 ;
  assign \$46  = $signed(vtx_buf[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _77_, _78_, _79_;
  assign _77_ = $signed(\$46 );
  assign _78_ = $signed(15'h2000);
  assign _79_ = (\$46 [42] == 1'h0) || \$46  == 0 ? _77_ : $signed(_77_ - (1'h0 ? _78_ + 1 : _78_ - 1));
  assign \$727  = $signed(_79_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_78_);
  wire [42:0] _80_ = $signed(\$47 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$732  = (\$47 [42] == 1'h0) || _80_ == 0 ? $signed(_80_) : $signed(18'h186a0) + $signed(_80_);
  assign \$49  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$48 [16:0];
  assign \$50  = $signed(vtx_buf[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _81_, _82_, _83_;
  assign _81_ = $signed(\$50 );
  assign _82_ = $signed(15'h2000);
  assign _83_ = (\$50 [42] == 1'h0) || \$50  == 0 ? _81_ : $signed(_81_ - (1'h0 ? _82_ + 1 : _82_ - 1));
  assign \$739  = $signed(_83_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_82_);
  wire [42:0] _84_ = $signed(\$51 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$744  = (\$51 [42] == 1'h0) || _84_ == 0 ? $signed(_84_) : $signed(18'h186a0) + $signed(_84_);
  assign \$53  = \$45  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$49  : { 1'h0, \$52 [16:0] };
  assign \$54  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$55  = $signed(\$54 [52:10]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(19'h3ffff);
  assign \$56  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$57  = $signed(\$56 [52:10]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$58  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$59  = \$57  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 43'h00000000000 : \$58 [52:10];
  assign \$60  = \$55  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 43'h0000003ffff : \$59 ;
  assign \$61  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$62  = $signed(\$61 [52:10]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(19'h3ffff);
  assign \$63  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$64  = $signed(\$63 [52:10]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$65  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$66  = \$64  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 43'h00000000000 : \$65 [52:10];
  assign \$67  = \$62  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 43'h0000003ffff : \$66 ;
  assign \$68  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$69  = $signed(\$68 [52:10]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(19'h3ffff);
  assign \$70  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$71  = $signed(\$70 [52:10]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$72  = $signed(mul_p) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$73  = \$71  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 43'h00000000000 : \$72 [52:10];
  assign \$74  = \$69  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 43'h0000003ffff : \$73 ;
  assign \$76  = $signed(vtx_buf[25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$77  = \$76  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$79  = $signed(\$78 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$81  = $signed(\$80 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$82  = \$79  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$81 ;
  assign \$84  = $signed(\$83 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$86  = \$82  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$84  : { \$85 [25], \$85  };
  assign \$87  = $signed(\$86 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$89  = $signed(\$88 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$91  = $signed(\$90 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$92  = \$89  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$91 ;
  assign \$94  = $signed(\$93 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$96  = \$92  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$94  : { \$95 [25], \$95  };
  assign \$98  = $signed(\$97 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$100  = $signed(\$99 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$101  = \$98  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$100 ;
  assign \$103  = $signed(\$102 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$105  = \$101  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$103  : { \$104 [25], \$104  };
  assign \$106  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$105 );
  assign \$107  = \$87  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$96 [26], \$96  } : \$106 ;
  assign \$109  = $signed(\$108 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$111  = $signed(\$110 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$112  = \$109  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$111 ;
  assign \$113  = $signed(vtx_buf[25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _85_, _86_, _87_;
  assign _85_ = $signed(\$113 );
  assign _86_ = $signed(15'h2000);
  assign _87_ = (\$113 [42] == 1'h0) || \$113  == 0 ? _85_ : $signed(_85_ - (1'h0 ? _86_ + 1 : _86_ - 1));
  assign \$811  = $signed(_87_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_86_);
  wire [42:0] _88_ = $signed(\$114 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$816  = (\$114 [42] == 1'h0) || _88_ == 0 ? $signed(_88_) : $signed(18'h186a0) + $signed(_88_);
  assign \$116  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$115 [16:0];
  assign \$117  = $signed(vtx_buf[25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _89_, _90_, _91_;
  assign _89_ = $signed(\$117 );
  assign _90_ = $signed(15'h2000);
  assign _91_ = (\$117 [42] == 1'h0) || \$117  == 0 ? _89_ : $signed(_89_ - (1'h0 ? _90_ + 1 : _90_ - 1));
  assign \$823  = $signed(_91_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_90_);
  wire [42:0] _92_ = $signed(\$118 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$828  = (\$118 [42] == 1'h0) || _92_ == 0 ? $signed(_92_) : $signed(18'h186a0) + $signed(_92_);
  assign \$120  = \$112  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$116  : { 1'h0, \$119 [16:0] };
  assign \$121  = $signed(vtx_buf[51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$122  = \$121  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$124  = $signed(\$123 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$126  = $signed(\$125 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$127  = \$124  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$126 ;
  assign \$129  = $signed(\$128 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$131  = \$127  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$129  : { \$130 [25], \$130  };
  assign \$132  = $signed(\$131 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$134  = $signed(\$133 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$136  = $signed(\$135 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$137  = \$134  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$136 ;
  assign \$139  = $signed(\$138 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$141  = \$137  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$139  : { \$140 [25], \$140  };
  assign \$143  = $signed(\$142 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$145  = $signed(\$144 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$146  = \$143  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$145 ;
  assign \$148  = $signed(\$147 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$150  = \$146  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$148  : { \$149 [25], \$149  };
  assign \$151  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$150 );
  assign \$152  = \$132  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$141 [26], \$141  } : \$151 ;
  assign \$154  = $signed(\$153 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$156  = $signed(\$155 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$157  = \$154  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$156 ;
  assign \$158  = $signed(vtx_buf[51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _93_, _94_, _95_;
  assign _93_ = $signed(\$158 );
  assign _94_ = $signed(15'h2000);
  assign _95_ = (\$158 [42] == 1'h0) || \$158  == 0 ? _93_ : $signed(_93_ - (1'h0 ? _94_ + 1 : _94_ - 1));
  assign \$872  = $signed(_95_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_94_);
  wire [42:0] _96_ = $signed(\$159 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$877  = (\$159 [42] == 1'h0) || _96_ == 0 ? $signed(_96_) : $signed(18'h186a0) + $signed(_96_);
  assign \$161  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$160 [16:0];
  assign \$162  = $signed(vtx_buf[51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _97_, _98_, _99_;
  assign _97_ = $signed(\$162 );
  assign _98_ = $signed(15'h2000);
  assign _99_ = (\$162 [42] == 1'h0) || \$162  == 0 ? _97_ : $signed(_97_ - (1'h0 ? _98_ + 1 : _98_ - 1));
  assign \$884  = $signed(_99_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_98_);
  wire [42:0] _100_ = $signed(\$163 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$889  = (\$163 [42] == 1'h0) || _100_ == 0 ? $signed(_100_) : $signed(18'h186a0) + $signed(_100_);
  assign \$165  = \$157  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$161  : { 1'h0, \$164 [16:0] };
  assign \$166  = $signed(vtx_buf[77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$167  = \$166  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$169  = $signed(\$168 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$171  = $signed(\$170 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$172  = \$169  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$171 ;
  assign \$174  = $signed(\$173 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$176  = \$172  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$174  : { \$175 [25], \$175  };
  assign \$177  = $signed(\$176 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$179  = $signed(\$178 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$181  = $signed(\$180 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$182  = \$179  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$181 ;
  assign \$184  = $signed(\$183 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$186  = \$182  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$184  : { \$185 [25], \$185  };
  assign \$188  = $signed(\$187 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$190  = $signed(\$189 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$191  = \$188  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$190 ;
  assign \$193  = $signed(\$192 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$195  = \$191  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$193  : { \$194 [25], \$194  };
  assign \$196  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$195 );
  assign \$197  = \$177  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$186 [26], \$186  } : \$196 ;
  assign \$199  = $signed(\$198 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$201  = $signed(\$200 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$202  = \$199  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$201 ;
  assign \$203  = $signed(vtx_buf[77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _101_, _102_, _103_;
  assign _101_ = $signed(\$203 );
  assign _102_ = $signed(15'h2000);
  assign _103_ = (\$203 [42] == 1'h0) || \$203  == 0 ? _101_ : $signed(_101_ - (1'h0 ? _102_ + 1 : _102_ - 1));
  assign \$933  = $signed(_103_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_102_);
  wire [42:0] _104_ = $signed(\$204 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$938  = (\$204 [42] == 1'h0) || _104_ == 0 ? $signed(_104_) : $signed(18'h186a0) + $signed(_104_);
  assign \$206  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$205 [16:0];
  assign \$207  = $signed(vtx_buf[77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _105_, _106_, _107_;
  assign _105_ = $signed(\$207 );
  assign _106_ = $signed(15'h2000);
  assign _107_ = (\$207 [42] == 1'h0) || \$207  == 0 ? _105_ : $signed(_105_ - (1'h0 ? _106_ + 1 : _106_ - 1));
  assign \$945  = $signed(_107_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_106_);
  wire [42:0] _108_ = $signed(\$208 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$950  = (\$208 [42] == 1'h0) || _108_ == 0 ? $signed(_108_) : $signed(18'h186a0) + $signed(_108_);
  assign \$210  = \$202  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$206  : { 1'h0, \$209 [16:0] };
  assign \$211  = $signed(vtx_buf[103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$212  = \$211  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$214  = $signed(\$213 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$216  = $signed(\$215 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$217  = \$214  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$216 ;
  assign \$219  = $signed(\$218 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$221  = \$217  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$219  : { \$220 [25], \$220  };
  assign \$222  = $signed(\$221 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$224  = $signed(\$223 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$226  = $signed(\$225 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$227  = \$224  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$226 ;
  assign \$229  = $signed(\$228 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$231  = \$227  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$229  : { \$230 [25], \$230  };
  assign \$233  = $signed(\$232 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$235  = $signed(\$234 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$236  = \$233  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$235 ;
  assign \$238  = $signed(\$237 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$240  = \$236  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$238  : { \$239 [25], \$239  };
  assign \$241  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$240 );
  assign \$242  = \$222  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$231 [26], \$231  } : \$241 ;
  assign \$244  = $signed(\$243 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$246  = $signed(\$245 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$247  = \$244  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$246 ;
  assign \$248  = $signed(vtx_buf[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _109_, _110_, _111_;
  assign _109_ = $signed(\$248 );
  assign _110_ = $signed(15'h2000);
  assign _111_ = (\$248 [42] == 1'h0) || \$248  == 0 ? _109_ : $signed(_109_ - (1'h0 ? _110_ + 1 : _110_ - 1));
  assign \$994  = $signed(_111_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_110_);
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:61" *)
  \top.pipeline.pipeline.div.inv  inv (
    .clk(clk),
    .i__payload(i__payload),
    .\i__ready$20 (\i__ready$20 ),
    .\i__valid$7 (i__valid),
    .\o__payload$18 (\o__payload$22 ),
    .o__ready(o__ready),
    .o__valid(\o__valid$21 ),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$8 ) begin
      $write("W value:  %-s%0d.%05d\n", $unsigned({ \$10 [7:0], \$10 [15:8] }), $unsigned(\$40 [26:0]), $signed(\$53 ));
    end
    if (\$75 ) begin
      $write("Input vertex:  {position_ndc=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d]}\n", $unsigned({ \$77 [7:0], \$77 [15:8] }), $unsigned(\$107 [26:0]), $signed(\$120 ), $unsigned({ \$122 [7:0], \$122 [15:8] }), $unsigned(\$152 [26:0]), $signed(\$165 ), $unsigned({ \$167 [7:0], \$167 [15:8] }), $unsigned(\$197 [26:0]), $signed(\$210 ), $unsigned({ \$212 [7:0], \$212 [15:8] }), $unsigned(\$242 [26:0]), $signed(\$255 ), $unsigned({ \$257 [7:0], \$257 [15:8] }), $unsigned(\$287 [26:0]), $signed(\$300 ), $unsigned({ \$302 [7:0], \$302 [15:8] }), $unsigned(\$332 [26:0]), $signed(\$345 ), $unsigned({ \$347 [7:0], \$347 [15:8] }), $unsigned(\$377 [26:0]), $signed(\$390 ), $unsigned({ \$392 [7:0], \$392 [15:8] }), $unsigned(\$422 [26:0]), $signed(\$435 ));
    end
    if (\$436 ) begin
      $write("Output vertex:  {position_ndc=[%0d.%07d, %0d.%07d, %0d.%07d], inv_w=%-s%0d.%05d, texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], front_facing=%0d}\n", $unsigned(\$437 ), $unsigned(\$440 [23:0]), $unsigned(\$441 ), $unsigned(\$444 [23:0]), $unsigned(\$445 ), $unsigned(\$448 [23:0]), $unsigned({ \$450 [7:0], \$450 [15:8] }), $unsigned(\$480 [26:0]), $signed(\$493 ), $unsigned({ \$495 [7:0], \$495 [15:8] }), $unsigned(\$525 [26:0]), $signed(\$538 ), $unsigned({ \$540 [7:0], \$540 [15:8] }), $unsigned(\$570 [26:0]), $signed(\$583 ), $unsigned({ \$585 [7:0], \$585 [15:8] }), $unsigned(\$615 [26:0]), $signed(\$628 ), $unsigned({ \$630 [7:0], \$630 [15:8] }), $unsigned(\$660 [26:0]), $signed(\$673 ), $unsigned(o__payload[184]));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$436  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          if (\o__ready$23 ) begin
            \$436  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      3'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    i__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          i__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    i__payload = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          i__payload = vtx_buf[103:78];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    o__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          o__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          mul_a = vtx_buf[25:0];
      3'h4:
          mul_a = vtx_buf[51:26];
      3'h5:
          mul_a = vtx_buf[77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          mul_b = inv_w;
      3'h4:
          mul_b = inv_w;
      3'h5:
          mul_b = inv_w;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    o__payload[183:0] = 184'h0000000000000000000000000000000000000000000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
        begin
          o__payload[17:0] = div_x;
          o__payload[35:18] = div_y;
          o__payload[53:36] = div_z;
          o__payload[79:54] = inv_w;
          o__payload[183:80] = vtx_buf[207:104];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$674  = vtx_buf;
    casez (fsm_state)
      3'h0:
          if (\i__valid$18 ) begin
            \$674  = \i__payload$19 ;
          end
    endcase
    if (rst) begin
      \$674  = 208'h0000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$675  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (\i__valid$18 ) begin
            \$675  = 3'h1;
          end
      3'h1:
          if (\i__ready$20 ) begin
            \$675  = 3'h2;
          end
      3'h2:
          if (\o__valid$21 ) begin
            \$675  = 3'h3;
          end
      3'h3:
          \$675  = 3'h4;
      3'h4:
          \$675  = 3'h5;
      3'h5:
          \$675  = 3'h6;
      3'h6:
          if (\o__ready$23 ) begin
            \$675  = 3'h0;
          end
    endcase
    if (rst) begin
      \$675  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$676  = inv_w;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (\o__valid$21 ) begin
            \$676  = \o__payload$22 ;
          end
    endcase
    if (rst) begin
      \$676  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$677  = div_x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$677  = \$60 [17:0];
    endcase
    if (rst) begin
      \$677  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$678  = div_y;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$678  = \$67 [17:0];
    endcase
    if (rst) begin
      \$678  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$679  = div_z;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          \$679  = \$74 [17:0];
    endcase
    if (rst) begin
      \$679  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$8  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          \$8  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$58 ) begin end
    \$75  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          if (\o__ready$23 ) begin
            \$75  = 1'h1;
          end
    endcase
  end
  assign \vtx_buf.position_ndc  = vtx_buf[103:0];
  assign \vtx_buf.color  = vtx_buf[207:104];
  assign \o__payload.position_ndc  = o__payload[53:0];
  assign \o__payload.color  = o__payload[183:80];
  assign \o__payload.front_facing  = o__payload[184];
  assign \i__payload$19.position_ndc  = \i__payload$19 [103:0];
  assign \i__payload$19.color  = \i__payload$19 [207:104];
  always @*
    o__payload[184] = 1'h0;
  assign \$11  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$13 [25:13] = 13'h0000;
  assign \$13 [12:0] = vtx_buf[90:78];
  assign \$16  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$18  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$21  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$23 [25:13] = 13'h0000;
  assign \$23 [12:0] = vtx_buf[90:78];
  assign \$26  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$28  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$30  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$32 [25:13] = 13'h0000;
  assign \$32 [12:0] = vtx_buf[90:78];
  assign \$35  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$37  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$41  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$43 [25:13] = 13'h0000;
  assign \$43 [12:0] = vtx_buf[90:78];
  assign \$729  = 1'h1;
  assign \$47  = \$727 ;
  assign \$734  = 1'h1;
  assign \$48  = \$732 ;
  assign \$741  = 1'h1;
  assign \$51  = \$739 ;
  assign \$746  = 1'h1;
  assign \$52  = \$744 ;
  assign \$78  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$80 [25:13] = 13'h0000;
  assign \$80 [12:0] = vtx_buf[12:0];
  assign \$83  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$85  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$88  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$90 [25:13] = 13'h0000;
  assign \$90 [12:0] = vtx_buf[12:0];
  assign \$93  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$95  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$97  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$99 [25:13] = 13'h0000;
  assign \$99 [12:0] = vtx_buf[12:0];
  assign \$102  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$104  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$108  = { vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25], vtx_buf[25:13] };
  assign \$110 [25:13] = 13'h0000;
  assign \$110 [12:0] = vtx_buf[12:0];
  assign \$813  = 1'h1;
  assign \$114  = \$811 ;
  assign \$818  = 1'h1;
  assign \$115  = \$816 ;
  assign \$825  = 1'h1;
  assign \$118  = \$823 ;
  assign \$830  = 1'h1;
  assign \$119  = \$828 ;
  assign \$123  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$125 [25:13] = 13'h0000;
  assign \$125 [12:0] = vtx_buf[38:26];
  assign \$128  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$130  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$133  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$135 [25:13] = 13'h0000;
  assign \$135 [12:0] = vtx_buf[38:26];
  assign \$138  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$140  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$142  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$144 [25:13] = 13'h0000;
  assign \$144 [12:0] = vtx_buf[38:26];
  assign \$147  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$149  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$153  = { vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51], vtx_buf[51:39] };
  assign \$155 [25:13] = 13'h0000;
  assign \$155 [12:0] = vtx_buf[38:26];
  assign \$874  = 1'h1;
  assign \$159  = \$872 ;
  assign \$879  = 1'h1;
  assign \$160  = \$877 ;
  assign \$886  = 1'h1;
  assign \$163  = \$884 ;
  assign \$891  = 1'h1;
  assign \$164  = \$889 ;
  assign \$168  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$170 [25:13] = 13'h0000;
  assign \$170 [12:0] = vtx_buf[64:52];
  assign \$173  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$175  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$178  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$180 [25:13] = 13'h0000;
  assign \$180 [12:0] = vtx_buf[64:52];
  assign \$183  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$185  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$187  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$189 [25:13] = 13'h0000;
  assign \$189 [12:0] = vtx_buf[64:52];
  assign \$192  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$194  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$198  = { vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77], vtx_buf[77:65] };
  assign \$200 [25:13] = 13'h0000;
  assign \$200 [12:0] = vtx_buf[64:52];
  assign \$935  = 1'h1;
  assign \$204  = \$933 ;
  assign \$940  = 1'h1;
  assign \$205  = \$938 ;
  assign \$947  = 1'h1;
  assign \$208  = \$945 ;
  assign \$952  = 1'h1;
  assign \$209  = \$950 ;
  assign \$213  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$215 [25:13] = 13'h0000;
  assign \$215 [12:0] = vtx_buf[90:78];
  assign \$218  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$220  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$223  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$225 [25:13] = 13'h0000;
  assign \$225 [12:0] = vtx_buf[90:78];
  assign \$228  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$230  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$232  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$234 [25:13] = 13'h0000;
  assign \$234 [12:0] = vtx_buf[90:78];
  assign \$237  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$239  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$243  = { vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103], vtx_buf[103:91] };
  assign \$245 [25:13] = 13'h0000;
  assign \$245 [12:0] = vtx_buf[90:78];
  assign \$996  = 1'h1;
  assign \$249  = \$994 ;
  assign \$1001  = 1'h1;
  assign \$250  = \$999 ;
  assign \$1008  = 1'h1;
  assign \$253  = \$1006 ;
  assign \$1013  = 1'h1;
  assign \$254  = \$1011 ;
  assign \$258  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$260 [25:13] = 13'h0000;
  assign \$260 [12:0] = vtx_buf[116:104];
  assign \$263  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$265  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$268  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$270 [25:13] = 13'h0000;
  assign \$270 [12:0] = vtx_buf[116:104];
  assign \$273  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$275  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$277  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$279 [25:13] = 13'h0000;
  assign \$279 [12:0] = vtx_buf[116:104];
  assign \$282  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$284  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$288  = { vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129], vtx_buf[129:117] };
  assign \$290 [25:13] = 13'h0000;
  assign \$290 [12:0] = vtx_buf[116:104];
  assign \$1057  = 1'h1;
  assign \$294  = \$1055 ;
  assign \$1062  = 1'h1;
  assign \$295  = \$1060 ;
  assign \$1069  = 1'h1;
  assign \$298  = \$1067 ;
  assign \$1074  = 1'h1;
  assign \$299  = \$1072 ;
  assign \$303  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$305 [25:13] = 13'h0000;
  assign \$305 [12:0] = vtx_buf[142:130];
  assign \$308  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$310  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$313  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$315 [25:13] = 13'h0000;
  assign \$315 [12:0] = vtx_buf[142:130];
  assign \$318  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$320  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$322  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$324 [25:13] = 13'h0000;
  assign \$324 [12:0] = vtx_buf[142:130];
  assign \$327  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$329  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$333  = { vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155], vtx_buf[155:143] };
  assign \$335 [25:13] = 13'h0000;
  assign \$335 [12:0] = vtx_buf[142:130];
  assign \$1118  = 1'h1;
  assign \$339  = \$1116 ;
  assign \$1123  = 1'h1;
  assign \$340  = \$1121 ;
  assign \$1130  = 1'h1;
  assign \$343  = \$1128 ;
  assign \$1135  = 1'h1;
  assign \$344  = \$1133 ;
  assign \$348  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$350 [25:13] = 13'h0000;
  assign \$350 [12:0] = vtx_buf[168:156];
  assign \$353  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$355  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$358  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$360 [25:13] = 13'h0000;
  assign \$360 [12:0] = vtx_buf[168:156];
  assign \$363  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$365  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$367  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$369 [25:13] = 13'h0000;
  assign \$369 [12:0] = vtx_buf[168:156];
  assign \$372  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$374  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$378  = { vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181], vtx_buf[181:169] };
  assign \$380 [25:13] = 13'h0000;
  assign \$380 [12:0] = vtx_buf[168:156];
  assign \$1179  = 1'h1;
  assign \$384  = \$1177 ;
  assign \$1184  = 1'h1;
  assign \$385  = \$1182 ;
  assign \$1191  = 1'h1;
  assign \$388  = \$1189 ;
  assign \$1196  = 1'h1;
  assign \$389  = \$1194 ;
  assign \$393  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$395 [25:13] = 13'h0000;
  assign \$395 [12:0] = vtx_buf[194:182];
  assign \$398  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$400  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$403  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$405 [25:13] = 13'h0000;
  assign \$405 [12:0] = vtx_buf[194:182];
  assign \$408  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$410  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$412  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$414 [25:13] = 13'h0000;
  assign \$414 [12:0] = vtx_buf[194:182];
  assign \$417  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$419  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$423  = { vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207], vtx_buf[207:195] };
  assign \$425 [25:13] = 13'h0000;
  assign \$425 [12:0] = vtx_buf[194:182];
  assign \$1240  = 1'h1;
  assign \$429  = \$1238 ;
  assign \$1245  = 1'h1;
  assign \$430  = \$1243 ;
  assign \$1252  = 1'h1;
  assign \$433  = \$1250 ;
  assign \$1257  = 1'h1;
  assign \$434  = \$1255 ;
  assign \$437  = { 17'h00000, o__payload[17] };
  assign \$1267  = 1'h1;
  assign \$439  = \$1265 ;
  assign \$1272  = 1'h1;
  assign \$440  = \$1270 ;
  assign \$441  = { 17'h00000, o__payload[35] };
  assign \$1279  = 1'h1;
  assign \$443  = \$1277 ;
  assign \$1284  = 1'h1;
  assign \$444  = \$1282 ;
  assign \$445  = { 17'h00000, o__payload[53] };
  assign \$1291  = 1'h1;
  assign \$447  = \$1289 ;
  assign \$1296  = 1'h1;
  assign \$448  = \$1294 ;
  assign \$451  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$453 [25:13] = 13'h0000;
  assign \$453 [12:0] = o__payload[66:54];
  assign \$456  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$458  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$461  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$463 [25:13] = 13'h0000;
  assign \$463 [12:0] = o__payload[66:54];
  assign \$466  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$468  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$470  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$472 [25:13] = 13'h0000;
  assign \$472 [12:0] = o__payload[66:54];
  assign \$475  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$477  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$481  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$483 [25:13] = 13'h0000;
  assign \$483 [12:0] = o__payload[66:54];
  assign \$1339  = 1'h1;
  assign \$487  = \$1337 ;
  assign \$1344  = 1'h1;
  assign \$488  = \$1342 ;
  assign \$1351  = 1'h1;
  assign \$491  = \$1349 ;
  assign \$1356  = 1'h1;
  assign \$492  = \$1354 ;
  assign \$496  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$498 [25:13] = 13'h0000;
  assign \$498 [12:0] = o__payload[92:80];
  assign \$501  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$503  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$506  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$508 [25:13] = 13'h0000;
  assign \$508 [12:0] = o__payload[92:80];
  assign \$511  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$513  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$515  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$517 [25:13] = 13'h0000;
  assign \$517 [12:0] = o__payload[92:80];
  assign \$520  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$522  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$526  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$528 [25:13] = 13'h0000;
  assign \$528 [12:0] = o__payload[92:80];
  assign \$1400  = 1'h1;
  assign \$532  = \$1398 ;
  assign \$1405  = 1'h1;
  assign \$533  = \$1403 ;
  assign \$1412  = 1'h1;
  assign \$536  = \$1410 ;
  assign \$1417  = 1'h1;
  assign \$537  = \$1415 ;
  assign \$541  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$543 [25:13] = 13'h0000;
  assign \$543 [12:0] = o__payload[118:106];
  assign \$546  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$548  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$551  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$553 [25:13] = 13'h0000;
  assign \$553 [12:0] = o__payload[118:106];
  assign \$556  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$558  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$560  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$562 [25:13] = 13'h0000;
  assign \$562 [12:0] = o__payload[118:106];
  assign \$565  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$567  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$571  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$573 [25:13] = 13'h0000;
  assign \$573 [12:0] = o__payload[118:106];
  assign \$1461  = 1'h1;
  assign \$577  = \$1459 ;
  assign \$1466  = 1'h1;
  assign \$578  = \$1464 ;
  assign \$1473  = 1'h1;
  assign \$581  = \$1471 ;
  assign \$1478  = 1'h1;
  assign \$582  = \$1476 ;
  assign \$586  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$588 [25:13] = 13'h0000;
  assign \$588 [12:0] = o__payload[144:132];
  assign \$591  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$593  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$596  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$598 [25:13] = 13'h0000;
  assign \$598 [12:0] = o__payload[144:132];
  assign \$601  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$603  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$605  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$607 [25:13] = 13'h0000;
  assign \$607 [12:0] = o__payload[144:132];
  assign \$610  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$612  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$616  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$618 [25:13] = 13'h0000;
  assign \$618 [12:0] = o__payload[144:132];
  assign \$1522  = 1'h1;
  assign \$622  = \$1520 ;
  assign \$1527  = 1'h1;
  assign \$623  = \$1525 ;
  assign \$1534  = 1'h1;
  assign \$626  = \$1532 ;
  assign \$1539  = 1'h1;
  assign \$627  = \$1537 ;
  assign \$631  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$633 [25:13] = 13'h0000;
  assign \$633 [12:0] = o__payload[170:158];
  assign \$636  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$638  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$641  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$643 [25:13] = 13'h0000;
  assign \$643 [12:0] = o__payload[170:158];
  assign \$646  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$648  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$650  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$652 [25:13] = 13'h0000;
  assign \$652 [12:0] = o__payload[170:158];
  assign \$655  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$657  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$661  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$663 [25:13] = 13'h0000;
  assign \$663 [12:0] = o__payload[170:158];
  assign \$1583  = 1'h1;
  assign \$667  = \$1581 ;
  assign \$1588  = 1'h1;
  assign \$668  = \$1586 ;
  assign \$1595  = 1'h1;
  assign \$671  = \$1593 ;
  assign \$1600  = 1'h1;
  assign \$672  = \$1598 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:181" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.div.inv (rst, \i__valid$7 , i__payload, o__ready, o__valid, \o__payload$18 , \i__ready$20 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$59  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [5:0] \$11 ;
  wire \$12 ;
  wire [5:0] \$13 ;
  wire [88:0] \$14 ;
  wire [5:0] \$15 ;
  wire [6:0] \$16 ;
  wire [25:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [26:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [5:0] \$28 ;
  wire [6:0] \$29 ;
  wire [26:0] \$3 ;
  wire \$30 ;
  wire [5:0] \$31 ;
  wire [6:0] \$32 ;
  wire [152:0] \$33 ;
  wire [5:0] \$34 ;
  wire [6:0] \$35 ;
  wire [7:0] \$36 ;
  wire [280:0] \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [26:0] \$4 ;
  wire \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg \$43 ;
  reg [25:0] \$44 ;
  reg [25:0] \$45 ;
  reg \$46 ;
  reg [1:0] \$47 ;
  reg [4:0] \$48 ;
  reg [25:0] \$49 ;
  wire \$5 ;
  reg [25:0] \$50 ;
  wire [26:0] \$6 ;
  wire [26:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  reg [25:0] \i__payload$11  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  reg [25:0] \i__payload$16  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$20 ;
  reg \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$12  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$7 ;
  wire \i__valid$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  reg [4:0] lz = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:198" *)
  reg [25:0] norm_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  output [25:0] \o__payload$18 ;
  reg [25:0] \o__payload$18  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  wire [25:0] \o__payload$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  reg sgn = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  reg [25:0] v0 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    \i__payload$11  <= \$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    \i__valid$12  <= \$46 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  always @(posedge clk)
    lz <= \$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  always @(posedge clk)
    \i__payload$16  <= \$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  always @(posedge clk)
    \o__payload$18  <= \$50 ;
  assign \$1  = $signed(i__payload) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$4  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$3 ;
  assign \$5  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$6  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$7  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$6 ;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$10  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$9 ;
  assign \$11  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$12  = $signed(\$11 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:231" *) $signed(1'h0);
  assign \$13  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$14  = v0 << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:233" *) \$13 ;
  assign \$15  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$16  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) $signed(\$15 );
  assign \$17  = v0 >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) \$16 ;
  assign \$18  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$19  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$20  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$19 ;
  assign \$21  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) norm_value;
  assign \$22  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$23  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$24  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$23 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$26  = \$25  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$27  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$26 ;
  assign \$28  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$29  = $signed(\$28 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$30  = $signed(\$29 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:246" *) $signed(1'h0);
  assign \$31  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$32  = $signed(\$31 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$33  = \o__payload$23  << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:331" *) \$32 ;
  assign \$34  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$35  = $signed(\$34 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$36  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:252" *) $signed(\$35 );
  assign \$37  = { \o__payload$23 , 255'h0000000000000000000000000000000000000000000000000000000000000000 } >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:347" *) \$36 ;
  assign \$38  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    i__valid <= \$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  always @(posedge clk)
    sgn <= \$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  always @(posedge clk)
    v0 <= \$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:200" *)
  \top.pipeline.pipeline.div.inv.clz  clz (
    .i__payload(\i__payload$11 ),
    .o__payload(o__payload),
    .o__ready(\o__ready$21 ),
    .o__valid(\i__valid$12 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:187" *)
  \top.pipeline.pipeline.div.inv.inv_small  inv_small (
    .clk(clk),
    .i__payload(\i__payload$16 ),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(\o__payload$23 ),
    .o__ready(\o__ready$22 ),
    .o__valid(\o__valid$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$46  = \i__valid$12 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$46  = 1'h1;
          end
    endcase
    if (rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$47  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$47  = 2'h1;
          end
      2'h1:
          if (\$10 ) begin
            \$47  = 2'h2;
          end
      2'h2:
          if (\$20 ) begin
            \$47  = 2'h0;
          end
    endcase
    if (rst) begin
      \$47  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$48  = lz;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$48  = o__payload;
          end
    endcase
    if (rst) begin
      \$48  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$49  = \i__payload$16 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            (* full_case = 32'd1 *)
            if (\$12 ) begin
              \$49  = \$14 [25:0];
            end else begin
              \$49  = \$17 ;
            end
          end
    endcase
    if (rst) begin
      \$49  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$50  = \o__payload$18 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            (* full_case = 32'd1 *)
            if (sgn) begin
              \$50  = \$21 [25:0];
            end else begin
              \$50  = norm_value;
            end
          end
    endcase
    if (rst) begin
      \$50  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \i__ready$20  = 1'h0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \i__ready$20  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \o__ready$21  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$24 ) begin
            \o__ready$21  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \o__ready$22  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            \o__ready$22  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    norm_value = 26'h0000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            (* full_case = 32'd1 *)
            if (\$30 ) begin
              norm_value = \$33 [36:11];
            end else begin
              norm_value = { 11'h000, \$37 [280:266] };
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$41  = i__valid;
    if (i__ready) begin
      \$41  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$41  = 1'h1;
          end
    endcase
    if (rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$42  = o__valid;
    if (o__ready) begin
      \$42  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            \$42  = 1'h1;
          end
    endcase
    if (rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$43  = sgn;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$43  = \$1 ;
          end
    endcase
    if (rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$44  = v0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$44  = \$4 [25:0];
          end
    endcase
    if (rst) begin
      \$44  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$59 ) begin end
    \$45  = \i__payload$11 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$45  = \$7 [25:0];
          end
    endcase
    if (rst) begin
      \$45  = 26'h0000000;
    end
  end
  assign \o__valid$13  = \i__valid$12 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:25" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.div.inv.clz (o__valid, o__ready, o__payload, i__payload);
  reg \$auto$verilog_backend.cc:2355:dump_module$60  = 0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [4:0] o__payload;
  reg [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input o__valid;
  wire o__valid;
  assign i__ready = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:29" *) o__valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$60 ) begin end
    (* full_case = 32'd1 *)
    casez (i__payload)
      26'b1?????????????????????????:
          o__payload = 5'h00;
      26'h1??????:
          o__payload = 5'h01;
      26'b001???????????????????????:
          o__payload = 5'h02;
      26'b0001??????????????????????:
          o__payload = 5'h03;
      26'b00001?????????????????????:
          o__payload = 5'h04;
      26'h01?????:
          o__payload = 5'h05;
      26'b0000001???????????????????:
          o__payload = 5'h06;
      26'b00000001??????????????????:
          o__payload = 5'h07;
      26'b000000001?????????????????:
          o__payload = 5'h08;
      26'h001????:
          o__payload = 5'h09;
      26'b00000000001???????????????:
          o__payload = 5'h0a;
      26'b000000000001??????????????:
          o__payload = 5'h0b;
      26'b0000000000001?????????????:
          o__payload = 5'h0c;
      26'h0001???:
          o__payload = 5'h0d;
      26'b000000000000001???????????:
          o__payload = 5'h0e;
      26'b0000000000000001??????????:
          o__payload = 5'h0f;
      26'b00000000000000001?????????:
          o__payload = 5'h10;
      26'h00001??:
          o__payload = 5'h11;
      26'b0000000000000000001???????:
          o__payload = 5'h12;
      26'b00000000000000000001??????:
          o__payload = 5'h13;
      26'b000000000000000000001?????:
          o__payload = 5'h14;
      26'h000001?:
          o__payload = 5'h15;
      26'b00000000000000000000001???:
          o__payload = 5'h16;
      26'b000000000000000000000001??:
          o__payload = 5'h17;
      26'b0000000000000000000000001?:
          o__payload = 5'h18;
      26'h0000001:
          o__payload = 5'h19;
      26'h0000000:
          o__payload = 5'h1a;
    endcase
  end
  assign i__valid = o__valid;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:62" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.div.inv.inv_small (rst, i__valid, i__payload, o__ready, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$61  = 0;
  wire [51:0] \$1 ;
  wire [27:0] \$10 ;
  wire [2:0] \$11 ;
  wire \$12 ;
  reg [25:0] \$13 ;
  reg [2:0] \$14 ;
  reg [25:0] \$15 ;
  reg [1:0] \$16 ;
  reg [25:0] \$17 ;
  reg [25:0] \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [3:0] initial_guess__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:78" *)
  wire [25:0] initial_guess__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  reg [1:0] iter = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:84" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:85" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:86" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  output [25:0] o__payload;
  reg [25:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  reg [25:0] p = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  reg [25:0] vx2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  reg [25:0] x = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  reg [25:0] x2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:71" *)
  reg [25:0] rom [15:0];
  initial begin
    rom[0] = 26'h0f83e10;
    rom[1] = 26'h0ea0ea1;
    rom[2] = 26'h0dd67c9;
    rom[3] = 26'h0d20d21;
    rom[4] = 26'h0c7ce0c;
    rom[5] = 26'h0be82fa;
    rom[6] = 26'h0b60b61;
    rom[7] = 26'h0ae4c41;
    rom[8] = 26'h0a72f05;
    rom[9] = 26'h0a0a0a1;
    rom[10] = 26'h09a90e8;
    rom[11] = 26'h094f209;
    rom[12] = 26'h08fb824;
    rom[13] = 26'h08ad8f3;
    rom[14] = 26'h0864b8a;
    rom[15] = 26'h0820821;
  end
  reg [25:0] _0_;
  always @(posedge clk) begin
    _0_ <= rom[initial_guess__addr];
  end
  assign initial_guess__data = _0_;
  assign \$1  = mul_a * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b;
  assign \$2  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$9  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$10  = { x, 1'h0 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) vx2;
  assign \$11  = iter + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:138" *) 1'h1;
  assign \$12  = iter < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:140" *) 2'h3;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  always @(posedge clk)
    p <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  always @(posedge clk)
    x <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  always @(posedge clk)
    iter <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  always @(posedge clk)
    x2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  always @(posedge clk)
    vx2 <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    initial_guess__addr = 4'h0;
    casez (fsm_state)
      3'h0:
          initial_guess__addr = i__payload[23:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    o__payload = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__payload = 26'h1000000;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__payload = x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__valid = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_a = x;
      3'h3:
          mul_a = p;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_b = x;
      3'h3:
          mul_b = x2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    \$13  = p;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$13  = i__payload;
          end
    endcase
    if (rst) begin
      \$13  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    \$14  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$14  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
            if (o__ready) begin
              \$14  = 3'h0;
            end
          end else begin
            \$14  = 3'h2;
          end
      3'h2:
          \$14  = 3'h3;
      3'h3:
          \$14  = 3'h4;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$12 ) begin
            \$14  = 3'h2;
          end else begin
            \$14  = 3'h5;
          end
      3'h5:
          if (o__ready) begin
            \$14  = 3'h0;
          end
    endcase
    if (rst) begin
      \$14  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    \$15  = x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$15  = initial_guess__data;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$15  = \$10 [25:0];
    endcase
    if (rst) begin
      \$15  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    \$16  = iter;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$16  = 2'h0;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$16  = \$11 [1:0];
    endcase
    if (rst) begin
      \$16  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    \$17  = x2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$17  = \$1 [49:24];
    endcase
    if (rst) begin
      \$17  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$61 ) begin end
    \$18  = vx2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$18  = \$1 [49:24];
    endcase
    if (rst) begin
      \$18  = 26'h0000000;
    end
  end
  assign mul_result = \$1 [49:24];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.div_to_tri_prep_fifo (rst, w_rdy, r_data, w_en, w_port__data, r_en, r_rdy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$62  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [184:0] r_data;
  wire [184:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [184:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [184:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [184:0] w_port__data;
  wire [184:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [184:0] storage [254:0];
  initial begin
    storage[0] = 185'h00000000000000000000000000000000000000000000000;
    storage[1] = 185'h00000000000000000000000000000000000000000000000;
    storage[2] = 185'h00000000000000000000000000000000000000000000000;
    storage[3] = 185'h00000000000000000000000000000000000000000000000;
    storage[4] = 185'h00000000000000000000000000000000000000000000000;
    storage[5] = 185'h00000000000000000000000000000000000000000000000;
    storage[6] = 185'h00000000000000000000000000000000000000000000000;
    storage[7] = 185'h00000000000000000000000000000000000000000000000;
    storage[8] = 185'h00000000000000000000000000000000000000000000000;
    storage[9] = 185'h00000000000000000000000000000000000000000000000;
    storage[10] = 185'h00000000000000000000000000000000000000000000000;
    storage[11] = 185'h00000000000000000000000000000000000000000000000;
    storage[12] = 185'h00000000000000000000000000000000000000000000000;
    storage[13] = 185'h00000000000000000000000000000000000000000000000;
    storage[14] = 185'h00000000000000000000000000000000000000000000000;
    storage[15] = 185'h00000000000000000000000000000000000000000000000;
    storage[16] = 185'h00000000000000000000000000000000000000000000000;
    storage[17] = 185'h00000000000000000000000000000000000000000000000;
    storage[18] = 185'h00000000000000000000000000000000000000000000000;
    storage[19] = 185'h00000000000000000000000000000000000000000000000;
    storage[20] = 185'h00000000000000000000000000000000000000000000000;
    storage[21] = 185'h00000000000000000000000000000000000000000000000;
    storage[22] = 185'h00000000000000000000000000000000000000000000000;
    storage[23] = 185'h00000000000000000000000000000000000000000000000;
    storage[24] = 185'h00000000000000000000000000000000000000000000000;
    storage[25] = 185'h00000000000000000000000000000000000000000000000;
    storage[26] = 185'h00000000000000000000000000000000000000000000000;
    storage[27] = 185'h00000000000000000000000000000000000000000000000;
    storage[28] = 185'h00000000000000000000000000000000000000000000000;
    storage[29] = 185'h00000000000000000000000000000000000000000000000;
    storage[30] = 185'h00000000000000000000000000000000000000000000000;
    storage[31] = 185'h00000000000000000000000000000000000000000000000;
    storage[32] = 185'h00000000000000000000000000000000000000000000000;
    storage[33] = 185'h00000000000000000000000000000000000000000000000;
    storage[34] = 185'h00000000000000000000000000000000000000000000000;
    storage[35] = 185'h00000000000000000000000000000000000000000000000;
    storage[36] = 185'h00000000000000000000000000000000000000000000000;
    storage[37] = 185'h00000000000000000000000000000000000000000000000;
    storage[38] = 185'h00000000000000000000000000000000000000000000000;
    storage[39] = 185'h00000000000000000000000000000000000000000000000;
    storage[40] = 185'h00000000000000000000000000000000000000000000000;
    storage[41] = 185'h00000000000000000000000000000000000000000000000;
    storage[42] = 185'h00000000000000000000000000000000000000000000000;
    storage[43] = 185'h00000000000000000000000000000000000000000000000;
    storage[44] = 185'h00000000000000000000000000000000000000000000000;
    storage[45] = 185'h00000000000000000000000000000000000000000000000;
    storage[46] = 185'h00000000000000000000000000000000000000000000000;
    storage[47] = 185'h00000000000000000000000000000000000000000000000;
    storage[48] = 185'h00000000000000000000000000000000000000000000000;
    storage[49] = 185'h00000000000000000000000000000000000000000000000;
    storage[50] = 185'h00000000000000000000000000000000000000000000000;
    storage[51] = 185'h00000000000000000000000000000000000000000000000;
    storage[52] = 185'h00000000000000000000000000000000000000000000000;
    storage[53] = 185'h00000000000000000000000000000000000000000000000;
    storage[54] = 185'h00000000000000000000000000000000000000000000000;
    storage[55] = 185'h00000000000000000000000000000000000000000000000;
    storage[56] = 185'h00000000000000000000000000000000000000000000000;
    storage[57] = 185'h00000000000000000000000000000000000000000000000;
    storage[58] = 185'h00000000000000000000000000000000000000000000000;
    storage[59] = 185'h00000000000000000000000000000000000000000000000;
    storage[60] = 185'h00000000000000000000000000000000000000000000000;
    storage[61] = 185'h00000000000000000000000000000000000000000000000;
    storage[62] = 185'h00000000000000000000000000000000000000000000000;
    storage[63] = 185'h00000000000000000000000000000000000000000000000;
    storage[64] = 185'h00000000000000000000000000000000000000000000000;
    storage[65] = 185'h00000000000000000000000000000000000000000000000;
    storage[66] = 185'h00000000000000000000000000000000000000000000000;
    storage[67] = 185'h00000000000000000000000000000000000000000000000;
    storage[68] = 185'h00000000000000000000000000000000000000000000000;
    storage[69] = 185'h00000000000000000000000000000000000000000000000;
    storage[70] = 185'h00000000000000000000000000000000000000000000000;
    storage[71] = 185'h00000000000000000000000000000000000000000000000;
    storage[72] = 185'h00000000000000000000000000000000000000000000000;
    storage[73] = 185'h00000000000000000000000000000000000000000000000;
    storage[74] = 185'h00000000000000000000000000000000000000000000000;
    storage[75] = 185'h00000000000000000000000000000000000000000000000;
    storage[76] = 185'h00000000000000000000000000000000000000000000000;
    storage[77] = 185'h00000000000000000000000000000000000000000000000;
    storage[78] = 185'h00000000000000000000000000000000000000000000000;
    storage[79] = 185'h00000000000000000000000000000000000000000000000;
    storage[80] = 185'h00000000000000000000000000000000000000000000000;
    storage[81] = 185'h00000000000000000000000000000000000000000000000;
    storage[82] = 185'h00000000000000000000000000000000000000000000000;
    storage[83] = 185'h00000000000000000000000000000000000000000000000;
    storage[84] = 185'h00000000000000000000000000000000000000000000000;
    storage[85] = 185'h00000000000000000000000000000000000000000000000;
    storage[86] = 185'h00000000000000000000000000000000000000000000000;
    storage[87] = 185'h00000000000000000000000000000000000000000000000;
    storage[88] = 185'h00000000000000000000000000000000000000000000000;
    storage[89] = 185'h00000000000000000000000000000000000000000000000;
    storage[90] = 185'h00000000000000000000000000000000000000000000000;
    storage[91] = 185'h00000000000000000000000000000000000000000000000;
    storage[92] = 185'h00000000000000000000000000000000000000000000000;
    storage[93] = 185'h00000000000000000000000000000000000000000000000;
    storage[94] = 185'h00000000000000000000000000000000000000000000000;
    storage[95] = 185'h00000000000000000000000000000000000000000000000;
    storage[96] = 185'h00000000000000000000000000000000000000000000000;
    storage[97] = 185'h00000000000000000000000000000000000000000000000;
    storage[98] = 185'h00000000000000000000000000000000000000000000000;
    storage[99] = 185'h00000000000000000000000000000000000000000000000;
    storage[100] = 185'h00000000000000000000000000000000000000000000000;
    storage[101] = 185'h00000000000000000000000000000000000000000000000;
    storage[102] = 185'h00000000000000000000000000000000000000000000000;
    storage[103] = 185'h00000000000000000000000000000000000000000000000;
    storage[104] = 185'h00000000000000000000000000000000000000000000000;
    storage[105] = 185'h00000000000000000000000000000000000000000000000;
    storage[106] = 185'h00000000000000000000000000000000000000000000000;
    storage[107] = 185'h00000000000000000000000000000000000000000000000;
    storage[108] = 185'h00000000000000000000000000000000000000000000000;
    storage[109] = 185'h00000000000000000000000000000000000000000000000;
    storage[110] = 185'h00000000000000000000000000000000000000000000000;
    storage[111] = 185'h00000000000000000000000000000000000000000000000;
    storage[112] = 185'h00000000000000000000000000000000000000000000000;
    storage[113] = 185'h00000000000000000000000000000000000000000000000;
    storage[114] = 185'h00000000000000000000000000000000000000000000000;
    storage[115] = 185'h00000000000000000000000000000000000000000000000;
    storage[116] = 185'h00000000000000000000000000000000000000000000000;
    storage[117] = 185'h00000000000000000000000000000000000000000000000;
    storage[118] = 185'h00000000000000000000000000000000000000000000000;
    storage[119] = 185'h00000000000000000000000000000000000000000000000;
    storage[120] = 185'h00000000000000000000000000000000000000000000000;
    storage[121] = 185'h00000000000000000000000000000000000000000000000;
    storage[122] = 185'h00000000000000000000000000000000000000000000000;
    storage[123] = 185'h00000000000000000000000000000000000000000000000;
    storage[124] = 185'h00000000000000000000000000000000000000000000000;
    storage[125] = 185'h00000000000000000000000000000000000000000000000;
    storage[126] = 185'h00000000000000000000000000000000000000000000000;
    storage[127] = 185'h00000000000000000000000000000000000000000000000;
    storage[128] = 185'h00000000000000000000000000000000000000000000000;
    storage[129] = 185'h00000000000000000000000000000000000000000000000;
    storage[130] = 185'h00000000000000000000000000000000000000000000000;
    storage[131] = 185'h00000000000000000000000000000000000000000000000;
    storage[132] = 185'h00000000000000000000000000000000000000000000000;
    storage[133] = 185'h00000000000000000000000000000000000000000000000;
    storage[134] = 185'h00000000000000000000000000000000000000000000000;
    storage[135] = 185'h00000000000000000000000000000000000000000000000;
    storage[136] = 185'h00000000000000000000000000000000000000000000000;
    storage[137] = 185'h00000000000000000000000000000000000000000000000;
    storage[138] = 185'h00000000000000000000000000000000000000000000000;
    storage[139] = 185'h00000000000000000000000000000000000000000000000;
    storage[140] = 185'h00000000000000000000000000000000000000000000000;
    storage[141] = 185'h00000000000000000000000000000000000000000000000;
    storage[142] = 185'h00000000000000000000000000000000000000000000000;
    storage[143] = 185'h00000000000000000000000000000000000000000000000;
    storage[144] = 185'h00000000000000000000000000000000000000000000000;
    storage[145] = 185'h00000000000000000000000000000000000000000000000;
    storage[146] = 185'h00000000000000000000000000000000000000000000000;
    storage[147] = 185'h00000000000000000000000000000000000000000000000;
    storage[148] = 185'h00000000000000000000000000000000000000000000000;
    storage[149] = 185'h00000000000000000000000000000000000000000000000;
    storage[150] = 185'h00000000000000000000000000000000000000000000000;
    storage[151] = 185'h00000000000000000000000000000000000000000000000;
    storage[152] = 185'h00000000000000000000000000000000000000000000000;
    storage[153] = 185'h00000000000000000000000000000000000000000000000;
    storage[154] = 185'h00000000000000000000000000000000000000000000000;
    storage[155] = 185'h00000000000000000000000000000000000000000000000;
    storage[156] = 185'h00000000000000000000000000000000000000000000000;
    storage[157] = 185'h00000000000000000000000000000000000000000000000;
    storage[158] = 185'h00000000000000000000000000000000000000000000000;
    storage[159] = 185'h00000000000000000000000000000000000000000000000;
    storage[160] = 185'h00000000000000000000000000000000000000000000000;
    storage[161] = 185'h00000000000000000000000000000000000000000000000;
    storage[162] = 185'h00000000000000000000000000000000000000000000000;
    storage[163] = 185'h00000000000000000000000000000000000000000000000;
    storage[164] = 185'h00000000000000000000000000000000000000000000000;
    storage[165] = 185'h00000000000000000000000000000000000000000000000;
    storage[166] = 185'h00000000000000000000000000000000000000000000000;
    storage[167] = 185'h00000000000000000000000000000000000000000000000;
    storage[168] = 185'h00000000000000000000000000000000000000000000000;
    storage[169] = 185'h00000000000000000000000000000000000000000000000;
    storage[170] = 185'h00000000000000000000000000000000000000000000000;
    storage[171] = 185'h00000000000000000000000000000000000000000000000;
    storage[172] = 185'h00000000000000000000000000000000000000000000000;
    storage[173] = 185'h00000000000000000000000000000000000000000000000;
    storage[174] = 185'h00000000000000000000000000000000000000000000000;
    storage[175] = 185'h00000000000000000000000000000000000000000000000;
    storage[176] = 185'h00000000000000000000000000000000000000000000000;
    storage[177] = 185'h00000000000000000000000000000000000000000000000;
    storage[178] = 185'h00000000000000000000000000000000000000000000000;
    storage[179] = 185'h00000000000000000000000000000000000000000000000;
    storage[180] = 185'h00000000000000000000000000000000000000000000000;
    storage[181] = 185'h00000000000000000000000000000000000000000000000;
    storage[182] = 185'h00000000000000000000000000000000000000000000000;
    storage[183] = 185'h00000000000000000000000000000000000000000000000;
    storage[184] = 185'h00000000000000000000000000000000000000000000000;
    storage[185] = 185'h00000000000000000000000000000000000000000000000;
    storage[186] = 185'h00000000000000000000000000000000000000000000000;
    storage[187] = 185'h00000000000000000000000000000000000000000000000;
    storage[188] = 185'h00000000000000000000000000000000000000000000000;
    storage[189] = 185'h00000000000000000000000000000000000000000000000;
    storage[190] = 185'h00000000000000000000000000000000000000000000000;
    storage[191] = 185'h00000000000000000000000000000000000000000000000;
    storage[192] = 185'h00000000000000000000000000000000000000000000000;
    storage[193] = 185'h00000000000000000000000000000000000000000000000;
    storage[194] = 185'h00000000000000000000000000000000000000000000000;
    storage[195] = 185'h00000000000000000000000000000000000000000000000;
    storage[196] = 185'h00000000000000000000000000000000000000000000000;
    storage[197] = 185'h00000000000000000000000000000000000000000000000;
    storage[198] = 185'h00000000000000000000000000000000000000000000000;
    storage[199] = 185'h00000000000000000000000000000000000000000000000;
    storage[200] = 185'h00000000000000000000000000000000000000000000000;
    storage[201] = 185'h00000000000000000000000000000000000000000000000;
    storage[202] = 185'h00000000000000000000000000000000000000000000000;
    storage[203] = 185'h00000000000000000000000000000000000000000000000;
    storage[204] = 185'h00000000000000000000000000000000000000000000000;
    storage[205] = 185'h00000000000000000000000000000000000000000000000;
    storage[206] = 185'h00000000000000000000000000000000000000000000000;
    storage[207] = 185'h00000000000000000000000000000000000000000000000;
    storage[208] = 185'h00000000000000000000000000000000000000000000000;
    storage[209] = 185'h00000000000000000000000000000000000000000000000;
    storage[210] = 185'h00000000000000000000000000000000000000000000000;
    storage[211] = 185'h00000000000000000000000000000000000000000000000;
    storage[212] = 185'h00000000000000000000000000000000000000000000000;
    storage[213] = 185'h00000000000000000000000000000000000000000000000;
    storage[214] = 185'h00000000000000000000000000000000000000000000000;
    storage[215] = 185'h00000000000000000000000000000000000000000000000;
    storage[216] = 185'h00000000000000000000000000000000000000000000000;
    storage[217] = 185'h00000000000000000000000000000000000000000000000;
    storage[218] = 185'h00000000000000000000000000000000000000000000000;
    storage[219] = 185'h00000000000000000000000000000000000000000000000;
    storage[220] = 185'h00000000000000000000000000000000000000000000000;
    storage[221] = 185'h00000000000000000000000000000000000000000000000;
    storage[222] = 185'h00000000000000000000000000000000000000000000000;
    storage[223] = 185'h00000000000000000000000000000000000000000000000;
    storage[224] = 185'h00000000000000000000000000000000000000000000000;
    storage[225] = 185'h00000000000000000000000000000000000000000000000;
    storage[226] = 185'h00000000000000000000000000000000000000000000000;
    storage[227] = 185'h00000000000000000000000000000000000000000000000;
    storage[228] = 185'h00000000000000000000000000000000000000000000000;
    storage[229] = 185'h00000000000000000000000000000000000000000000000;
    storage[230] = 185'h00000000000000000000000000000000000000000000000;
    storage[231] = 185'h00000000000000000000000000000000000000000000000;
    storage[232] = 185'h00000000000000000000000000000000000000000000000;
    storage[233] = 185'h00000000000000000000000000000000000000000000000;
    storage[234] = 185'h00000000000000000000000000000000000000000000000;
    storage[235] = 185'h00000000000000000000000000000000000000000000000;
    storage[236] = 185'h00000000000000000000000000000000000000000000000;
    storage[237] = 185'h00000000000000000000000000000000000000000000000;
    storage[238] = 185'h00000000000000000000000000000000000000000000000;
    storage[239] = 185'h00000000000000000000000000000000000000000000000;
    storage[240] = 185'h00000000000000000000000000000000000000000000000;
    storage[241] = 185'h00000000000000000000000000000000000000000000000;
    storage[242] = 185'h00000000000000000000000000000000000000000000000;
    storage[243] = 185'h00000000000000000000000000000000000000000000000;
    storage[244] = 185'h00000000000000000000000000000000000000000000000;
    storage[245] = 185'h00000000000000000000000000000000000000000000000;
    storage[246] = 185'h00000000000000000000000000000000000000000000000;
    storage[247] = 185'h00000000000000000000000000000000000000000000000;
    storage[248] = 185'h00000000000000000000000000000000000000000000000;
    storage[249] = 185'h00000000000000000000000000000000000000000000000;
    storage[250] = 185'h00000000000000000000000000000000000000000000000;
    storage[251] = 185'h00000000000000000000000000000000000000000000000;
    storage[252] = 185'h00000000000000000000000000000000000000000000000;
    storage[253] = 185'h00000000000000000000000000000000000000000000000;
    storage[254] = 185'h00000000000000000000000000000000000000000000000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [184:0] _0_;
  always @(posedge clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$62 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$62 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$62 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$62 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:165" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.ds (clk, rst, i__payload, o__ready, fb_info, stencil_conf_front, stencil_conf_back, depth_conf, wb_bus__ack, ready, i__ready, wb_bus__cyc, wb_bus__stb, wb_bus__adr, wb_bus__we, wb_bus__sel, wb_bus__dat_w, o__valid, o__payload, i__valid, wb_bus__dat_r
);
  reg \$auto$verilog_backend.cc:2355:dump_module$63  = 0;
  wire [7:0] \$1 ;
  wire \$10 ;
  wire \$100 ;
  wire \$101 ;
  wire \$102 ;
  wire \$103 ;
  wire \$104 ;
  wire \$105 ;
  wire \$106 ;
  wire \$107 ;
  wire \$108 ;
  wire \$109 ;
  wire \$11 ;
  wire \$110 ;
  wire [15:0] \$111 ;
  reg \$112 ;
  wire \$113 ;
  wire \$114 ;
  wire \$115 ;
  reg [110:0] \$116 ;
  reg [2:0] \$117 ;
  reg [15:0] \$118 ;
  reg [29:0] \$119 ;
  wire \$12 ;
  reg \$120 ;
  reg \$121 ;
  reg [31:0] \$122 ;
  reg [15:0] \$123 ;
  reg [7:0] \$124 ;
  reg [7:0] \$125 ;
  reg [15:0] \$126 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire [8:0] \$16 ;
  wire \$17 ;
  wire [8:0] \$18 ;
  wire [7:0] \$19 ;
  wire [7:0] \$2 ;
  wire [8:0] \$20 ;
  wire [8:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire [17:0] \$32 ;
  wire [17:0] \$33 ;
  wire \$34 ;
  wire \$35 ;
  wire [17:0] \$36 ;
  wire [17:0] \$37 ;
  wire [34:0] \$38 ;
  wire \$39 ;
  wire [7:0] \$4 ;
  wire \$40 ;
  wire [17:0] \$41 ;
  wire [17:0] \$42 ;
  wire \$43 ;
  wire \$44 ;
  wire [17:0] \$45 ;
  wire [17:0] \$46 ;
  wire [34:0] \$47 ;
  wire [18:0] \$48 ;
  wire [10:0] \$49 ;
  wire [7:0] \$5 ;
  wire [30:0] \$50 ;
  wire [23:0] \$51 ;
  wire [31:0] \$52 ;
  wire [2:0] \$53 ;
  wire \$54 ;
  wire \$55 ;
  wire [2:0] \$56 ;
  wire \$57 ;
  wire \$58 ;
  wire \$59 ;
  wire \$6 ;
  wire [2:0] \$60 ;
  wire \$61 ;
  wire \$62 ;
  wire \$63 ;
  wire [2:0] \$64 ;
  wire \$65 ;
  wire \$66 ;
  wire [2:0] \$67 ;
  wire \$68 ;
  wire \$69 ;
  wire [7:0] \$7 ;
  wire \$70 ;
  wire [2:0] \$71 ;
  wire \$72 ;
  wire \$73 ;
  wire \$74 ;
  wire \$75 ;
  wire \$76 ;
  reg \$77 ;
  wire [2:0] \$78 ;
  wire \$79 ;
  wire [7:0] \$8 ;
  wire \$80 ;
  wire [2:0] \$81 ;
  wire \$82 ;
  wire \$83 ;
  wire \$84 ;
  wire [2:0] \$85 ;
  wire \$86 ;
  wire \$87 ;
  wire \$88 ;
  reg \$89 ;
  wire \$9 ;
  wire [2:0] \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire [2:0] \$93 ;
  wire \$94 ;
  wire \$95 ;
  wire \$96 ;
  wire [2:0] \$97 ;
  wire \$98 ;
  wire \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:181" *)
  reg d_accepted = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:176" *)
  reg [15:0] d_frag = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  input [7:0] depth_conf;
  wire [7:0] depth_conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \depth_conf._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \depth_conf.compare_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire \depth_conf.test_enabled ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire \depth_conf.write_enabled ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:173" *)
  reg [15:0] depth_value = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:170" *)
  reg [29:0] depthstencil_addr = 30'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:174" *)
  reg [31:0] depthstencil_data = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:200" *)
  reg equal;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:200" *)
  reg \equal$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  input [339:0] fb_info;
  wire [339:0] fb_info;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [15:0] \fb_info.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [15:0] \fb_info.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \fb_info.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [31:0] \fb_info.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \fb_info.width ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:201" *)
  reg greater;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:201" *)
  reg \greater$24 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  input [110:0] i__payload;
  wire [110:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [71:0] \i__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [19:0] \i__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \i__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \i__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire \i__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [-1:0] \i__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:199" *)
  reg less;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:199" *)
  reg \less$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:184" *)
  reg [15:0] new_depth_value = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:185" *)
  wire [31:0] new_depthstencil;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:290" *)
  reg [7:0] new_stencil_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  output [110:0] o__payload;
  reg [110:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [71:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [19:0] \o__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \o__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [9:0] \o__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:160" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:346" *)
  reg ready_send;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:183" *)
  reg [7:0] real_new_stencil_value = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:180" *)
  reg s_accepted = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [39:0] s_conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [3:0] \s_conf._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [2:0] \s_conf.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [2:0] \s_conf.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [2:0] \s_conf.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [7:0] \s_conf.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [2:0] \s_conf.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [7:0] \s_conf.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:178" *)
  wire [7:0] \s_conf.write_mask ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  input [39:0] stencil_conf_back;
  wire [39:0] stencil_conf_back;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [3:0] \stencil_conf_back._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_back.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_back.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_back.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_back.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_back.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_back.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_back.write_mask ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  input [39:0] stencil_conf_front;
  wire [39:0] stencil_conf_front;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [3:0] \stencil_conf_front._1 ;
  (* enum_base_type = "CompareOp" *)
  (* enum_value_001 = "LESS" *)
  (* enum_value_010 = "EQUAL" *)
  (* enum_value_100 = "GREATER" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_front.compare_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_front.depth_fail_op ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_front.fail_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_front.mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [2:0] \stencil_conf_front.pass_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_front.reference ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:146" *)
  wire [7:0] \stencil_conf_front.write_mask ;
  (* enum_base_type = "StencilOp" *)
  (* enum_value_000 = "KEEP" *)
  (* enum_value_001 = "ZERO" *)
  (* enum_value_010 = "REPLACE" *)
  (* enum_value_011 = "INCR" *)
  (* enum_value_100 = "DECR" *)
  (* enum_value_101 = "INVERT" *)
  (* enum_value_110 = "INCR_WRAP" *)
  (* enum_value_111 = "DECR_WRAP" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:289" *)
  reg [2:0] stencil_op_to_do;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:172" *)
  reg [7:0] stencil_value = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:167" *)
  reg [110:0] v = 111'h0000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:167" *)
  wire [71:0] \v.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:167" *)
  wire [19:0] \v.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:167" *)
  wire [9:0] \v.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:167" *)
  wire [9:0] \v.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:167" *)
  wire \v.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:167" *)
  wire [-1:0] \v.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input wb_bus__ack;
  wire wb_bus__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_bus__adr;
  reg [29:0] wb_bus__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_bus__cyc;
  reg wb_bus__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] wb_bus__dat_r;
  wire [31:0] wb_bus__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] wb_bus__dat_w;
  reg [31:0] wb_bus__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output wb_bus__sel;
  reg wb_bus__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_bus__stb;
  reg wb_bus__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_bus__we;
  reg wb_bus__we;
  assign s_conf = v[110] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:195" *) stencil_conf_front : stencil_conf_back;
  assign \$1  = stencil_value & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:258" *) s_conf[31:24];
  assign \$2  = s_conf[23:16] & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:259" *) s_conf[31:24];
  assign \$3  = \$1  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:203" *) \$2 ;
  assign \$4  = stencil_value & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:258" *) s_conf[31:24];
  assign \$5  = s_conf[23:16] & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:259" *) s_conf[31:24];
  assign \$6  = \$4  == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:204" *) \$5 ;
  assign \$7  = stencil_value & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:258" *) s_conf[31:24];
  assign \$8  = s_conf[23:16] & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:259" *) s_conf[31:24];
  assign \$9  = \$7  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:205" *) \$8 ;
  assign \$10  = d_frag < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:203" *) depth_value;
  assign \$11  = d_frag == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:204" *) depth_value;
  assign \$12  = d_frag > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:205" *) depth_value;
  assign \$13  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:292" *) s_accepted;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:294" *) d_accepted;
  assign \$15  = stencil_value != (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:307" *) 8'hff;
  assign \$16  = stencil_value + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:308" *) 1'h1;
  assign \$17  = | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:310" *) stencil_value;
  assign \$18  = stencil_value - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:311" *) 1'h1;
  assign \$19  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:313" *) stencil_value;
  assign \$20  = stencil_value + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:315" *) 1'h1;
  assign \$21  = stencil_value - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:317" *) 1'h1;
  assign \$22  = { real_new_stencil_value, 8'h00, new_depth_value } != (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:358" *) depthstencil_data;
  assign \$23  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$24  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$25  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$26  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$27  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$28  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$29  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$30  = v[17:0] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$31  = v[17:0] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$32  = \$31  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : v[17:0];
  assign \$33  = \$30  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$32 ;
  assign \$34  = v[17:0] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$35  = v[17:0] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$36  = \$35  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : v[17:0];
  assign \$37  = \$34  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$36 ;
  assign \$38  = { \$33 , 16'h0000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) \$37 ;
  assign \$39  = v[17:0] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$40  = v[17:0] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$41  = \$40  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : v[17:0];
  assign \$42  = \$39  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$41 ;
  assign \$43  = v[17:0] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$44  = v[17:0] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$45  = \$44  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : v[17:0];
  assign \$46  = \$43  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$45 ;
  assign \$47  = { \$42 , 16'h0000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) \$46 ;
  assign \$48  = $signed(\$38 [34:17]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:206" *) $signed({ 1'h0, \$47 [16] });
  assign \$49  = v[99:90] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:228" *) 1'h1;
  assign \$50  = fb_info[323:294] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:227" *) \$49 ;
  assign \$51  = v[109:100] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:229" *) fb_info[339:326];
  assign \$52  = \$50  + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:227" *) \$51 ;
  assign \$54  = \$53  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 1'h1;
  assign \$55  = \$54  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) less;
  assign \$57  = \$56  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 2'h2;
  assign \$58  = \$57  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:209" *) equal;
  assign \$59  = \$55  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \$58 ;
  assign \$61  = \$60  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 3'h4;
  assign \$62  = \$61  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:210" *) greater;
  assign \$63  = \$59  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \$62 ;
  assign \$65  = \$64  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 1'h1;
  assign \$66  = \$65  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \less$20 ;
  assign \$68  = \$67  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 2'h2;
  assign \$69  = \$68  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:209" *) \equal$23 ;
  assign \$70  = \$66  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \$69 ;
  assign \$72  = \$71  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 3'h4;
  assign \$73  = \$72  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:210" *) \greater$24 ;
  assign \$74  = \$70  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \$73 ;
  assign \$75  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:266" *) depth_conf[0];
  assign \$76  = \$74  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:266" *) \$75 ;
  assign \$79  = \$78  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 1'h1;
  assign \$80  = \$79  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) less;
  assign \$82  = \$81  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 2'h2;
  assign \$83  = \$82  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:209" *) equal;
  assign \$84  = \$80  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \$83 ;
  assign \$86  = \$85  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 3'h4;
  assign \$87  = \$86  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:210" *) greater;
  assign \$88  = \$84  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \$87 ;
  assign \$91  = \$90  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 1'h1;
  assign \$92  = \$91  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \less$20 ;
  assign \$94  = \$93  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 2'h2;
  assign \$95  = \$94  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:209" *) \equal$23 ;
  assign \$96  = \$92  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \$95 ;
  assign \$98  = \$97  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 3'h4;
  assign \$99  = \$98  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:210" *) \greater$24 ;
  assign \$100  = \$96  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:208" *) \$99 ;
  assign \$101  = s_conf[32] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:323" *) new_stencil_value[0] : stencil_value[0];
  assign \$102  = s_conf[33] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:323" *) new_stencil_value[1] : stencil_value[1];
  assign \$103  = s_conf[34] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:323" *) new_stencil_value[2] : stencil_value[2];
  assign \$104  = s_conf[35] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:323" *) new_stencil_value[3] : stencil_value[3];
  assign \$105  = s_conf[36] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:323" *) new_stencil_value[4] : stencil_value[4];
  assign \$106  = s_conf[37] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:323" *) new_stencil_value[5] : stencil_value[5];
  assign \$107  = s_conf[38] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:323" *) new_stencil_value[6] : stencil_value[6];
  assign \$108  = s_conf[39] ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:323" *) new_stencil_value[7] : stencil_value[7];
  assign \$109  = s_accepted & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:334" *) d_accepted;
  assign \$110  = \$109  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:334" *) depth_conf[1];
  assign \$111  = \$110  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:333" *) d_frag : depth_value;
  assign \$113  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:372" *) s_accepted;
  assign \$114  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:372" *) d_accepted;
  assign \$115  = \$113  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:372" *) \$114 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:167" *)
  always @(posedge clk)
    v <= \$116 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$117 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:176" *)
  always @(posedge clk)
    d_frag <= \$118 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:170" *)
  always @(posedge clk)
    depthstencil_addr <= \$119 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:180" *)
  always @(posedge clk)
    s_accepted <= \$120 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:181" *)
  always @(posedge clk)
    d_accepted <= \$121 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:174" *)
  always @(posedge clk)
    depthstencil_data <= \$122 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:173" *)
  always @(posedge clk)
    depth_value <= \$123 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:172" *)
  always @(posedge clk)
    stencil_value <= \$124 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:183" *)
  always @(posedge clk)
    real_new_stencil_value <= \$125 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:184" *)
  always @(posedge clk)
    new_depth_value <= \$126 ;
  always @(posedge clk) begin
    if (\$77 ) begin
      $write("Stencil test: value=%0d, ref=%0d, passed=%0d\n", $unsigned(stencil_value), $unsigned(s_conf[23:16]), $unsigned(\$88 ));
    end
    if (\$89 ) begin
      $write("Depth test: value=%0d, frag_depth=%0d, passed=%0d\n", $unsigned(depth_value), $unsigned(d_frag), $unsigned(\$100 ));
    end
    if (\$112 ) begin
      $write("New stencil value: %0d, New depth value: %0d\n", $unsigned(real_new_stencil_value), $unsigned(new_depth_value));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$77  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$77  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$89  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$89  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$112  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          \$112  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      3'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    wb_bus__cyc = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__cyc = 1'h1;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$22 ) begin
            wb_bus__cyc = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    wb_bus__stb = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__stb = 1'h1;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$22 ) begin
            wb_bus__stb = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    wb_bus__adr = 30'h00000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__adr = depthstencil_addr;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$22 ) begin
            wb_bus__adr = depthstencil_addr;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    wb_bus__we = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__we = 1'h0;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$22 ) begin
            wb_bus__we = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    wb_bus__sel = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__sel = 1'h1;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$22 ) begin
            wb_bus__sel = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    less = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          less = \$3 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    equal = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          equal = \$6 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    greater = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          greater = \$9 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \less$20  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \less$20  = \$10 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \equal$23  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \equal$23  = \$11 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \greater$24  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \greater$24  = \$12 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    stencil_op_to_do = 3'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$13 ) begin
            stencil_op_to_do = s_conf[8:6];
          end else if (\$14 ) begin
            stencil_op_to_do = s_conf[11:9];
          end else begin
            stencil_op_to_do = s_conf[5:3];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    new_stencil_value = 8'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          (* full_case = 32'd1 *)
          casez (stencil_op_to_do)
            3'h0:
                new_stencil_value = stencil_value;
            3'h1:
                new_stencil_value = 8'h00;
            3'h2:
                new_stencil_value = s_conf[23:16];
            3'h3:
                if (\$15 ) begin
                  new_stencil_value = \$16 [7:0];
                end
            3'h4:
                if (\$17 ) begin
                  new_stencil_value = \$18 [7:0];
                end
            3'h5:
                new_stencil_value = \$19 ;
            3'h6:
                new_stencil_value = \$20 [7:0];
            3'h7:
                new_stencil_value = \$21 [7:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    wb_bus__dat_w = 32'd0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$22 ) begin
            wb_bus__dat_w = { real_new_stencil_value, 8'h00, new_depth_value };
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    ready_send = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          (* full_case = 32'd1 *)
          if (\$22 ) begin
            ready_send = wb_bus__ack;
          end else begin
            ready_send = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    o__payload = 111'h0000000000000000000000000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          o__payload = v;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$116  = v;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$116  = i__payload;
          end
    endcase
    if (rst) begin
      \$116  = 111'h0000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$117  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$117  = 3'h1;
          end
      3'h1:
          \$117  = 3'h2;
      3'h2:
          if (wb_bus__ack) begin
            \$117  = 3'h3;
          end
      3'h3:
          \$117  = 3'h4;
      3'h4:
          \$117  = 3'h5;
      3'h5:
          if (ready_send) begin
            (* full_case = 32'd1 *)
            if (\$115 ) begin
              \$117  = 3'h0;
            end else begin
              \$117  = 3'h6;
            end
          end
      3'h6:
          if (o__ready) begin
            \$117  = 3'h0;
          end
    endcase
    if (rst) begin
      \$117  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$118  = d_frag;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          \$118  = \$48 [15:0];
    endcase
    if (rst) begin
      \$118  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$119  = depthstencil_addr;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          \$119  = \$52 [29:0];
    endcase
    if (rst) begin
      \$119  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$120  = s_accepted;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          \$120  = 1'h0;
      3'h2:
          /* empty */;
      3'h3:
          \$120  = \$63 ;
    endcase
    if (rst) begin
      \$120  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$121  = d_accepted;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          \$121  = 1'h0;
      3'h2:
          /* empty */;
      3'h3:
          \$121  = \$76 ;
    endcase
    if (rst) begin
      \$121  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$122  = depthstencil_data;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (wb_bus__ack) begin
            \$122  = wb_bus__dat_r;
          end
    endcase
    if (rst) begin
      \$122  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$123  = depth_value;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (wb_bus__ack) begin
            \$123  = wb_bus__dat_r[15:0];
          end
    endcase
    if (rst) begin
      \$123  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$124  = stencil_value;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (wb_bus__ack) begin
            \$124  = wb_bus__dat_r[31:24];
          end
    endcase
    if (rst) begin
      \$124  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$125  = real_new_stencil_value;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$125  = { \$108 , \$107 , \$106 , \$105 , \$104 , \$103 , \$102 , \$101  };
    endcase
    if (rst) begin
      \$125  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$63 ) begin end
    \$126  = new_depth_value;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$126  = \$111 ;
    endcase
    if (rst) begin
      \$126  = 16'h0000;
    end
  end
  assign new_depthstencil = { real_new_stencil_value, 8'h00, new_depth_value };
  assign \s_conf.compare_op  = s_conf[2:0];
  assign \s_conf.pass_op  = s_conf[5:3];
  assign \s_conf.fail_op  = s_conf[8:6];
  assign \s_conf.depth_fail_op  = s_conf[11:9];
  assign \s_conf._1  = s_conf[15:12];
  assign \s_conf.reference  = s_conf[23:16];
  assign \s_conf.mask  = s_conf[31:24];
  assign \s_conf.write_mask  = s_conf[39:32];
  assign \v.color  = v[89:18];
  assign \v.coord_pos  = v[109:90];
  assign \v.coord_pos[0]  = v[99:90];
  assign \v.coord_pos[1]  = v[109:100];
  assign \v.front_facing  = v[110];
  assign \stencil_conf_back.compare_op  = stencil_conf_back[2:0];
  assign \stencil_conf_back.pass_op  = stencil_conf_back[5:3];
  assign \stencil_conf_back.fail_op  = stencil_conf_back[8:6];
  assign \stencil_conf_back.depth_fail_op  = stencil_conf_back[11:9];
  assign \stencil_conf_back._1  = stencil_conf_back[15:12];
  assign \stencil_conf_back.reference  = stencil_conf_back[23:16];
  assign \stencil_conf_back.mask  = stencil_conf_back[31:24];
  assign \stencil_conf_back.write_mask  = stencil_conf_back[39:32];
  assign \stencil_conf_front.compare_op  = stencil_conf_front[2:0];
  assign \stencil_conf_front.pass_op  = stencil_conf_front[5:3];
  assign \stencil_conf_front.fail_op  = stencil_conf_front[8:6];
  assign \stencil_conf_front.depth_fail_op  = stencil_conf_front[11:9];
  assign \stencil_conf_front._1  = stencil_conf_front[15:12];
  assign \stencil_conf_front.reference  = stencil_conf_front[23:16];
  assign \stencil_conf_front.mask  = stencil_conf_front[31:24];
  assign \stencil_conf_front.write_mask  = stencil_conf_front[39:32];
  assign \o__payload.color  = o__payload[89:18];
  assign \o__payload.coord_pos  = o__payload[109:90];
  assign \o__payload.coord_pos[0]  = o__payload[99:90];
  assign \o__payload.coord_pos[1]  = o__payload[109:100];
  assign \o__payload.front_facing  = o__payload[110];
  assign \i__payload.color  = i__payload[89:18];
  assign \i__payload.coord_pos  = i__payload[109:90];
  assign \i__payload.coord_pos[0]  = i__payload[99:90];
  assign \i__payload.coord_pos[1]  = i__payload[109:100];
  assign \i__payload.front_facing  = i__payload[110];
  assign \fb_info.width  = fb_info[9:0];
  assign \fb_info.height  = fb_info[19:10];
  assign \fb_info.scissor_offset_x  = fb_info[147:116];
  assign \fb_info.scissor_offset_y  = fb_info[179:148];
  assign \fb_info.scissor_width  = fb_info[211:180];
  assign \fb_info.scissor_height  = fb_info[243:212];
  assign \fb_info.color_address  = fb_info[275:244];
  assign \fb_info.color_pitch  = fb_info[291:276];
  assign \fb_info.depthstencil_address  = fb_info[323:292];
  assign \fb_info.depthstencil_pitch  = fb_info[339:324];
  assign \depth_conf.test_enabled  = depth_conf[0];
  assign \depth_conf.write_enabled  = depth_conf[1];
  assign \depth_conf.compare_op  = depth_conf[4:2];
  assign \depth_conf._1  = depth_conf[7:5];
  assign \$53 [2:1] = 2'h0;
  assign \$53 [0] = s_conf[0];
  assign { \$56 [2], \$56 [0] } = 2'h0;
  assign \$56 [1] = s_conf[1];
  assign \$60 [1:0] = 2'h0;
  assign \$60 [2] = s_conf[2];
  assign \$64 [2:1] = 2'h0;
  assign \$64 [0] = depth_conf[2];
  assign { \$67 [2], \$67 [0] } = 2'h0;
  assign \$67 [1] = depth_conf[3];
  assign \$71 [1:0] = 2'h0;
  assign \$71 [2] = depth_conf[4];
  assign \$78 [2:1] = 2'h0;
  assign \$78 [0] = s_conf[0];
  assign { \$81 [2], \$81 [0] } = 2'h0;
  assign \$81 [1] = s_conf[1];
  assign \$85 [1:0] = 2'h0;
  assign \$85 [2] = s_conf[2];
  assign \$90 [2:1] = 2'h0;
  assign \$90 [0] = depth_conf[2];
  assign { \$93 [2], \$93 [0] } = 2'h0;
  assign \$93 [1] = depth_conf[3];
  assign \$97 [1:0] = 2'h0;
  assign \$97 [2] = depth_conf[4];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.ds_to_sc_fifo (pixel_rst, w_rdy, r_data, w_en, w_port__data, r_en, r_rdy, pixel_clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$64  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_clk;
  wire pixel_clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_rst;
  wire pixel_rst;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [110:0] r_data;
  wire [110:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [110:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [110:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [110:0] w_port__data;
  wire [110:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [110:0] storage [254:0];
  initial begin
    storage[0] = 111'h0000000000000000000000000000;
    storage[1] = 111'h0000000000000000000000000000;
    storage[2] = 111'h0000000000000000000000000000;
    storage[3] = 111'h0000000000000000000000000000;
    storage[4] = 111'h0000000000000000000000000000;
    storage[5] = 111'h0000000000000000000000000000;
    storage[6] = 111'h0000000000000000000000000000;
    storage[7] = 111'h0000000000000000000000000000;
    storage[8] = 111'h0000000000000000000000000000;
    storage[9] = 111'h0000000000000000000000000000;
    storage[10] = 111'h0000000000000000000000000000;
    storage[11] = 111'h0000000000000000000000000000;
    storage[12] = 111'h0000000000000000000000000000;
    storage[13] = 111'h0000000000000000000000000000;
    storage[14] = 111'h0000000000000000000000000000;
    storage[15] = 111'h0000000000000000000000000000;
    storage[16] = 111'h0000000000000000000000000000;
    storage[17] = 111'h0000000000000000000000000000;
    storage[18] = 111'h0000000000000000000000000000;
    storage[19] = 111'h0000000000000000000000000000;
    storage[20] = 111'h0000000000000000000000000000;
    storage[21] = 111'h0000000000000000000000000000;
    storage[22] = 111'h0000000000000000000000000000;
    storage[23] = 111'h0000000000000000000000000000;
    storage[24] = 111'h0000000000000000000000000000;
    storage[25] = 111'h0000000000000000000000000000;
    storage[26] = 111'h0000000000000000000000000000;
    storage[27] = 111'h0000000000000000000000000000;
    storage[28] = 111'h0000000000000000000000000000;
    storage[29] = 111'h0000000000000000000000000000;
    storage[30] = 111'h0000000000000000000000000000;
    storage[31] = 111'h0000000000000000000000000000;
    storage[32] = 111'h0000000000000000000000000000;
    storage[33] = 111'h0000000000000000000000000000;
    storage[34] = 111'h0000000000000000000000000000;
    storage[35] = 111'h0000000000000000000000000000;
    storage[36] = 111'h0000000000000000000000000000;
    storage[37] = 111'h0000000000000000000000000000;
    storage[38] = 111'h0000000000000000000000000000;
    storage[39] = 111'h0000000000000000000000000000;
    storage[40] = 111'h0000000000000000000000000000;
    storage[41] = 111'h0000000000000000000000000000;
    storage[42] = 111'h0000000000000000000000000000;
    storage[43] = 111'h0000000000000000000000000000;
    storage[44] = 111'h0000000000000000000000000000;
    storage[45] = 111'h0000000000000000000000000000;
    storage[46] = 111'h0000000000000000000000000000;
    storage[47] = 111'h0000000000000000000000000000;
    storage[48] = 111'h0000000000000000000000000000;
    storage[49] = 111'h0000000000000000000000000000;
    storage[50] = 111'h0000000000000000000000000000;
    storage[51] = 111'h0000000000000000000000000000;
    storage[52] = 111'h0000000000000000000000000000;
    storage[53] = 111'h0000000000000000000000000000;
    storage[54] = 111'h0000000000000000000000000000;
    storage[55] = 111'h0000000000000000000000000000;
    storage[56] = 111'h0000000000000000000000000000;
    storage[57] = 111'h0000000000000000000000000000;
    storage[58] = 111'h0000000000000000000000000000;
    storage[59] = 111'h0000000000000000000000000000;
    storage[60] = 111'h0000000000000000000000000000;
    storage[61] = 111'h0000000000000000000000000000;
    storage[62] = 111'h0000000000000000000000000000;
    storage[63] = 111'h0000000000000000000000000000;
    storage[64] = 111'h0000000000000000000000000000;
    storage[65] = 111'h0000000000000000000000000000;
    storage[66] = 111'h0000000000000000000000000000;
    storage[67] = 111'h0000000000000000000000000000;
    storage[68] = 111'h0000000000000000000000000000;
    storage[69] = 111'h0000000000000000000000000000;
    storage[70] = 111'h0000000000000000000000000000;
    storage[71] = 111'h0000000000000000000000000000;
    storage[72] = 111'h0000000000000000000000000000;
    storage[73] = 111'h0000000000000000000000000000;
    storage[74] = 111'h0000000000000000000000000000;
    storage[75] = 111'h0000000000000000000000000000;
    storage[76] = 111'h0000000000000000000000000000;
    storage[77] = 111'h0000000000000000000000000000;
    storage[78] = 111'h0000000000000000000000000000;
    storage[79] = 111'h0000000000000000000000000000;
    storage[80] = 111'h0000000000000000000000000000;
    storage[81] = 111'h0000000000000000000000000000;
    storage[82] = 111'h0000000000000000000000000000;
    storage[83] = 111'h0000000000000000000000000000;
    storage[84] = 111'h0000000000000000000000000000;
    storage[85] = 111'h0000000000000000000000000000;
    storage[86] = 111'h0000000000000000000000000000;
    storage[87] = 111'h0000000000000000000000000000;
    storage[88] = 111'h0000000000000000000000000000;
    storage[89] = 111'h0000000000000000000000000000;
    storage[90] = 111'h0000000000000000000000000000;
    storage[91] = 111'h0000000000000000000000000000;
    storage[92] = 111'h0000000000000000000000000000;
    storage[93] = 111'h0000000000000000000000000000;
    storage[94] = 111'h0000000000000000000000000000;
    storage[95] = 111'h0000000000000000000000000000;
    storage[96] = 111'h0000000000000000000000000000;
    storage[97] = 111'h0000000000000000000000000000;
    storage[98] = 111'h0000000000000000000000000000;
    storage[99] = 111'h0000000000000000000000000000;
    storage[100] = 111'h0000000000000000000000000000;
    storage[101] = 111'h0000000000000000000000000000;
    storage[102] = 111'h0000000000000000000000000000;
    storage[103] = 111'h0000000000000000000000000000;
    storage[104] = 111'h0000000000000000000000000000;
    storage[105] = 111'h0000000000000000000000000000;
    storage[106] = 111'h0000000000000000000000000000;
    storage[107] = 111'h0000000000000000000000000000;
    storage[108] = 111'h0000000000000000000000000000;
    storage[109] = 111'h0000000000000000000000000000;
    storage[110] = 111'h0000000000000000000000000000;
    storage[111] = 111'h0000000000000000000000000000;
    storage[112] = 111'h0000000000000000000000000000;
    storage[113] = 111'h0000000000000000000000000000;
    storage[114] = 111'h0000000000000000000000000000;
    storage[115] = 111'h0000000000000000000000000000;
    storage[116] = 111'h0000000000000000000000000000;
    storage[117] = 111'h0000000000000000000000000000;
    storage[118] = 111'h0000000000000000000000000000;
    storage[119] = 111'h0000000000000000000000000000;
    storage[120] = 111'h0000000000000000000000000000;
    storage[121] = 111'h0000000000000000000000000000;
    storage[122] = 111'h0000000000000000000000000000;
    storage[123] = 111'h0000000000000000000000000000;
    storage[124] = 111'h0000000000000000000000000000;
    storage[125] = 111'h0000000000000000000000000000;
    storage[126] = 111'h0000000000000000000000000000;
    storage[127] = 111'h0000000000000000000000000000;
    storage[128] = 111'h0000000000000000000000000000;
    storage[129] = 111'h0000000000000000000000000000;
    storage[130] = 111'h0000000000000000000000000000;
    storage[131] = 111'h0000000000000000000000000000;
    storage[132] = 111'h0000000000000000000000000000;
    storage[133] = 111'h0000000000000000000000000000;
    storage[134] = 111'h0000000000000000000000000000;
    storage[135] = 111'h0000000000000000000000000000;
    storage[136] = 111'h0000000000000000000000000000;
    storage[137] = 111'h0000000000000000000000000000;
    storage[138] = 111'h0000000000000000000000000000;
    storage[139] = 111'h0000000000000000000000000000;
    storage[140] = 111'h0000000000000000000000000000;
    storage[141] = 111'h0000000000000000000000000000;
    storage[142] = 111'h0000000000000000000000000000;
    storage[143] = 111'h0000000000000000000000000000;
    storage[144] = 111'h0000000000000000000000000000;
    storage[145] = 111'h0000000000000000000000000000;
    storage[146] = 111'h0000000000000000000000000000;
    storage[147] = 111'h0000000000000000000000000000;
    storage[148] = 111'h0000000000000000000000000000;
    storage[149] = 111'h0000000000000000000000000000;
    storage[150] = 111'h0000000000000000000000000000;
    storage[151] = 111'h0000000000000000000000000000;
    storage[152] = 111'h0000000000000000000000000000;
    storage[153] = 111'h0000000000000000000000000000;
    storage[154] = 111'h0000000000000000000000000000;
    storage[155] = 111'h0000000000000000000000000000;
    storage[156] = 111'h0000000000000000000000000000;
    storage[157] = 111'h0000000000000000000000000000;
    storage[158] = 111'h0000000000000000000000000000;
    storage[159] = 111'h0000000000000000000000000000;
    storage[160] = 111'h0000000000000000000000000000;
    storage[161] = 111'h0000000000000000000000000000;
    storage[162] = 111'h0000000000000000000000000000;
    storage[163] = 111'h0000000000000000000000000000;
    storage[164] = 111'h0000000000000000000000000000;
    storage[165] = 111'h0000000000000000000000000000;
    storage[166] = 111'h0000000000000000000000000000;
    storage[167] = 111'h0000000000000000000000000000;
    storage[168] = 111'h0000000000000000000000000000;
    storage[169] = 111'h0000000000000000000000000000;
    storage[170] = 111'h0000000000000000000000000000;
    storage[171] = 111'h0000000000000000000000000000;
    storage[172] = 111'h0000000000000000000000000000;
    storage[173] = 111'h0000000000000000000000000000;
    storage[174] = 111'h0000000000000000000000000000;
    storage[175] = 111'h0000000000000000000000000000;
    storage[176] = 111'h0000000000000000000000000000;
    storage[177] = 111'h0000000000000000000000000000;
    storage[178] = 111'h0000000000000000000000000000;
    storage[179] = 111'h0000000000000000000000000000;
    storage[180] = 111'h0000000000000000000000000000;
    storage[181] = 111'h0000000000000000000000000000;
    storage[182] = 111'h0000000000000000000000000000;
    storage[183] = 111'h0000000000000000000000000000;
    storage[184] = 111'h0000000000000000000000000000;
    storage[185] = 111'h0000000000000000000000000000;
    storage[186] = 111'h0000000000000000000000000000;
    storage[187] = 111'h0000000000000000000000000000;
    storage[188] = 111'h0000000000000000000000000000;
    storage[189] = 111'h0000000000000000000000000000;
    storage[190] = 111'h0000000000000000000000000000;
    storage[191] = 111'h0000000000000000000000000000;
    storage[192] = 111'h0000000000000000000000000000;
    storage[193] = 111'h0000000000000000000000000000;
    storage[194] = 111'h0000000000000000000000000000;
    storage[195] = 111'h0000000000000000000000000000;
    storage[196] = 111'h0000000000000000000000000000;
    storage[197] = 111'h0000000000000000000000000000;
    storage[198] = 111'h0000000000000000000000000000;
    storage[199] = 111'h0000000000000000000000000000;
    storage[200] = 111'h0000000000000000000000000000;
    storage[201] = 111'h0000000000000000000000000000;
    storage[202] = 111'h0000000000000000000000000000;
    storage[203] = 111'h0000000000000000000000000000;
    storage[204] = 111'h0000000000000000000000000000;
    storage[205] = 111'h0000000000000000000000000000;
    storage[206] = 111'h0000000000000000000000000000;
    storage[207] = 111'h0000000000000000000000000000;
    storage[208] = 111'h0000000000000000000000000000;
    storage[209] = 111'h0000000000000000000000000000;
    storage[210] = 111'h0000000000000000000000000000;
    storage[211] = 111'h0000000000000000000000000000;
    storage[212] = 111'h0000000000000000000000000000;
    storage[213] = 111'h0000000000000000000000000000;
    storage[214] = 111'h0000000000000000000000000000;
    storage[215] = 111'h0000000000000000000000000000;
    storage[216] = 111'h0000000000000000000000000000;
    storage[217] = 111'h0000000000000000000000000000;
    storage[218] = 111'h0000000000000000000000000000;
    storage[219] = 111'h0000000000000000000000000000;
    storage[220] = 111'h0000000000000000000000000000;
    storage[221] = 111'h0000000000000000000000000000;
    storage[222] = 111'h0000000000000000000000000000;
    storage[223] = 111'h0000000000000000000000000000;
    storage[224] = 111'h0000000000000000000000000000;
    storage[225] = 111'h0000000000000000000000000000;
    storage[226] = 111'h0000000000000000000000000000;
    storage[227] = 111'h0000000000000000000000000000;
    storage[228] = 111'h0000000000000000000000000000;
    storage[229] = 111'h0000000000000000000000000000;
    storage[230] = 111'h0000000000000000000000000000;
    storage[231] = 111'h0000000000000000000000000000;
    storage[232] = 111'h0000000000000000000000000000;
    storage[233] = 111'h0000000000000000000000000000;
    storage[234] = 111'h0000000000000000000000000000;
    storage[235] = 111'h0000000000000000000000000000;
    storage[236] = 111'h0000000000000000000000000000;
    storage[237] = 111'h0000000000000000000000000000;
    storage[238] = 111'h0000000000000000000000000000;
    storage[239] = 111'h0000000000000000000000000000;
    storage[240] = 111'h0000000000000000000000000000;
    storage[241] = 111'h0000000000000000000000000000;
    storage[242] = 111'h0000000000000000000000000000;
    storage[243] = 111'h0000000000000000000000000000;
    storage[244] = 111'h0000000000000000000000000000;
    storage[245] = 111'h0000000000000000000000000000;
    storage[246] = 111'h0000000000000000000000000000;
    storage[247] = 111'h0000000000000000000000000000;
    storage[248] = 111'h0000000000000000000000000000;
    storage[249] = 111'h0000000000000000000000000000;
    storage[250] = 111'h0000000000000000000000000000;
    storage[251] = 111'h0000000000000000000000000000;
    storage[252] = 111'h0000000000000000000000000000;
    storage[253] = 111'h0000000000000000000000000000;
    storage[254] = 111'h0000000000000000000000000000;
  end
  always @(posedge pixel_clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [110:0] _0_;
  always @(posedge pixel_clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge pixel_clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge pixel_clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge pixel_clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge pixel_clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$64 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (pixel_rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$64 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (pixel_rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$64 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (pixel_rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$64 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (pixel_rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:393" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.ia (clk, rst, i__payload, o__ready, bus__ack, c_pos, c_norm, c_col, o__valid, o__payload, ready, i__ready, bus__cyc, bus__stb, bus__adr, bus__we, bus__sel, i__valid, bus__dat_r);
  reg \$auto$verilog_backend.cc:2355:dump_module$65  = 0;
  wire [31:0] \$1 ;
  wire [31:0] \$10 ;
  wire [32:0] \$11 ;
  wire [32:0] \$12 ;
  wire [32:0] \$13 ;
  wire [32:0] \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire [32:0] \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire [32:0] \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  reg \$33 ;
  reg [15:0] \$34 ;
  reg [3:0] \$35 ;
  reg [285:0] \$36 ;
  reg [31:0] \$37 ;
  reg [285:0] \$38 ;
  wire [32:0] \$4 ;
  wire [32:0] \$5 ;
  wire [31:0] \$6 ;
  wire [32:0] \$7 ;
  wire [32:0] \$8 ;
  wire [32:0] \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:400" *)
  reg [31:0] addr = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input bus__ack;
  wire bus__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] bus__adr;
  reg [29:0] bus__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output bus__cyc;
  reg bus__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] bus__dat_r;
  wire [31:0] bus__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output bus__sel;
  reg bus__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output bus__stb;
  reg bus__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output bus__we;
  reg bus__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  input [128:0] c_col;
  wire [128:0] c_col;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_col.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_col.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [95:0] \c_col.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_col.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_col.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_col.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_col.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire \c_col.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  input [128:0] c_norm;
  wire [128:0] c_norm;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_norm.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_norm.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [95:0] \c_norm.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_norm.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_norm.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_norm.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_norm.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire \c_norm.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  input [128:0] c_pos;
  wire [128:0] c_pos;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_pos.info ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [127:0] \c_pos.info.constant_value ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [95:0] \c_pos.info.per_vertex ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_pos.info.per_vertex._pad0 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_pos.info.per_vertex._pad1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [31:0] \c_pos.info.per_vertex.address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [15:0] \c_pos.info.per_vertex.stride ;
  (* enum_base_type = "InputMode" *)
  (* enum_value_0 = "CONSTANT" *)
  (* enum_value_1 = "PER_VERTEX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire \c_pos.mode ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [3:0] fsm_state = 4'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [15:0] i__payload;
  wire [15:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:397" *)
  reg [15:0] idx = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  output [285:0] o__payload;
  reg [285:0] o__payload = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [103:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [77:0] \o__payload.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [103:0] \o__payload.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:385" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:398" *)
  reg [285:0] vtx = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:398" *)
  wire [103:0] \vtx.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:398" *)
  wire [77:0] \vtx.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:398" *)
  wire [103:0] \vtx.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:398" *)
  wire [-1:0] \vtx.texcoords ;
  assign \$1  = idx * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:457" *) c_pos[48:33];
  assign \$2  = c_pos[32:1] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:457" *) \$1 ;
  assign \$3  = addr + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:480" *) 3'h4;
  assign \$4  = addr + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:480" *) 3'h4;
  assign \$5  = addr + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:480" *) 3'h4;
  assign \$6  = idx * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:457" *) c_norm[48:33];
  assign \$7  = c_norm[32:1] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:457" *) \$6 ;
  assign \$8  = addr + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:480" *) 3'h4;
  assign \$9  = addr + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:480" *) 3'h4;
  assign \$10  = idx * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:457" *) c_col[48:33];
  assign \$11  = c_col[32:1] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:457" *) \$10 ;
  assign \$12  = addr + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:480" *) 3'h4;
  assign \$13  = addr + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:480" *) 3'h4;
  assign \$14  = addr + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:480" *) 3'h4;
  assign \$15  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:402" *) o__valid;
  assign \$16  = \$15  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:402" *) o__ready;
  assign \$17  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$18  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$19  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$20  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$21  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$22  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$23  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$24  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$25  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$26  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$27  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$28  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$29  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hc;
  assign \$30  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hd;
  assign \$31  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'he;
  assign \$32  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hf;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$33 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:397" *)
  always @(posedge clk)
    idx <= \$34 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$35 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:398" *)
  always @(posedge clk)
    vtx <= \$36 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:400" *)
  always @(posedge clk)
    addr <= \$37 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:131" *)
  always @(posedge clk)
    o__payload <= \$38 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    \$33  = o__valid;
    if (o__ready) begin
      \$33  = 1'h0;
    end
    (* full_case = 32'd1 *)
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h3:
          /* empty */;
      4'h4:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h2:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          /* empty */;
      4'h7:
          /* empty */;
      4'hc:
          /* empty */;
      4'hd:
          /* empty */;
      4'he:
          /* empty */;
      4'hf:
          /* empty */;
      4'hb:
          if (\$16 ) begin
            \$33  = 1'h1;
          end
    endcase
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    \$34  = idx;
    casez (fsm_state)
      4'h0:
          if (i__valid) begin
            \$34  = i__payload;
          end
    endcase
    if (rst) begin
      \$34  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    \$35  = fsm_state;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      4'h0:
          if (i__valid) begin
            \$35  = 4'h1;
          end
      4'h1:
          (* full_case = 32'd1 *)
          casez (c_pos[0])
            1'h0:
                \$35  = 4'h2;
            1'h1:
                \$35  = 4'h3;
          endcase
      4'h3:
          if (bus__ack) begin
            \$35  = 4'h4;
          end
      4'h4:
          if (bus__ack) begin
            \$35  = 4'h5;
          end
      4'h5:
          if (bus__ack) begin
            \$35  = 4'h6;
          end
      4'h6:
          if (bus__ack) begin
            \$35  = 4'h2;
          end
      4'h2:
          (* full_case = 32'd1 *)
          casez (c_norm[0])
            1'h0:
                \$35  = 4'h7;
            1'h1:
                \$35  = 4'h8;
          endcase
      4'h8:
          if (bus__ack) begin
            \$35  = 4'h9;
          end
      4'h9:
          if (bus__ack) begin
            \$35  = 4'ha;
          end
      4'ha:
          if (bus__ack) begin
            \$35  = 4'h7;
          end
      4'h7:
          (* full_case = 32'd1 *)
          casez (c_col[0])
            1'h0:
                \$35  = 4'hb;
            1'h1:
                \$35  = 4'hc;
          endcase
      4'hc:
          if (bus__ack) begin
            \$35  = 4'hd;
          end
      4'hd:
          if (bus__ack) begin
            \$35  = 4'he;
          end
      4'he:
          if (bus__ack) begin
            \$35  = 4'hf;
          end
      4'hf:
          if (bus__ack) begin
            \$35  = 4'hb;
          end
      4'hb:
          if (\$16 ) begin
            \$35  = 4'h0;
          end
    endcase
    if (rst) begin
      \$35  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    \$36  = vtx;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          casez (c_pos[0])
            1'h0:
              begin
                \$36 [25:0] = c_pos[29:4];
                \$36 [51:26] = c_pos[61:36];
                \$36 [77:52] = c_pos[93:68];
                \$36 [103:78] = c_pos[125:100];
              end
          endcase
      4'h3:
          if (bus__ack) begin
            \$36 [25:0] = bus__dat_r[28:3];
          end
      4'h4:
          if (bus__ack) begin
            \$36 [51:26] = bus__dat_r[28:3];
          end
      4'h5:
          if (bus__ack) begin
            \$36 [77:52] = bus__dat_r[28:3];
          end
      4'h6:
          if (bus__ack) begin
            \$36 [103:78] = bus__dat_r[28:3];
          end
      4'h2:
          casez (c_norm[0])
            1'h0:
              begin
                \$36 [129:104] = c_norm[29:4];
                \$36 [155:130] = c_norm[61:36];
                \$36 [181:156] = c_norm[93:68];
              end
          endcase
      4'h8:
          if (bus__ack) begin
            \$36 [129:104] = bus__dat_r[28:3];
          end
      4'h9:
          if (bus__ack) begin
            \$36 [155:130] = bus__dat_r[28:3];
          end
      4'ha:
          if (bus__ack) begin
            \$36 [181:156] = bus__dat_r[28:3];
          end
      4'h7:
          casez (c_col[0])
            1'h0:
              begin
                \$36 [207:182] = c_col[29:4];
                \$36 [233:208] = c_col[61:36];
                \$36 [259:234] = c_col[93:68];
                \$36 [285:260] = c_col[125:100];
              end
          endcase
      4'hc:
          if (bus__ack) begin
            \$36 [207:182] = bus__dat_r[28:3];
          end
      4'hd:
          if (bus__ack) begin
            \$36 [233:208] = bus__dat_r[28:3];
          end
      4'he:
          if (bus__ack) begin
            \$36 [259:234] = bus__dat_r[28:3];
          end
      4'hf:
          if (bus__ack) begin
            \$36 [285:260] = bus__dat_r[28:3];
          end
    endcase
    if (rst) begin
      \$36  = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    \$37  = addr;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          (* full_case = 32'd1 *)
          casez (c_pos[0])
            1'h0:
                /* empty */;
            1'h1:
                \$37  = \$2 [31:0];
          endcase
      4'h3:
          if (bus__ack) begin
            \$37  = \$3 [31:0];
          end
      4'h4:
          if (bus__ack) begin
            \$37  = \$4 [31:0];
          end
      4'h5:
          if (bus__ack) begin
            \$37  = \$5 [31:0];
          end
      4'h6:
          /* empty */;
      4'h2:
          (* full_case = 32'd1 *)
          casez (c_norm[0])
            1'h0:
                /* empty */;
            1'h1:
                \$37  = \$7 [31:0];
          endcase
      4'h8:
          if (bus__ack) begin
            \$37  = \$8 [31:0];
          end
      4'h9:
          if (bus__ack) begin
            \$37  = \$9 [31:0];
          end
      4'ha:
          /* empty */;
      4'h7:
          (* full_case = 32'd1 *)
          casez (c_col[0])
            1'h0:
                /* empty */;
            1'h1:
                \$37  = \$11 [31:0];
          endcase
      4'hc:
          if (bus__ack) begin
            \$37  = \$12 [31:0];
          end
      4'hd:
          if (bus__ack) begin
            \$37  = \$13 [31:0];
          end
      4'he:
          if (bus__ack) begin
            \$37  = \$14 [31:0];
          end
    endcase
    if (rst) begin
      \$37  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    \$38  = o__payload;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h3:
          /* empty */;
      4'h4:
          /* empty */;
      4'h5:
          /* empty */;
      4'h6:
          /* empty */;
      4'h2:
          /* empty */;
      4'h8:
          /* empty */;
      4'h9:
          /* empty */;
      4'ha:
          /* empty */;
      4'h7:
          /* empty */;
      4'hc:
          /* empty */;
      4'hd:
          /* empty */;
      4'he:
          /* empty */;
      4'hf:
          /* empty */;
      4'hb:
          if (\$16 ) begin
            \$38  = vtx;
          end
    endcase
    if (rst) begin
      \$38  = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      4'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      4'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    bus__cyc = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h3:
          bus__cyc = 1'h1;
      4'h4:
          bus__cyc = 1'h1;
      4'h5:
          bus__cyc = 1'h1;
      4'h6:
          bus__cyc = 1'h1;
      4'h2:
          /* empty */;
      4'h8:
          bus__cyc = 1'h1;
      4'h9:
          bus__cyc = 1'h1;
      4'ha:
          bus__cyc = 1'h1;
      4'h7:
          /* empty */;
      4'hc:
          bus__cyc = 1'h1;
      4'hd:
          bus__cyc = 1'h1;
      4'he:
          bus__cyc = 1'h1;
      4'hf:
          bus__cyc = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    bus__stb = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h3:
          bus__stb = 1'h1;
      4'h4:
          bus__stb = 1'h1;
      4'h5:
          bus__stb = 1'h1;
      4'h6:
          bus__stb = 1'h1;
      4'h2:
          /* empty */;
      4'h8:
          bus__stb = 1'h1;
      4'h9:
          bus__stb = 1'h1;
      4'ha:
          bus__stb = 1'h1;
      4'h7:
          /* empty */;
      4'hc:
          bus__stb = 1'h1;
      4'hd:
          bus__stb = 1'h1;
      4'he:
          bus__stb = 1'h1;
      4'hf:
          bus__stb = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    bus__adr = 30'h00000000;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h3:
          bus__adr = addr[31:2];
      4'h4:
          bus__adr = addr[31:2];
      4'h5:
          bus__adr = addr[31:2];
      4'h6:
          bus__adr = addr[31:2];
      4'h2:
          /* empty */;
      4'h8:
          bus__adr = addr[31:2];
      4'h9:
          bus__adr = addr[31:2];
      4'ha:
          bus__adr = addr[31:2];
      4'h7:
          /* empty */;
      4'hc:
          bus__adr = addr[31:2];
      4'hd:
          bus__adr = addr[31:2];
      4'he:
          bus__adr = addr[31:2];
      4'hf:
          bus__adr = addr[31:2];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    bus__we = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h3:
          bus__we = 1'h0;
      4'h4:
          bus__we = 1'h0;
      4'h5:
          bus__we = 1'h0;
      4'h6:
          bus__we = 1'h0;
      4'h2:
          /* empty */;
      4'h8:
          bus__we = 1'h0;
      4'h9:
          bus__we = 1'h0;
      4'ha:
          bus__we = 1'h0;
      4'h7:
          /* empty */;
      4'hc:
          bus__we = 1'h0;
      4'hd:
          bus__we = 1'h0;
      4'he:
          bus__we = 1'h0;
      4'hf:
          bus__we = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$65 ) begin end
    bus__sel = 1'h0;
    casez (fsm_state)
      4'h0:
          /* empty */;
      4'h1:
          /* empty */;
      4'h3:
          bus__sel = 1'h1;
      4'h4:
          bus__sel = 1'h1;
      4'h5:
          bus__sel = 1'h1;
      4'h6:
          bus__sel = 1'h1;
      4'h2:
          /* empty */;
      4'h8:
          bus__sel = 1'h1;
      4'h9:
          bus__sel = 1'h1;
      4'ha:
          bus__sel = 1'h1;
      4'h7:
          /* empty */;
      4'hc:
          bus__sel = 1'h1;
      4'hd:
          bus__sel = 1'h1;
      4'he:
          bus__sel = 1'h1;
      4'hf:
          bus__sel = 1'h1;
    endcase
  end
  assign \c_pos.mode  = c_pos[0];
  assign \c_pos.info  = c_pos[128:1];
  assign \c_pos.info.constant_value  = c_pos[128:1];
  assign \c_pos.info.per_vertex  = c_pos[96:1];
  assign \c_pos.info.per_vertex.address  = c_pos[32:1];
  assign \c_pos.info.per_vertex.stride  = c_pos[48:33];
  assign \c_pos.info.per_vertex._pad0  = c_pos[64:49];
  assign \c_pos.info.per_vertex._pad1  = c_pos[96:65];
  assign \vtx.position  = vtx[103:0];
  assign \vtx.normal  = vtx[181:104];
  assign \vtx.color  = vtx[285:182];
  assign \c_norm.mode  = c_norm[0];
  assign \c_norm.info  = c_norm[128:1];
  assign \c_norm.info.constant_value  = c_norm[128:1];
  assign \c_norm.info.per_vertex  = c_norm[96:1];
  assign \c_norm.info.per_vertex.address  = c_norm[32:1];
  assign \c_norm.info.per_vertex.stride  = c_norm[48:33];
  assign \c_norm.info.per_vertex._pad0  = c_norm[64:49];
  assign \c_norm.info.per_vertex._pad1  = c_norm[96:65];
  assign \c_col.mode  = c_col[0];
  assign \c_col.info  = c_col[128:1];
  assign \c_col.info.constant_value  = c_col[128:1];
  assign \c_col.info.per_vertex  = c_col[96:1];
  assign \c_col.info.per_vertex.address  = c_col[32:1];
  assign \c_col.info.per_vertex.stride  = c_col[48:33];
  assign \c_col.info.per_vertex._pad0  = c_col[64:49];
  assign \c_col.info.per_vertex._pad1  = c_col[96:65];
  assign \o__payload.position  = o__payload[103:0];
  assign \o__payload.normal  = o__payload[181:104];
  assign \o__payload.color  = o__payload[285:182];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.ia_to_vtx_xf_fifo (rst, w_rdy, r_data, w_en, w_port__data, r_en, r_rdy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$66  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [285:0] r_data;
  wire [285:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [285:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [285:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [285:0] w_port__data;
  wire [285:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [285:0] storage [254:0];
  initial begin
    storage[0] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[1] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[2] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[3] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[4] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[5] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[6] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[7] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[8] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[9] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[10] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[11] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[12] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[13] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[14] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[15] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[16] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[17] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[18] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[19] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[20] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[21] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[22] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[23] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[24] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[25] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[26] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[27] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[28] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[29] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[30] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[31] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[32] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[33] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[34] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[35] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[36] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[37] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[38] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[39] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[40] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[41] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[42] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[43] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[44] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[45] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[46] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[47] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[48] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[49] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[50] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[51] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[52] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[53] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[54] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[55] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[56] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[57] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[58] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[59] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[60] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[61] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[62] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[63] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[64] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[65] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[66] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[67] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[68] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[69] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[70] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[71] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[72] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[73] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[74] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[75] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[76] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[77] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[78] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[79] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[80] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[81] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[82] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[83] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[84] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[85] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[86] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[87] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[88] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[89] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[90] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[91] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[92] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[93] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[94] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[95] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[96] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[97] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[98] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[99] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[100] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[101] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[102] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[103] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[104] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[105] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[106] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[107] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[108] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[109] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[110] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[111] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[112] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[113] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[114] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[115] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[116] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[117] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[118] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[119] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[120] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[121] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[122] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[123] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[124] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[125] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[126] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[127] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[128] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[129] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[130] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[131] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[132] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[133] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[134] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[135] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[136] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[137] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[138] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[139] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[140] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[141] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[142] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[143] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[144] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[145] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[146] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[147] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[148] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[149] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[150] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[151] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[152] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[153] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[154] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[155] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[156] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[157] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[158] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[159] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[160] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[161] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[162] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[163] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[164] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[165] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[166] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[167] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[168] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[169] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[170] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[171] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[172] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[173] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[174] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[175] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[176] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[177] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[178] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[179] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[180] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[181] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[182] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[183] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[184] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[185] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[186] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[187] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[188] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[189] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[190] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[191] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[192] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[193] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[194] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[195] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[196] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[197] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[198] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[199] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[200] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[201] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[202] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[203] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[204] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[205] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[206] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[207] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[208] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[209] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[210] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[211] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[212] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[213] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[214] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[215] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[216] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[217] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[218] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[219] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[220] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[221] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[222] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[223] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[224] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[225] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[226] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[227] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[228] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[229] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[230] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[231] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[232] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[233] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[234] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[235] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[236] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[237] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[238] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[239] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[240] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[241] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[242] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[243] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[244] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[245] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[246] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[247] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[248] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[249] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[250] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[251] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[252] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[253] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[254] = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [285:0] _0_;
  always @(posedge clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$66 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$66 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$66 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$66 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:52" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.idx (clk, rst, start, o__ready, bus__ack, ready, start_stb, bus__cyc, bus__adr, bus__we, bus__stb, bus__sel, o__valid, o__payload, c_address, c_count, c_kind, bus__dat_r);
  reg \$auto$verilog_backend.cc:2355:dump_module$67  = 0;
  wire [7:0] \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire [32:0] \$13 ;
  wire [32:0] \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire [32:0] \$18 ;
  wire [32:0] \$19 ;
  wire [15:0] \$2 ;
  wire [32:0] \$20 ;
  wire \$21 ;
  wire [32:0] \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  reg \$26 ;
  reg [31:0] \$27 ;
  reg [31:0] \$28 ;
  reg [2:0] \$29 ;
  wire [31:0] \$3 ;
  reg [15:0] \$30 ;
  reg [31:0] \$31 ;
  wire [5:0] \$32 ;
  wire [5:0] \$35 ;
  wire [5:0] \$38 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:54" *)
  reg [31:0] address = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input bus__ack;
  wire bus__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] bus__adr;
  reg [29:0] bus__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output bus__cyc;
  reg bus__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] bus__dat_r;
  wire [31:0] bus__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output bus__sel;
  reg bus__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output bus__stb;
  reg bus__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output bus__we;
  reg bus__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:44" *)
  input [31:0] c_address;
  wire [31:0] c_address;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:45" *)
  input [31:0] c_count;
  wire [31:0] c_count;
  (* enum_base_type = "IndexKind" *)
  (* enum_value_00 = "NOT_INDEXED" *)
  (* enum_value_01 = "U8" *)
  (* enum_value_10 = "U16" *)
  (* enum_value_11 = "U32" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pipeline.py:129" *)
  input [1:0] c_kind;
  wire [1:0] c_kind;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:95" *)
  reg [31:0] cur_idx = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:82" *)
  reg [31:0] data_read = 32'd0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:85" *)
  reg [15:0] extended_data;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:58" *)
  reg [2:0] index_increment;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:59" *)
  reg [1:0] index_shift;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [15:0] o__payload;
  reg [15:0] o__payload = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:42" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:47" *)
  input start;
  wire start;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:49" *)
  output start_stb;
  reg start_stb;
  assign \$32  = address[1:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:89" *) 4'h8;
  assign \$1  = data_read >> \$32 ;
  assign \$35  = address[1] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:91" *) 5'h10;
  assign \$2  = data_read >> \$35 ;
  assign \$4  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$9  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:109" *) c_count;
  assign \$10  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) c_kind;
  assign \$11  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:117" *) o__valid;
  assign \$12  = \$11  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:117" *) o__ready;
  assign \$13  = cur_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:121" *) 1'h1;
  assign \$14  = cur_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:123" *) 1'h1;
  assign \$15  = \$14  == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:123" *) c_count;
  assign \$16  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:140" *) o__valid;
  assign \$17  = \$16  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:140" *) o__ready;
  assign \$18  = address + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:141" *) index_increment;
  assign \$19  = cur_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:146" *) 1'h1;
  assign \$20  = cur_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:148" *) 1'h1;
  assign \$21  = \$20  == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:148" *) c_count;
  assign \$22  = address + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:141" *) index_increment;
  assign \$23  = | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:150" *) \$22 [1:0];
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:155" *) o__valid;
  assign \$25  = \$24  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:155" *) o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$26 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:95" *)
  always @(posedge clk)
    cur_idx <= \$27 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:54" *)
  always @(posedge clk)
    address <= \$28 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$29 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    o__payload <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:82" *)
  always @(posedge clk)
    data_read <= \$31 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    (* full_case = 32'd1 *)
    casez (c_kind)
      2'h1:
          index_increment = 3'h1;
      2'h2:
          index_increment = 3'h2;
      2'h3:
          index_increment = 3'h4;
      default:
          index_increment = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    (* full_case = 32'd1 *)
    casez (c_kind)
      2'h1:
          index_shift = 2'h0;
      2'h2:
          index_shift = 2'h1;
      2'h3:
          index_shift = 2'h2;
      default:
          index_shift = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    extended_data = 16'h0000;
    casez (c_kind)
      2'h1:
          extended_data = { 8'h00, \$1  };
      2'h2:
          extended_data = \$2 ;
      2'h3:
          extended_data = \$3 [15:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      3'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    start_stb = 1'h0;
    casez (fsm_state)
      3'h0:
          if (start) begin
            start_stb = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    bus__cyc = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          bus__cyc = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    bus__adr = 30'h00000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          bus__adr = address[31:2];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    bus__we = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          bus__we = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    bus__stb = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          bus__stb = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    bus__sel = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          bus__sel = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    \$26  = o__valid;
    if (o__ready) begin
      \$26  = 1'h0;
    end
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$12 ) begin
            \$26  = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h4:
          if (\$17 ) begin
            \$26  = 1'h1;
          end
    endcase
    if (rst) begin
      \$26  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    \$27  = cur_idx;
    casez (fsm_state)
      3'h0:
          if (start) begin
            \$27  = 32'd0;
          end
      3'h1:
          if (\$12 ) begin
            \$27  = \$13 [31:0];
          end
      3'h2:
          /* empty */;
      3'h4:
          if (\$17 ) begin
            \$27  = \$19 [31:0];
          end
    endcase
    if (rst) begin
      \$27  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    \$28  = address;
    casez (fsm_state)
      3'h0:
          if (start) begin
            \$28  = c_address;
          end
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          if (\$17 ) begin
            \$28  = \$18 [31:0];
          end
    endcase
    if (rst) begin
      \$28  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    \$29  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (start) begin
            (* full_case = 32'd1 *)
            if (\$9 ) begin
              \$29  = 3'h0;
            end else if (\$10 ) begin
              \$29  = 3'h1;
            end else begin
              \$29  = 3'h2;
            end
          end
      3'h1:
          if (\$12 ) begin
            if (\$15 ) begin
              \$29  = 3'h3;
            end
          end
      3'h2:
          if (bus__ack) begin
            \$29  = 3'h4;
          end
      3'h4:
          if (\$17 ) begin
            (* full_case = 32'd1 *)
            if (\$21 ) begin
              \$29  = 3'h3;
            end else if (\$23 ) begin
              \$29  = 3'h4;
            end else begin
              \$29  = 3'h2;
            end
          end
      3'h3:
          if (\$25 ) begin
            \$29  = 3'h0;
          end
    endcase
    if (rst) begin
      \$29  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    \$30  = o__payload;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$12 ) begin
            \$30  = cur_idx[15:0];
          end
      3'h2:
          /* empty */;
      3'h4:
          if (\$17 ) begin
            \$30  = extended_data;
          end
    endcase
    if (rst) begin
      \$30  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$67 ) begin end
    \$31  = data_read;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (bus__ack) begin
            \$31  = bus__dat_r;
          end
    endcase
    if (rst) begin
      \$31  = 32'd0;
    end
  end
  assign \$38  = 6'h00;
  assign \$3  = data_read;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.idx_to_topo_fifo (rst, w_rdy, r_data, w_en, w_port__data, r_en, r_rdy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$68  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [15:0] r_data;
  wire [15:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [15:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [15:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [15:0] w_port__data;
  wire [15:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [15:0] storage [254:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
    storage[64] = 16'h0000;
    storage[65] = 16'h0000;
    storage[66] = 16'h0000;
    storage[67] = 16'h0000;
    storage[68] = 16'h0000;
    storage[69] = 16'h0000;
    storage[70] = 16'h0000;
    storage[71] = 16'h0000;
    storage[72] = 16'h0000;
    storage[73] = 16'h0000;
    storage[74] = 16'h0000;
    storage[75] = 16'h0000;
    storage[76] = 16'h0000;
    storage[77] = 16'h0000;
    storage[78] = 16'h0000;
    storage[79] = 16'h0000;
    storage[80] = 16'h0000;
    storage[81] = 16'h0000;
    storage[82] = 16'h0000;
    storage[83] = 16'h0000;
    storage[84] = 16'h0000;
    storage[85] = 16'h0000;
    storage[86] = 16'h0000;
    storage[87] = 16'h0000;
    storage[88] = 16'h0000;
    storage[89] = 16'h0000;
    storage[90] = 16'h0000;
    storage[91] = 16'h0000;
    storage[92] = 16'h0000;
    storage[93] = 16'h0000;
    storage[94] = 16'h0000;
    storage[95] = 16'h0000;
    storage[96] = 16'h0000;
    storage[97] = 16'h0000;
    storage[98] = 16'h0000;
    storage[99] = 16'h0000;
    storage[100] = 16'h0000;
    storage[101] = 16'h0000;
    storage[102] = 16'h0000;
    storage[103] = 16'h0000;
    storage[104] = 16'h0000;
    storage[105] = 16'h0000;
    storage[106] = 16'h0000;
    storage[107] = 16'h0000;
    storage[108] = 16'h0000;
    storage[109] = 16'h0000;
    storage[110] = 16'h0000;
    storage[111] = 16'h0000;
    storage[112] = 16'h0000;
    storage[113] = 16'h0000;
    storage[114] = 16'h0000;
    storage[115] = 16'h0000;
    storage[116] = 16'h0000;
    storage[117] = 16'h0000;
    storage[118] = 16'h0000;
    storage[119] = 16'h0000;
    storage[120] = 16'h0000;
    storage[121] = 16'h0000;
    storage[122] = 16'h0000;
    storage[123] = 16'h0000;
    storage[124] = 16'h0000;
    storage[125] = 16'h0000;
    storage[126] = 16'h0000;
    storage[127] = 16'h0000;
    storage[128] = 16'h0000;
    storage[129] = 16'h0000;
    storage[130] = 16'h0000;
    storage[131] = 16'h0000;
    storage[132] = 16'h0000;
    storage[133] = 16'h0000;
    storage[134] = 16'h0000;
    storage[135] = 16'h0000;
    storage[136] = 16'h0000;
    storage[137] = 16'h0000;
    storage[138] = 16'h0000;
    storage[139] = 16'h0000;
    storage[140] = 16'h0000;
    storage[141] = 16'h0000;
    storage[142] = 16'h0000;
    storage[143] = 16'h0000;
    storage[144] = 16'h0000;
    storage[145] = 16'h0000;
    storage[146] = 16'h0000;
    storage[147] = 16'h0000;
    storage[148] = 16'h0000;
    storage[149] = 16'h0000;
    storage[150] = 16'h0000;
    storage[151] = 16'h0000;
    storage[152] = 16'h0000;
    storage[153] = 16'h0000;
    storage[154] = 16'h0000;
    storage[155] = 16'h0000;
    storage[156] = 16'h0000;
    storage[157] = 16'h0000;
    storage[158] = 16'h0000;
    storage[159] = 16'h0000;
    storage[160] = 16'h0000;
    storage[161] = 16'h0000;
    storage[162] = 16'h0000;
    storage[163] = 16'h0000;
    storage[164] = 16'h0000;
    storage[165] = 16'h0000;
    storage[166] = 16'h0000;
    storage[167] = 16'h0000;
    storage[168] = 16'h0000;
    storage[169] = 16'h0000;
    storage[170] = 16'h0000;
    storage[171] = 16'h0000;
    storage[172] = 16'h0000;
    storage[173] = 16'h0000;
    storage[174] = 16'h0000;
    storage[175] = 16'h0000;
    storage[176] = 16'h0000;
    storage[177] = 16'h0000;
    storage[178] = 16'h0000;
    storage[179] = 16'h0000;
    storage[180] = 16'h0000;
    storage[181] = 16'h0000;
    storage[182] = 16'h0000;
    storage[183] = 16'h0000;
    storage[184] = 16'h0000;
    storage[185] = 16'h0000;
    storage[186] = 16'h0000;
    storage[187] = 16'h0000;
    storage[188] = 16'h0000;
    storage[189] = 16'h0000;
    storage[190] = 16'h0000;
    storage[191] = 16'h0000;
    storage[192] = 16'h0000;
    storage[193] = 16'h0000;
    storage[194] = 16'h0000;
    storage[195] = 16'h0000;
    storage[196] = 16'h0000;
    storage[197] = 16'h0000;
    storage[198] = 16'h0000;
    storage[199] = 16'h0000;
    storage[200] = 16'h0000;
    storage[201] = 16'h0000;
    storage[202] = 16'h0000;
    storage[203] = 16'h0000;
    storage[204] = 16'h0000;
    storage[205] = 16'h0000;
    storage[206] = 16'h0000;
    storage[207] = 16'h0000;
    storage[208] = 16'h0000;
    storage[209] = 16'h0000;
    storage[210] = 16'h0000;
    storage[211] = 16'h0000;
    storage[212] = 16'h0000;
    storage[213] = 16'h0000;
    storage[214] = 16'h0000;
    storage[215] = 16'h0000;
    storage[216] = 16'h0000;
    storage[217] = 16'h0000;
    storage[218] = 16'h0000;
    storage[219] = 16'h0000;
    storage[220] = 16'h0000;
    storage[221] = 16'h0000;
    storage[222] = 16'h0000;
    storage[223] = 16'h0000;
    storage[224] = 16'h0000;
    storage[225] = 16'h0000;
    storage[226] = 16'h0000;
    storage[227] = 16'h0000;
    storage[228] = 16'h0000;
    storage[229] = 16'h0000;
    storage[230] = 16'h0000;
    storage[231] = 16'h0000;
    storage[232] = 16'h0000;
    storage[233] = 16'h0000;
    storage[234] = 16'h0000;
    storage[235] = 16'h0000;
    storage[236] = 16'h0000;
    storage[237] = 16'h0000;
    storage[238] = 16'h0000;
    storage[239] = 16'h0000;
    storage[240] = 16'h0000;
    storage[241] = 16'h0000;
    storage[242] = 16'h0000;
    storage[243] = 16'h0000;
    storage[244] = 16'h0000;
    storage[245] = 16'h0000;
    storage[246] = 16'h0000;
    storage[247] = 16'h0000;
    storage[248] = 16'h0000;
    storage[249] = 16'h0000;
    storage[250] = 16'h0000;
    storage[251] = 16'h0000;
    storage[252] = 16'h0000;
    storage[253] = 16'h0000;
    storage[254] = 16'h0000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [15:0] _0_;
  always @(posedge clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$68 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$68 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$68 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$68 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:781" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast (rst, i__valid, \i__payload$93 , \o__ready$87 , ready, i__ready, \o__valid$89 , \o__payload$85 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$69  = 0;
  wire \$1 ;
  wire [1:0] \$10 ;
  wire [1:0] \$11 ;
  wire [2:0] \$12 ;
  wire [1:0] \$13 ;
  wire [2:0] \$14 ;
  wire [3:0] \$15 ;
  wire [7:0] \$16 ;
  reg [757:0] \$17 ;
  reg [11:0] \$18 ;
  reg [11:0] \$19 ;
  wire \$2 ;
  reg [1:0] \$20 ;
  reg [5:0] \$21 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire [12:0] \$6 ;
  wire [12:0] \$7 ;
  wire \$8 ;
  wire [6:0] \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [757:0] ctx;
  (* init = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [757:0] \ctx$35 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$35.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$35.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$35.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$35.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$35.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx$35.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx$35.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx$35.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$35.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$35.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$35.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$35.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$35.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$35.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$35.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$35.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$35.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$35.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$35.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$35.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$35.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$35.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$35.vtx[2].texcoords ;
  (* init = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [757:0] \ctx$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$49.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$49.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$49.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$49.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$49.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx$49.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx$49.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx$49.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$49.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$49.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$49.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$49.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$49.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$49.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$49.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$49.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$49.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$49.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$49.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$49.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$49.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$49.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$49.vtx[2].texcoords ;
  (* init = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [757:0] \ctx$63 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$63.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$63.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$63.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$63.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$63.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx$63.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx$63.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx$63.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$63.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$63.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$63.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$63.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$63.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$63.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$63.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$63.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$63.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$63.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$63.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$63.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$63.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$63.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$63.vtx[2].texcoords ;
  (* init = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [757:0] \ctx$77 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$77.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$77.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$77.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$77.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx$77.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx$77.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx$77.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx$77.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$77.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$77.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$77.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$77.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$77.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$77.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$77.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$77.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$77.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$77.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx$77.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx$77.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx$77.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx$77.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx$77.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  reg [757:0] ctx_buf = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire \ctx_buf.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [11:0] \ctx_buf.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [11:0] \ctx_buf.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [11:0] \ctx_buf.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [11:0] \ctx_buf.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [47:0] \ctx_buf.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [47:0] \ctx_buf.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [554:0] \ctx_buf.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [184:0] \ctx_buf.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [103:0] \ctx_buf.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire \ctx_buf.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [53:0] \ctx_buf.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [-1:0] \ctx_buf.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [184:0] \ctx_buf.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [103:0] \ctx_buf.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire \ctx_buf.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [53:0] \ctx_buf.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [-1:0] \ctx_buf.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [184:0] \ctx_buf.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [103:0] \ctx_buf.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire \ctx_buf.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [53:0] \ctx_buf.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  wire [-1:0] \ctx_buf.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:836" *)
  wire [4:0] done_vec;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [110:0] i__0__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__0__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__0__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__0__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__0__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__0__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__0__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__0__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__0__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [110:0] i__1__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__1__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__1__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__1__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__1__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__1__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__1__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__1__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__1__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [110:0] i__2__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__2__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__2__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__2__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__2__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__2__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__2__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__2__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__2__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [110:0] i__3__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__3__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__3__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__3__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__3__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__3__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__3__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__3__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__3__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [110:0] i__4__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__4__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__4__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__4__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__4__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__4__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__4__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__4__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__4__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  reg [23:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [23:0] \i__payload$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$14.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$14.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [23:0] \i__payload$29 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$29.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$29.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [23:0] \i__payload$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$43.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$43.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [23:0] \i__payload$57 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$57.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$57.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [23:0] \i__payload$71 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$71.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$71.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  input [757:0] \i__payload$93 ;
  wire [757:0] \i__payload$93 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \i__payload$93.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [11:0] \i__payload$93.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [11:0] \i__payload$93.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [11:0] \i__payload$93.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [11:0] \i__payload$93.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [47:0] \i__payload$93.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [47:0] \i__payload$93.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [554:0] \i__payload$93.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [184:0] \i__payload$93.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [103:0] \i__payload$93.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \i__payload$93.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [53:0] \i__payload$93.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [-1:0] \i__payload$93.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [184:0] \i__payload$93.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [103:0] \i__payload$93.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \i__payload$93.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [53:0] \i__payload$93.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [-1:0] \i__payload$93.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [184:0] \i__payload$93.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [103:0] \i__payload$93.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \i__payload$93.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [53:0] \i__payload$93.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [-1:0] \i__payload$93.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \i__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \i__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$12 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$46 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$74 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$10 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$33 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \i__valid$75 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:784" *)
  reg [5:0] inflight = 6'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:802" *)
  reg inflight_inc;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:801" *)
  reg inflight_reset;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [23:0] o__0__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__0__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__0__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire o__0__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire o__0__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [23:0] o__1__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__1__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__1__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire o__1__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire o__1__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [23:0] o__2__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__2__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__2__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire o__2__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire o__2__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [23:0] o__3__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__3__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__3__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire o__3__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire o__3__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [23:0] o__4__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__4__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__4__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire o__4__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire o__4__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [110:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [110:0] \o__payload$37 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload$37.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload$37.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload$37.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload$37.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload$37.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload$37.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [110:0] \o__payload$51 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload$51.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload$51.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload$51.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload$51.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload$51.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload$51.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [110:0] \o__payload$65 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload$65.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload$65.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload$65.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload$65.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload$65.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload$65.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [110:0] \o__payload$79 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload$79.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload$79.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload$79.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload$79.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload$79.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload$79.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  output [110:0] \o__payload$85 ;
  wire [110:0] \o__payload$85 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [71:0] \o__payload$85.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [19:0] \o__payload$85.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [9:0] \o__payload$85.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [9:0] \o__payload$85.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire \o__payload$85.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:775" *)
  wire [-1:0] \o__payload$85.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [110:0] \o__payload$86 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \o__payload$86.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \o__payload$86.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \o__payload$86.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \o__payload$86.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \o__payload$86.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \o__payload$86.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$38 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$52 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$66 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$80 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input \o__ready$87 ;
  wire \o__ready$87 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$88 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$55 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$69 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$83 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output \o__valid$89 ;
  wire \o__valid$89 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$90 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  wire o_done;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  wire \o_done$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  wire \o_done$56 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  wire \o_done$70 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  wire \o_done$84 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:786" *)
  reg [11:0] px = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:787" *)
  reg [11:0] py = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:772" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:789" *)
  wire task_last_x;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:790" *)
  wire task_last_y;
  assign task_last_x = px >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:792" *) ctx_buf[744:733];
  assign task_last_y = py >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:793" *) ctx_buf[756:745];
  assign \$1  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$2  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$3  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$4  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:825" *) task_last_x;
  assign \$5  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:827" *) task_last_y;
  assign \$6  = px + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:826" *) 1'h1;
  assign \$7  = py + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:828" *) 1'h1;
  assign \$8  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:832" *) inflight;
  assign \$9  = inflight + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:852" *) inflight_inc;
  assign \$10  = done_vec[0] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:44" *) done_vec[1];
  assign \$11  = done_vec[2] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:44" *) done_vec[3];
  assign \$12  = \$10  + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:44" *) \$11 ;
  assign \$13  = done_vec[4] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:44" *) 1'h0;
  assign \$14  = \$13  + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:44" *) 1'h0;
  assign \$15  = \$12  + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:44" *) \$14 ;
  assign \$16  = \$9  - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:852" *) \$15 [2:0];
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:783" *)
  always @(posedge clk)
    ctx_buf <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:786" *)
  always @(posedge clk)
    px <= \$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:787" *)
  always @(posedge clk)
    py <= \$19 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:784" *)
  always @(posedge clk)
    inflight <= \$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:796" *)
  \top.pipeline.pipeline.rast.distrib  distrib (
    .clk(clk),
    .i__payload(i__payload),
    .i__ready(\i__ready$12 ),
    .i__valid(\i__valid$10 ),
    .o__0__payload(\i__payload$14 ),
    .o__0__ready(o__0__ready),
    .o__0__valid(\i__valid$18 ),
    .o__1__payload(\i__payload$29 ),
    .o__1__ready(o__1__ready),
    .o__1__valid(\i__valid$33 ),
    .o__2__payload(\i__payload$43 ),
    .o__2__ready(o__2__ready),
    .o__2__valid(\i__valid$47 ),
    .o__3__payload(\i__payload$57 ),
    .o__3__ready(o__3__ready),
    .o__3__valid(\i__valid$61 ),
    .o__4__payload(\i__payload$71 ),
    .o__4__ready(o__4__ready),
    .o__4__valid(\i__valid$75 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:838" *)
  \top.pipeline.pipeline.rast.fg_0  fg_0 (
    .clk(clk),
    .ctx(ctx_buf),
    .\i__payload$54 (\i__payload$14 ),
    .i__ready(o__0__ready),
    .\i__valid$53 (\i__valid$18 ),
    .o__payload(i__0__payload),
    .\o__ready$50 (o__ready),
    .o__valid(i__0__valid),
    .o_done(o_done),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:838" *)
  \top.pipeline.pipeline.rast.fg_1  fg_1 (
    .clk(clk),
    .ctx(ctx_buf),
    .\i__payload$54 (\i__payload$29 ),
    .i__ready(o__1__ready),
    .\i__valid$53 (\i__valid$33 ),
    .o__payload(i__1__payload),
    .\o__ready$50 (\o__ready$38 ),
    .o__valid(i__1__valid),
    .o_done(\o_done$42 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:838" *)
  \top.pipeline.pipeline.rast.fg_2  fg_2 (
    .clk(clk),
    .ctx(ctx_buf),
    .\i__payload$54 (\i__payload$43 ),
    .i__ready(o__2__ready),
    .\i__valid$53 (\i__valid$47 ),
    .o__payload(i__2__payload),
    .\o__ready$50 (\o__ready$52 ),
    .o__valid(i__2__valid),
    .o_done(\o_done$56 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:838" *)
  \top.pipeline.pipeline.rast.fg_3  fg_3 (
    .clk(clk),
    .ctx(ctx_buf),
    .\i__payload$54 (\i__payload$57 ),
    .i__ready(o__3__ready),
    .\i__valid$53 (\i__valid$61 ),
    .o__payload(i__3__payload),
    .\o__ready$50 (\o__ready$66 ),
    .o__valid(i__3__valid),
    .o_done(\o_done$70 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:838" *)
  \top.pipeline.pipeline.rast.fg_4  fg_4 (
    .clk(clk),
    .ctx(ctx_buf),
    .\i__payload$54 (\i__payload$71 ),
    .i__ready(o__4__ready),
    .\i__valid$53 (\i__valid$75 ),
    .o__payload(i__4__payload),
    .\o__ready$50 (\o__ready$80 ),
    .o__valid(i__4__valid),
    .o_done(\o_done$84 ),
    .rst(rst)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:797" *)
  \top.pipeline.pipeline.rast.recomb  recomb (
    .clk(clk),
    .i__0__payload(i__0__payload),
    .i__0__ready(o__ready),
    .i__0__valid(i__0__valid),
    .i__1__payload(i__1__payload),
    .i__1__ready(\o__ready$38 ),
    .i__1__valid(i__1__valid),
    .i__2__payload(i__2__payload),
    .i__2__ready(\o__ready$52 ),
    .i__2__valid(i__2__valid),
    .i__3__payload(i__3__payload),
    .i__3__ready(\o__ready$66 ),
    .i__3__valid(i__3__valid),
    .i__4__payload(i__4__payload),
    .i__4__ready(\o__ready$80 ),
    .i__4__valid(i__4__valid),
    .o__payload(\o__payload$85 ),
    .o__ready(\o__ready$87 ),
    .o__valid(\o__valid$89 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      2'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      2'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    inflight_reset = 1'h0;
    casez (fsm_state)
      2'h0:
          if (i__valid) begin
            inflight_reset = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    \i__valid$10  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          \i__valid$10  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    i__payload = 24'h000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
        begin
          i__payload[11:0] = px;
          i__payload[23:12] = py;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    inflight_inc = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\i__ready$12 ) begin
            inflight_inc = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    \$17  = ctx_buf;
    casez (fsm_state)
      2'h0:
          if (i__valid) begin
            \$17  = \i__payload$93 ;
          end
    endcase
    if (rst) begin
      \$17  = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    \$18  = px;
    casez (fsm_state)
      2'h0:
          if (i__valid) begin
            \$18  = \i__payload$93 [720:709];
          end
      2'h1:
          if (\i__ready$12 ) begin
            if (\$4 ) begin
              \$18  = \$6 [11:0];
            end else if (\$5 ) begin
              \$18  = ctx_buf[720:709];
            end
          end
    endcase
    if (rst) begin
      \$18  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    \$19  = py;
    casez (fsm_state)
      2'h0:
          if (i__valid) begin
            \$19  = \i__payload$93 [732:721];
          end
      2'h1:
          if (\i__ready$12 ) begin
            if (\$4 ) begin
            end else if (\$5 ) begin
              \$19  = \$7 [11:0];
            end
          end
    endcase
    if (rst) begin
      \$19  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    \$20  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (i__valid) begin
            \$20  = 2'h1;
          end
      2'h1:
          if (\i__ready$12 ) begin
            (* full_case = 32'd1 *)
            if (\$4 ) begin
            end else if (\$5 ) begin
            end else begin
              \$20  = 2'h2;
            end
          end
      2'h2:
          if (\$8 ) begin
            \$20  = 2'h0;
          end
    endcase
    if (rst) begin
      \$20  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$69 ) begin end
    (* full_case = 32'd1 *)
    if (inflight_reset) begin
      \$21  = 6'h00;
    end else begin
      \$21  = \$16 [5:0];
    end
    if (rst) begin
      \$21  = 6'h00;
    end
  end
  assign o__0__payload = \i__payload$14 ;
  assign \i__ready$17  = o__0__ready;
  assign o__0__valid = \i__valid$18 ;
  assign ctx = ctx_buf;
  assign o__payload = i__0__payload;
  assign i__0__ready = o__ready;
  assign o__valid = i__0__valid;
  assign o__1__payload = \i__payload$29 ;
  assign \i__ready$32  = o__1__ready;
  assign o__1__valid = \i__valid$33 ;
  assign \ctx$35  = ctx_buf;
  assign \o__payload$37  = i__1__payload;
  assign i__1__ready = \o__ready$38 ;
  assign \o__valid$41  = i__1__valid;
  assign o__2__payload = \i__payload$43 ;
  assign \i__ready$46  = o__2__ready;
  assign o__2__valid = \i__valid$47 ;
  assign \ctx$49  = ctx_buf;
  assign \o__payload$51  = i__2__payload;
  assign i__2__ready = \o__ready$52 ;
  assign \o__valid$55  = i__2__valid;
  assign o__3__payload = \i__payload$57 ;
  assign \i__ready$60  = o__3__ready;
  assign o__3__valid = \i__valid$61 ;
  assign \ctx$63  = ctx_buf;
  assign \o__payload$65  = i__3__payload;
  assign i__3__ready = \o__ready$66 ;
  assign \o__valid$69  = i__3__valid;
  assign o__4__payload = \i__payload$71 ;
  assign \i__ready$74  = o__4__ready;
  assign o__4__valid = \i__valid$75 ;
  assign \ctx$77  = ctx_buf;
  assign \o__payload$79  = i__4__payload;
  assign i__4__ready = \o__ready$80 ;
  assign \o__valid$83  = i__4__valid;
  assign \o__payload$86  = \o__payload$85 ;
  assign \o__ready$88  = \o__ready$87 ;
  assign \o__valid$90  = \o__valid$89 ;
  assign \ctx_buf.vtx  = ctx_buf[554:0];
  assign \ctx_buf.vtx[0]  = ctx_buf[184:0];
  assign \ctx_buf.vtx[0].position_ndc  = ctx_buf[53:0];
  assign \ctx_buf.vtx[0].color  = ctx_buf[183:80];
  assign \ctx_buf.vtx[0].front_facing  = ctx_buf[184];
  assign \ctx_buf.vtx[1]  = ctx_buf[369:185];
  assign \ctx_buf.vtx[1].position_ndc  = ctx_buf[238:185];
  assign \ctx_buf.vtx[1].color  = ctx_buf[368:265];
  assign \ctx_buf.vtx[1].front_facing  = ctx_buf[369];
  assign \ctx_buf.vtx[2]  = ctx_buf[554:370];
  assign \ctx_buf.vtx[2].position_ndc  = ctx_buf[423:370];
  assign \ctx_buf.vtx[2].color  = ctx_buf[553:450];
  assign \ctx_buf.vtx[2].front_facing  = ctx_buf[554];
  assign \ctx_buf.screen_x  = ctx_buf[602:555];
  assign \ctx_buf.screen_y  = ctx_buf[650:603];
  assign \ctx_buf.min_x  = ctx_buf[720:709];
  assign \ctx_buf.min_y  = ctx_buf[732:721];
  assign \ctx_buf.max_x  = ctx_buf[744:733];
  assign \ctx_buf.max_y  = ctx_buf[756:745];
  assign \ctx_buf.front_facing  = ctx_buf[757];
  assign \i__payload.px  = i__payload[11:0];
  assign \i__payload.py  = i__payload[23:12];
  assign \i__payload$14.px  = \i__payload$14 [11:0];
  assign \i__payload$14.py  = \i__payload$14 [23:12];
  assign \o__0__payload.px  = \i__payload$14 [11:0];
  assign \o__0__payload.py  = \i__payload$14 [23:12];
  assign \ctx.vtx  = ctx_buf[554:0];
  assign \ctx.vtx[0]  = ctx_buf[184:0];
  assign \ctx.vtx[0].position_ndc  = ctx_buf[53:0];
  assign \ctx.vtx[0].color  = ctx_buf[183:80];
  assign \ctx.vtx[0].front_facing  = ctx_buf[184];
  assign \ctx.vtx[1]  = ctx_buf[369:185];
  assign \ctx.vtx[1].position_ndc  = ctx_buf[238:185];
  assign \ctx.vtx[1].color  = ctx_buf[368:265];
  assign \ctx.vtx[1].front_facing  = ctx_buf[369];
  assign \ctx.vtx[2]  = ctx_buf[554:370];
  assign \ctx.vtx[2].position_ndc  = ctx_buf[423:370];
  assign \ctx.vtx[2].color  = ctx_buf[553:450];
  assign \ctx.vtx[2].front_facing  = ctx_buf[554];
  assign \ctx.screen_x  = ctx_buf[602:555];
  assign \ctx.screen_y  = ctx_buf[650:603];
  assign \ctx.min_x  = ctx_buf[720:709];
  assign \ctx.min_y  = ctx_buf[732:721];
  assign \ctx.max_x  = ctx_buf[744:733];
  assign \ctx.max_y  = ctx_buf[756:745];
  assign \ctx.front_facing  = ctx_buf[757];
  assign \i__0__payload.color  = i__0__payload[89:18];
  assign \i__0__payload.coord_pos  = i__0__payload[109:90];
  assign \i__0__payload.coord_pos[0]  = i__0__payload[99:90];
  assign \i__0__payload.coord_pos[1]  = i__0__payload[109:100];
  assign \i__0__payload.front_facing  = i__0__payload[110];
  assign \o__payload.color  = i__0__payload[89:18];
  assign \o__payload.coord_pos  = i__0__payload[109:90];
  assign \o__payload.coord_pos[0]  = i__0__payload[99:90];
  assign \o__payload.coord_pos[1]  = i__0__payload[109:100];
  assign \o__payload.front_facing  = i__0__payload[110];
  assign \i__payload$29.px  = \i__payload$29 [11:0];
  assign \i__payload$29.py  = \i__payload$29 [23:12];
  assign \o__1__payload.px  = \i__payload$29 [11:0];
  assign \o__1__payload.py  = \i__payload$29 [23:12];
  assign \ctx$35.vtx  = ctx_buf[554:0];
  assign \ctx$35.vtx[0]  = ctx_buf[184:0];
  assign \ctx$35.vtx[0].position_ndc  = ctx_buf[53:0];
  assign \ctx$35.vtx[0].color  = ctx_buf[183:80];
  assign \ctx$35.vtx[0].front_facing  = ctx_buf[184];
  assign \ctx$35.vtx[1]  = ctx_buf[369:185];
  assign \ctx$35.vtx[1].position_ndc  = ctx_buf[238:185];
  assign \ctx$35.vtx[1].color  = ctx_buf[368:265];
  assign \ctx$35.vtx[1].front_facing  = ctx_buf[369];
  assign \ctx$35.vtx[2]  = ctx_buf[554:370];
  assign \ctx$35.vtx[2].position_ndc  = ctx_buf[423:370];
  assign \ctx$35.vtx[2].color  = ctx_buf[553:450];
  assign \ctx$35.vtx[2].front_facing  = ctx_buf[554];
  assign \ctx$35.screen_x  = ctx_buf[602:555];
  assign \ctx$35.screen_y  = ctx_buf[650:603];
  assign \ctx$35.min_x  = ctx_buf[720:709];
  assign \ctx$35.min_y  = ctx_buf[732:721];
  assign \ctx$35.max_x  = ctx_buf[744:733];
  assign \ctx$35.max_y  = ctx_buf[756:745];
  assign \ctx$35.front_facing  = ctx_buf[757];
  assign \i__1__payload.color  = i__1__payload[89:18];
  assign \i__1__payload.coord_pos  = i__1__payload[109:90];
  assign \i__1__payload.coord_pos[0]  = i__1__payload[99:90];
  assign \i__1__payload.coord_pos[1]  = i__1__payload[109:100];
  assign \i__1__payload.front_facing  = i__1__payload[110];
  assign \o__payload$37.color  = i__1__payload[89:18];
  assign \o__payload$37.coord_pos  = i__1__payload[109:90];
  assign \o__payload$37.coord_pos[0]  = i__1__payload[99:90];
  assign \o__payload$37.coord_pos[1]  = i__1__payload[109:100];
  assign \o__payload$37.front_facing  = i__1__payload[110];
  assign \i__payload$43.px  = \i__payload$43 [11:0];
  assign \i__payload$43.py  = \i__payload$43 [23:12];
  assign \o__2__payload.px  = \i__payload$43 [11:0];
  assign \o__2__payload.py  = \i__payload$43 [23:12];
  assign \ctx$49.vtx  = ctx_buf[554:0];
  assign \ctx$49.vtx[0]  = ctx_buf[184:0];
  assign \ctx$49.vtx[0].position_ndc  = ctx_buf[53:0];
  assign \ctx$49.vtx[0].color  = ctx_buf[183:80];
  assign \ctx$49.vtx[0].front_facing  = ctx_buf[184];
  assign \ctx$49.vtx[1]  = ctx_buf[369:185];
  assign \ctx$49.vtx[1].position_ndc  = ctx_buf[238:185];
  assign \ctx$49.vtx[1].color  = ctx_buf[368:265];
  assign \ctx$49.vtx[1].front_facing  = ctx_buf[369];
  assign \ctx$49.vtx[2]  = ctx_buf[554:370];
  assign \ctx$49.vtx[2].position_ndc  = ctx_buf[423:370];
  assign \ctx$49.vtx[2].color  = ctx_buf[553:450];
  assign \ctx$49.vtx[2].front_facing  = ctx_buf[554];
  assign \ctx$49.screen_x  = ctx_buf[602:555];
  assign \ctx$49.screen_y  = ctx_buf[650:603];
  assign \ctx$49.min_x  = ctx_buf[720:709];
  assign \ctx$49.min_y  = ctx_buf[732:721];
  assign \ctx$49.max_x  = ctx_buf[744:733];
  assign \ctx$49.max_y  = ctx_buf[756:745];
  assign \ctx$49.front_facing  = ctx_buf[757];
  assign \i__2__payload.color  = i__2__payload[89:18];
  assign \i__2__payload.coord_pos  = i__2__payload[109:90];
  assign \i__2__payload.coord_pos[0]  = i__2__payload[99:90];
  assign \i__2__payload.coord_pos[1]  = i__2__payload[109:100];
  assign \i__2__payload.front_facing  = i__2__payload[110];
  assign \o__payload$51.color  = i__2__payload[89:18];
  assign \o__payload$51.coord_pos  = i__2__payload[109:90];
  assign \o__payload$51.coord_pos[0]  = i__2__payload[99:90];
  assign \o__payload$51.coord_pos[1]  = i__2__payload[109:100];
  assign \o__payload$51.front_facing  = i__2__payload[110];
  assign \i__payload$57.px  = \i__payload$57 [11:0];
  assign \i__payload$57.py  = \i__payload$57 [23:12];
  assign \o__3__payload.px  = \i__payload$57 [11:0];
  assign \o__3__payload.py  = \i__payload$57 [23:12];
  assign \ctx$63.vtx  = ctx_buf[554:0];
  assign \ctx$63.vtx[0]  = ctx_buf[184:0];
  assign \ctx$63.vtx[0].position_ndc  = ctx_buf[53:0];
  assign \ctx$63.vtx[0].color  = ctx_buf[183:80];
  assign \ctx$63.vtx[0].front_facing  = ctx_buf[184];
  assign \ctx$63.vtx[1]  = ctx_buf[369:185];
  assign \ctx$63.vtx[1].position_ndc  = ctx_buf[238:185];
  assign \ctx$63.vtx[1].color  = ctx_buf[368:265];
  assign \ctx$63.vtx[1].front_facing  = ctx_buf[369];
  assign \ctx$63.vtx[2]  = ctx_buf[554:370];
  assign \ctx$63.vtx[2].position_ndc  = ctx_buf[423:370];
  assign \ctx$63.vtx[2].color  = ctx_buf[553:450];
  assign \ctx$63.vtx[2].front_facing  = ctx_buf[554];
  assign \ctx$63.screen_x  = ctx_buf[602:555];
  assign \ctx$63.screen_y  = ctx_buf[650:603];
  assign \ctx$63.min_x  = ctx_buf[720:709];
  assign \ctx$63.min_y  = ctx_buf[732:721];
  assign \ctx$63.max_x  = ctx_buf[744:733];
  assign \ctx$63.max_y  = ctx_buf[756:745];
  assign \ctx$63.front_facing  = ctx_buf[757];
  assign \i__3__payload.color  = i__3__payload[89:18];
  assign \i__3__payload.coord_pos  = i__3__payload[109:90];
  assign \i__3__payload.coord_pos[0]  = i__3__payload[99:90];
  assign \i__3__payload.coord_pos[1]  = i__3__payload[109:100];
  assign \i__3__payload.front_facing  = i__3__payload[110];
  assign \o__payload$65.color  = i__3__payload[89:18];
  assign \o__payload$65.coord_pos  = i__3__payload[109:90];
  assign \o__payload$65.coord_pos[0]  = i__3__payload[99:90];
  assign \o__payload$65.coord_pos[1]  = i__3__payload[109:100];
  assign \o__payload$65.front_facing  = i__3__payload[110];
  assign \i__payload$71.px  = \i__payload$71 [11:0];
  assign \i__payload$71.py  = \i__payload$71 [23:12];
  assign \o__4__payload.px  = \i__payload$71 [11:0];
  assign \o__4__payload.py  = \i__payload$71 [23:12];
  assign \ctx$77.vtx  = ctx_buf[554:0];
  assign \ctx$77.vtx[0]  = ctx_buf[184:0];
  assign \ctx$77.vtx[0].position_ndc  = ctx_buf[53:0];
  assign \ctx$77.vtx[0].color  = ctx_buf[183:80];
  assign \ctx$77.vtx[0].front_facing  = ctx_buf[184];
  assign \ctx$77.vtx[1]  = ctx_buf[369:185];
  assign \ctx$77.vtx[1].position_ndc  = ctx_buf[238:185];
  assign \ctx$77.vtx[1].color  = ctx_buf[368:265];
  assign \ctx$77.vtx[1].front_facing  = ctx_buf[369];
  assign \ctx$77.vtx[2]  = ctx_buf[554:370];
  assign \ctx$77.vtx[2].position_ndc  = ctx_buf[423:370];
  assign \ctx$77.vtx[2].color  = ctx_buf[553:450];
  assign \ctx$77.vtx[2].front_facing  = ctx_buf[554];
  assign \ctx$77.screen_x  = ctx_buf[602:555];
  assign \ctx$77.screen_y  = ctx_buf[650:603];
  assign \ctx$77.min_x  = ctx_buf[720:709];
  assign \ctx$77.min_y  = ctx_buf[732:721];
  assign \ctx$77.max_x  = ctx_buf[744:733];
  assign \ctx$77.max_y  = ctx_buf[756:745];
  assign \ctx$77.front_facing  = ctx_buf[757];
  assign \i__4__payload.color  = i__4__payload[89:18];
  assign \i__4__payload.coord_pos  = i__4__payload[109:90];
  assign \i__4__payload.coord_pos[0]  = i__4__payload[99:90];
  assign \i__4__payload.coord_pos[1]  = i__4__payload[109:100];
  assign \i__4__payload.front_facing  = i__4__payload[110];
  assign \o__payload$79.color  = i__4__payload[89:18];
  assign \o__payload$79.coord_pos  = i__4__payload[109:90];
  assign \o__payload$79.coord_pos[0]  = i__4__payload[99:90];
  assign \o__payload$79.coord_pos[1]  = i__4__payload[109:100];
  assign \o__payload$79.front_facing  = i__4__payload[110];
  assign \o__payload$85.color  = \o__payload$85 [89:18];
  assign \o__payload$85.coord_pos  = \o__payload$85 [109:90];
  assign \o__payload$85.coord_pos[0]  = \o__payload$85 [99:90];
  assign \o__payload$85.coord_pos[1]  = \o__payload$85 [109:100];
  assign \o__payload$85.front_facing  = \o__payload$85 [110];
  assign \o__payload$86.color  = \o__payload$85 [89:18];
  assign \o__payload$86.coord_pos  = \o__payload$85 [109:90];
  assign \o__payload$86.coord_pos[0]  = \o__payload$85 [99:90];
  assign \o__payload$86.coord_pos[1]  = \o__payload$85 [109:100];
  assign \o__payload$86.front_facing  = \o__payload$85 [110];
  assign \i__payload$93.vtx  = \i__payload$93 [554:0];
  assign \i__payload$93.vtx[0]  = \i__payload$93 [184:0];
  assign \i__payload$93.vtx[0].position_ndc  = \i__payload$93 [53:0];
  assign \i__payload$93.vtx[0].color  = \i__payload$93 [183:80];
  assign \i__payload$93.vtx[0].front_facing  = \i__payload$93 [184];
  assign \i__payload$93.vtx[1]  = \i__payload$93 [369:185];
  assign \i__payload$93.vtx[1].position_ndc  = \i__payload$93 [238:185];
  assign \i__payload$93.vtx[1].color  = \i__payload$93 [368:265];
  assign \i__payload$93.vtx[1].front_facing  = \i__payload$93 [369];
  assign \i__payload$93.vtx[2]  = \i__payload$93 [554:370];
  assign \i__payload$93.vtx[2].position_ndc  = \i__payload$93 [423:370];
  assign \i__payload$93.vtx[2].color  = \i__payload$93 [553:450];
  assign \i__payload$93.vtx[2].front_facing  = \i__payload$93 [554];
  assign \i__payload$93.screen_x  = \i__payload$93 [602:555];
  assign \i__payload$93.screen_y  = \i__payload$93 [650:603];
  assign \i__payload$93.min_x  = \i__payload$93 [720:709];
  assign \i__payload$93.min_y  = \i__payload$93 [732:721];
  assign \i__payload$93.max_x  = \i__payload$93 [744:733];
  assign \i__payload$93.max_y  = \i__payload$93 [756:745];
  assign \i__payload$93.front_facing  = \i__payload$93 [757];
  assign done_vec[4] = \o_done$84 ;
  assign done_vec[3] = \o_done$70 ;
  assign done_vec[2] = \o_done$56 ;
  assign done_vec[1] = \o_done$42 ;
  assign done_vec[0] = o_done;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:283" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.distrib (rst, i__ready, i__valid, i__payload, o__0__valid, o__1__valid, o__2__valid, o__3__valid, o__4__valid, o__0__payload, o__1__payload, o__2__payload, o__3__payload, o__4__payload, o__0__ready, o__1__ready, o__2__ready, o__3__ready, o__4__ready, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$70  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  reg \$16 ;
  reg \$17 ;
  reg \$18 ;
  reg \$19 ;
  wire \$2 ;
  reg \$20 ;
  reg [23:0] \$21 ;
  reg [23:0] \$22 ;
  reg [23:0] \$23 ;
  reg [23:0] \$24 ;
  reg [23:0] \$25 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  input [23:0] i__payload;
  wire [23:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \i__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \i__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  output [23:0] o__0__payload;
  reg [23:0] o__0__payload = 24'h000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__0__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__0__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__0__ready;
  wire o__0__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__0__valid;
  reg o__0__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  output [23:0] o__1__payload;
  reg [23:0] o__1__payload = 24'h000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__1__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__1__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__1__ready;
  wire o__1__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__1__valid;
  reg o__1__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  output [23:0] o__2__payload;
  reg [23:0] o__2__payload = 24'h000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__2__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__2__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__2__ready;
  wire o__2__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__2__valid;
  reg o__2__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  output [23:0] o__3__payload;
  reg [23:0] o__3__payload = 24'h000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__3__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__3__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__3__ready;
  wire o__3__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__3__valid;
  reg o__3__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  output [23:0] o__4__payload;
  reg [23:0] o__4__payload = 24'h000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__4__payload.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  wire [11:0] \o__4__payload.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__4__ready;
  wire o__4__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__4__valid;
  reg o__4__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:289" *)
  reg [2:0] sel;
  assign \$1  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:298" *) sel;
  assign \$2  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:298" *) 1'h1;
  assign \$3  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:298" *) 2'h2;
  assign \$4  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:298" *) 2'h3;
  assign \$5  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:298" *) 3'h4;
  assign \$6  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__0__valid;
  assign \$7  = \$6  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__0__ready;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__1__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__1__ready;
  assign \$10  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__2__valid;
  assign \$11  = \$10  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__2__ready;
  assign \$12  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__3__valid;
  assign \$13  = \$12  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__3__ready;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__4__valid;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:292" *) o__4__ready;
  assign i__ready = sel != (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:295" *) 3'h5;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__0__valid <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__1__valid <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__2__valid <= \$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__3__valid <= \$19 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__4__valid <= \$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  always @(posedge clk)
    o__0__payload <= \$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  always @(posedge clk)
    o__1__payload <= \$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  always @(posedge clk)
    o__2__payload <= \$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  always @(posedge clk)
    o__3__payload <= \$24 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:274" *)
  always @(posedge clk)
    o__4__payload <= \$25 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$16  = o__0__valid;
    if (o__0__ready) begin
      \$16  = 1'h0;
    end
    if (i__valid) begin
      if (\$1 ) begin
        \$16  = 1'h1;
      end
    end
    if (rst) begin
      \$16  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$17  = o__1__valid;
    if (o__1__ready) begin
      \$17  = 1'h0;
    end
    if (i__valid) begin
      if (\$2 ) begin
        \$17  = 1'h1;
      end
    end
    if (rst) begin
      \$17  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$18  = o__2__valid;
    if (o__2__ready) begin
      \$18  = 1'h0;
    end
    if (i__valid) begin
      if (\$3 ) begin
        \$18  = 1'h1;
      end
    end
    if (rst) begin
      \$18  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$19  = o__3__valid;
    if (o__3__ready) begin
      \$19  = 1'h0;
    end
    if (i__valid) begin
      if (\$4 ) begin
        \$19  = 1'h1;
      end
    end
    if (rst) begin
      \$19  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$20  = o__4__valid;
    if (o__4__ready) begin
      \$20  = 1'h0;
    end
    if (i__valid) begin
      if (\$5 ) begin
        \$20  = 1'h1;
      end
    end
    if (rst) begin
      \$20  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$21  = o__0__payload;
    if (i__valid) begin
      if (\$1 ) begin
        \$21  = i__payload;
      end
    end
    if (rst) begin
      \$21  = 24'h000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$22  = o__1__payload;
    if (i__valid) begin
      if (\$2 ) begin
        \$22  = i__payload;
      end
    end
    if (rst) begin
      \$22  = 24'h000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$23  = o__2__payload;
    if (i__valid) begin
      if (\$3 ) begin
        \$23  = i__payload;
      end
    end
    if (rst) begin
      \$23  = 24'h000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$24  = o__3__payload;
    if (i__valid) begin
      if (\$4 ) begin
        \$24  = i__payload;
      end
    end
    if (rst) begin
      \$24  = 24'h000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    \$25  = o__4__payload;
    if (i__valid) begin
      if (\$5 ) begin
        \$25  = i__payload;
      end
    end
    if (rst) begin
      \$25  = 24'h000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$70 ) begin end
    sel = 3'h5;
    if (\$7 ) begin
      sel = 3'h0;
    end
    if (\$9 ) begin
      sel = 3'h1;
    end
    if (\$11 ) begin
      sel = 3'h2;
    end
    if (\$13 ) begin
      sel = 3'h3;
    end
    if (\$15 ) begin
      sel = 3'h4;
    end
  end
  assign \o__0__payload.px  = o__0__payload[11:0];
  assign \o__0__payload.py  = o__0__payload[23:12];
  assign \i__payload.px  = i__payload[11:0];
  assign \i__payload.py  = i__payload[23:12];
  assign \o__1__payload.px  = o__1__payload[11:0];
  assign \o__1__payload.py  = o__1__payload[23:12];
  assign \o__2__payload.px  = o__2__payload[11:0];
  assign \o__2__payload.py  = o__2__payload[23:12];
  assign \o__3__payload.px  = o__3__payload[11:0];
  assign \o__3__payload.py  = o__3__payload[23:12];
  assign \o__4__payload.px  = o__4__payload[11:0];
  assign \o__4__payload.py  = o__4__payload[23:12];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:367" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_0 (rst, ctx, \i__valid$53 , \i__payload$54 , \o__ready$50 , i__ready, o_done, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$71  = 0;
  wire [31:0] \$1 ;
  wire \$10 ;
  wire \$100 ;
  wire \$101 ;
  wire \$102 ;
  wire \$103 ;
  wire \$104 ;
  wire [13:0] \$105 ;
  wire [13:0] \$106 ;
  wire [16:0] \$107 ;
  wire [16:0] \$108 ;
  wire [13:0] \$109 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [13:0] \$111 ;
  wire [18:0] \$112 ;
  wire [29:0] \$113 ;
  wire [16:0] \$114 ;
  wire [16:0] \$115 ;
  wire [16:0] \$116 ;
  wire [16:0] \$117 ;
  wire \$118 ;
  wire \$119 ;
  wire \$12 ;
  wire [57:0] \$120 ;
  wire [57:0] \$121 ;
  wire [29:0] \$122 ;
  wire [16:0] \$123 ;
  wire [16:0] \$124 ;
  wire [16:0] \$125 ;
  wire [16:0] \$126 ;
  wire \$127 ;
  wire \$128 ;
  wire [57:0] \$129 ;
  wire \$13 ;
  wire [57:0] \$130 ;
  wire [29:0] \$131 ;
  wire [18:0] \$132 ;
  wire [19:0] \$133 ;
  wire [52:0] \$134 ;
  wire \$135 ;
  wire \$136 ;
  wire \$137 ;
  wire \$138 ;
  wire \$139 ;
  wire [25:0] \$14 ;
  wire [18:0] \$140 ;
  wire [18:0] \$141 ;
  wire [36:0] \$142 ;
  wire \$143 ;
  wire [36:0] \$144 ;
  wire \$145 ;
  wire [36:0] \$146 ;
  wire [19:0] \$147 ;
  wire [19:0] \$148 ;
  wire [36:0] \$149 ;
  wire [25:0] \$15 ;
  wire \$150 ;
  wire [36:0] \$151 ;
  wire \$152 ;
  wire [36:0] \$153 ;
  wire [19:0] \$154 ;
  wire [19:0] \$155 ;
  wire \$156 ;
  wire \$157 ;
  wire [51:0] \$158 ;
  wire [51:0] \$159 ;
  wire \$16 ;
  wire \$160 ;
  wire \$161 ;
  wire [51:0] \$162 ;
  wire [51:0] \$163 ;
  wire \$164 ;
  wire \$165 ;
  wire [18:0] \$166 ;
  wire [18:0] \$167 ;
  wire [18:0] \$168 ;
  wire [19:0] \$169 ;
  wire \$17 ;
  wire [36:0] \$170 ;
  wire \$171 ;
  wire [36:0] \$172 ;
  wire \$173 ;
  wire [36:0] \$174 ;
  wire [19:0] \$175 ;
  wire [19:0] \$176 ;
  reg \$177 ;
  wire [17:0] \$178 ;
  wire [41:0] \$179 ;
  wire [25:0] \$18 ;
  wire [41:0] \$180 ;
  wire [41:0] \$181 ;
  wire [17:0] \$182 ;
  wire [41:0] \$183 ;
  wire [41:0] \$184 ;
  wire [41:0] \$185 ;
  wire [17:0] \$186 ;
  wire [41:0] \$187 ;
  wire [41:0] \$188 ;
  wire [41:0] \$189 ;
  wire [25:0] \$19 ;
  reg \$190 ;
  wire [17:0] \$191 ;
  wire [41:0] \$192 ;
  wire [41:0] \$193 ;
  wire [41:0] \$194 ;
  wire [17:0] \$195 ;
  wire [41:0] \$196 ;
  wire [41:0] \$197 ;
  wire [41:0] \$198 ;
  wire [17:0] \$199 ;
  wire \$2 ;
  wire \$20 ;
  wire [41:0] \$200 ;
  wire [41:0] \$201 ;
  wire [41:0] \$202 ;
  wire [36:0] \$203 ;
  wire \$204 ;
  wire [36:0] \$205 ;
  wire \$206 ;
  wire [36:0] \$207 ;
  wire [19:0] \$208 ;
  wire [19:0] \$209 ;
  wire \$21 ;
  wire \$210 ;
  wire \$211 ;
  wire [18:0] \$212 ;
  wire [18:0] \$213 ;
  wire [36:0] \$214 ;
  wire \$215 ;
  wire [36:0] \$216 ;
  wire \$217 ;
  wire [36:0] \$218 ;
  wire [19:0] \$219 ;
  wire [25:0] \$22 ;
  wire [19:0] \$220 ;
  wire [36:0] \$221 ;
  wire \$222 ;
  wire [36:0] \$223 ;
  wire \$224 ;
  wire [36:0] \$225 ;
  wire [19:0] \$226 ;
  wire [19:0] \$227 ;
  wire \$228 ;
  wire \$229 ;
  wire [25:0] \$23 ;
  wire [18:0] \$230 ;
  wire [18:0] \$231 ;
  wire [36:0] \$232 ;
  wire \$233 ;
  wire [36:0] \$234 ;
  wire \$235 ;
  wire [36:0] \$236 ;
  wire [19:0] \$237 ;
  wire [19:0] \$238 ;
  wire [36:0] \$239 ;
  wire \$24 ;
  wire \$240 ;
  wire [36:0] \$241 ;
  wire \$242 ;
  wire [36:0] \$243 ;
  wire [19:0] \$244 ;
  wire [19:0] \$245 ;
  wire \$246 ;
  wire \$247 ;
  wire [18:0] \$248 ;
  wire [18:0] \$249 ;
  wire \$25 ;
  wire [36:0] \$250 ;
  wire \$251 ;
  wire [36:0] \$252 ;
  wire \$253 ;
  wire [36:0] \$254 ;
  wire [19:0] \$255 ;
  wire [19:0] \$256 ;
  wire [36:0] \$257 ;
  wire \$258 ;
  wire [36:0] \$259 ;
  wire [25:0] \$26 ;
  wire \$260 ;
  wire [36:0] \$261 ;
  wire [19:0] \$262 ;
  wire [19:0] \$263 ;
  reg [11:0] \$264 ;
  reg [11:0] \$265 ;
  reg [15:0] \$266 ;
  reg [15:0] \$267 ;
  reg [15:0] \$268 ;
  reg [15:0] \$269 ;
  wire [25:0] \$27 ;
  reg [15:0] \$270 ;
  reg [15:0] \$271 ;
  reg [4:0] \$272 ;
  reg [28:0] \$273 ;
  reg [28:0] \$274 ;
  reg [15:0] \$275 ;
  reg [15:0] \$276 ;
  reg [15:0] \$277 ;
  reg [15:0] \$278 ;
  reg [28:0] \$279 ;
  wire \$28 ;
  reg [53:0] \$280 ;
  reg [28:0] \$281 ;
  reg [15:0] \$282 ;
  reg [15:0] \$283 ;
  reg [15:0] \$284 ;
  reg [15:0] \$285 ;
  reg [25:0] \$286 ;
  reg [57:0] \$287 ;
  reg [28:0] \$288 ;
  reg [28:0] \$289 ;
  wire \$29 ;
  reg [17:0] \$290 ;
  reg [25:0] \$291 ;
  reg [53:0] \$292 ;
  reg [17:0] \$293 ;
  reg [17:0] \$294 ;
  reg [17:0] \$295 ;
  reg [17:0] \$296 ;
  wire \$3 ;
  wire [25:0] \$30 ;
  wire [25:0] \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire [25:0] \$34 ;
  wire [25:0] \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire [25:0] \$38 ;
  wire [25:0] \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire [25:0] \$42 ;
  wire [25:0] \$43 ;
  wire \$44 ;
  wire \$45 ;
  wire [25:0] \$46 ;
  wire [25:0] \$47 ;
  wire [41:0] \$479 ;
  wire \$48 ;
  wire \$481 ;
  wire [41:0] \$484 ;
  wire \$486 ;
  wire \$49 ;
  wire [41:0] \$491 ;
  wire \$493 ;
  wire [41:0] \$496 ;
  wire \$498 ;
  wire \$5 ;
  wire [25:0] \$50 ;
  wire [41:0] \$503 ;
  wire \$505 ;
  wire [41:0] \$508 ;
  wire [25:0] \$51 ;
  wire \$510 ;
  wire [41:0] \$517 ;
  wire \$519 ;
  wire \$52 ;
  wire [41:0] \$522 ;
  wire \$524 ;
  wire [41:0] \$529 ;
  wire \$53 ;
  wire \$531 ;
  wire [41:0] \$534 ;
  wire \$536 ;
  wire [25:0] \$54 ;
  wire [41:0] \$541 ;
  wire \$543 ;
  wire [41:0] \$546 ;
  wire \$548 ;
  wire [25:0] \$55 ;
  wire \$56 ;
  wire \$57 ;
  wire [25:0] \$58 ;
  wire [25:0] \$59 ;
  wire \$6 ;
  wire \$60 ;
  wire \$61 ;
  wire [17:0] \$62 ;
  wire [17:0] \$63 ;
  wire \$64 ;
  wire \$65 ;
  wire [17:0] \$66 ;
  wire [17:0] \$67 ;
  wire \$68 ;
  wire \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [17:0] \$71 ;
  wire \$72 ;
  wire \$73 ;
  wire [17:0] \$74 ;
  wire [17:0] \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire [17:0] \$78 ;
  wire [17:0] \$79 ;
  wire [52:0] \$8 ;
  wire \$80 ;
  wire \$81 ;
  wire \$82 ;
  wire \$83 ;
  wire \$84 ;
  wire \$85 ;
  wire \$86 ;
  wire \$87 ;
  wire \$88 ;
  wire \$89 ;
  wire \$9 ;
  wire \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire \$93 ;
  wire \$94 ;
  wire \$95 ;
  wire \$96 ;
  wire \$97 ;
  wire \$98 ;
  wire \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$46  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$47  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$48  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [757:0] ctx;
  wire [757:0] ctx;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  reg [15:0] d0_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  reg [15:0] d0_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  reg [15:0] d0_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  reg [15:0] d0_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  reg [15:0] d1_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  reg [15:0] d1_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  reg [15:0] d1_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  reg [15:0] d1_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  reg [15:0] d2_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  reg [15:0] d2_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  reg [15:0] d2_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  reg [15:0] d2_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  reg [17:0] depth_sat = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:549" *)
  reg [2:0] edge_neg;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:548" *)
  reg [2:0] edge_pos;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [4:0] fsm_state = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  reg [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [23:0] \i__payload$54 ;
  wire [23:0] \i__payload$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$53 ;
  wire \i__valid$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  reg [25:0] inv_w_sum = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  reg [25:0] inv_w_sum_recip = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:383" *)
  reg [15:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:426" *)
  reg [17:0] mul_a_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:384" *)
  reg [15:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:427" *)
  reg [17:0] mul_b_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:385" *)
  wire [28:0] mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:428" *)
  wire [35:0] mul_p_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  output [110:0] o__payload;
  reg [110:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  wire [25:0] \o__payload$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input \o__ready$50 ;
  wire \o__ready$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  output o_done;
  reg o_done;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:420" *)
  reg [25:0] persp_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:421" *)
  reg [25:0] persp_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:422" *)
  wire [51:0] persp_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  reg [57:0] persp_pre = 58'h000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  reg [15:0] px_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  reg [11:0] px_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  reg [15:0] py_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  reg [11:0] py_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  reg [28:0] tmp0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  reg [28:0] tmp1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  reg [28:0] tmp2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  reg [28:0] w0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  reg [28:0] w1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  reg [28:0] w2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  reg [53:0] weight_linear = 54'h00000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:414" *)
  reg [28:0] weight_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:415" *)
  reg [28:0] weight_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:416" *)
  wire [57:0] weight_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  reg [53:0] weight_persp = 54'h00000000000000;
  assign \$1  = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign weight_mul_p = $signed(weight_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(weight_mul_b);
  assign persp_mul_p = $signed(persp_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_b);
  assign mul_p_interp = mul_a_interp * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b_interp;
  assign \$2  = $signed(w0) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$3  = $signed(w1) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$4  = $signed(w2) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$5  = $signed(w0) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$6  = $signed(w1) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$7  = $signed(w2) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$8  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$9  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$10  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$11  = \$9  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$10 ;
  assign \$12  = $signed(ctx[105:80]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$13  = $signed(ctx[105:80]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$14  = \$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[105:80];
  assign \$15  = \$12  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$14 ;
  assign \$16  = $signed(ctx[290:265]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$17  = $signed(ctx[290:265]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$18  = \$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[290:265];
  assign \$19  = \$16  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$18 ;
  assign \$20  = $signed(ctx[475:450]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$21  = $signed(ctx[475:450]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$22  = \$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[475:450];
  assign \$23  = \$20  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$22 ;
  assign \$24  = $signed(ctx[131:106]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$25  = $signed(ctx[131:106]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$26  = \$25  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[131:106];
  assign \$27  = \$24  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$26 ;
  assign \$28  = $signed(ctx[316:291]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$29  = $signed(ctx[316:291]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$30  = \$29  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[316:291];
  assign \$31  = \$28  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$30 ;
  assign \$32  = $signed(ctx[501:476]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$33  = $signed(ctx[501:476]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$34  = \$33  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[501:476];
  assign \$35  = \$32  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$34 ;
  assign \$36  = $signed(ctx[157:132]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$37  = $signed(ctx[157:132]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$38  = \$37  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[157:132];
  assign \$39  = \$36  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$38 ;
  assign \$40  = $signed(ctx[342:317]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$41  = $signed(ctx[342:317]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$42  = \$41  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[342:317];
  assign \$43  = \$40  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$42 ;
  assign \$44  = $signed(ctx[527:502]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$45  = $signed(ctx[527:502]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$46  = \$45  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[527:502];
  assign \$47  = \$44  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$46 ;
  assign \$48  = $signed(ctx[183:158]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$49  = $signed(ctx[183:158]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$50  = \$49  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[183:158];
  assign \$51  = \$48  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$50 ;
  assign \$52  = $signed(ctx[368:343]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$53  = $signed(ctx[368:343]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$54  = \$53  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[368:343];
  assign \$55  = \$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$54 ;
  assign \$56  = $signed(ctx[553:528]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$57  = $signed(ctx[553:528]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$58  = \$57  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[553:528];
  assign \$59  = \$56  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$58 ;
  assign \$60  = depth_sat > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$61  = depth_sat < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$62  = \$61  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : depth_sat;
  assign \$63  = \$60  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$62 ;
  assign \$64  = \$signal  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$65  = \$signal  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$66  = \$65  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal ;
  assign \$67  = \$64  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$66 ;
  assign \$68  = \$signal$46  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$69  = \$signal$46  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$70  = \$69  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$46 ;
  assign \$71  = \$68  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$70 ;
  assign \$72  = \$signal$47  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$73  = \$signal$47  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$74  = \$73  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$47 ;
  assign \$75  = \$72  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$74 ;
  assign \$76  = \$signal$48  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$77  = \$signal$48  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$78  = \$77  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$48 ;
  assign \$79  = \$76  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$78 ;
  assign \$80  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$81  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$82  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$83  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$84  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$85  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$86  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$87  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$88  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$89  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$90  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$91  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$92  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hc;
  assign \$93  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hd;
  assign \$94  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'he;
  assign \$95  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hf;
  assign \$96  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h10;
  assign \$97  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h11;
  assign \$98  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h12;
  assign \$99  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h13;
  assign \$100  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h14;
  assign \$101  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h15;
  assign \$102  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h16;
  assign \$103  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h17;
  assign \$104  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h18;
  assign \$105  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$106  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$107  = $signed(ctx[602:587]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$108  = $signed(ctx[650:635]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$109  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$110  = $signed({ 1'h0, \$109 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$111  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$112  = $signed({ 1'h0, \$111 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$113  = $signed(tmp0) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$114  = $signed(ctx[570:555]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$115  = $signed(ctx[618:603]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$116  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$117  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$118  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$119  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$120  = \$119  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$121  = \$118  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$120 ;
  assign \$122  = $signed(tmp1) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$123  = $signed(ctx[586:571]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$124  = $signed(ctx[634:619]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$125  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$126  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$127  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$128  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$129  = \$128  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$130  = \$127  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$129 ;
  assign \$131  = $signed(tmp2) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$132  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_linear[17:0];
  assign \$133  = $signed(\$132 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_linear[35:18] });
  assign \$134  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$135  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$136  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$137  = \$135  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$136 ;
  assign \$138  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$139  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$140  = \$139  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$141  = \$138  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$140 ;
  assign \$142  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$143  = \$142 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$144  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$145  = \$144 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$146  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$147  = \$145  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$146 [36:17];
  assign \$148  = \$143  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$147 ;
  assign \$149  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$150  = \$149 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$151  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$152  = \$151 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$153  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$154  = \$152  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$153 [36:17];
  assign \$155  = \$150  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$154 ;
  assign \$156  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$157  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$158  = \$157  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$159  = \$156  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$158 ;
  assign \$160  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$161  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$162  = \$161  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$163  = \$160  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$162 ;
  assign \$164  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$165  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$166  = \$165  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$167  = \$164  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$166 ;
  assign \$168  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_persp[17:0];
  assign \$169  = $signed(\$168 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_persp[35:18] });
  assign \$170  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$171  = \$170 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$172  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$173  = \$172 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$174  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$175  = \$173  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$174 [36:17];
  assign \$176  = \$171  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$175 ;
  assign \$179  = weight_linear[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$479  = \$179  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$484  = \$180  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$183  = weight_linear[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$491  = \$183  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$496  = \$184  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$187  = weight_linear[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$503  = \$187  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$508  = \$188  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$192  = weight_persp[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$517  = \$192  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$522  = \$193  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$196  = weight_persp[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$529  = \$196  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$534  = \$197  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$200  = weight_persp[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$541  = \$200  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$546  = \$201  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$203  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$204  = \$203 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$205  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$206  = \$205 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$207  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$208  = \$206  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$207 [36:17];
  assign \$209  = \$204  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$208 ;
  assign \$210  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$211  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$212  = \$211  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$213  = \$210  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$212 ;
  assign \$214  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$215  = \$214 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$216  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$217  = \$216 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$218  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$219  = \$217  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$218 [36:17];
  assign \$220  = \$215  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$219 ;
  assign \$221  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$222  = \$221 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$223  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$224  = \$223 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$225  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$226  = \$224  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$225 [36:17];
  assign \$227  = \$222  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$226 ;
  assign \$228  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$229  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$230  = \$229  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$231  = \$228  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$230 ;
  assign \$232  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$233  = \$232 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$234  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$235  = \$234 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$236  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$237  = \$235  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$236 [36:17];
  assign \$238  = \$233  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$237 ;
  assign \$239  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$240  = \$239 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$241  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$242  = \$241 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$243  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$244  = \$242  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$243 [36:17];
  assign \$245  = \$240  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$244 ;
  assign \$246  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$247  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$248  = \$247  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$249  = \$246  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$248 ;
  assign \$250  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$251  = \$250 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$252  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$253  = \$252 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$254  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$255  = \$253  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$254 [36:17];
  assign \$256  = \$251  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$255 ;
  assign \$257  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$258  = \$257 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$259  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$260  = \$259 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$261  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$262  = \$260  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$261 [36:17];
  assign \$263  = \$258  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$262 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  always @(posedge clk)
    px_lat <= \$264 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  always @(posedge clk)
    py_lat <= \$265 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  always @(posedge clk)
    px_fp_reg <= \$266 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  always @(posedge clk)
    py_fp_reg <= \$267 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  always @(posedge clk)
    d0_ba_x <= \$268 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  always @(posedge clk)
    d0_ba_y <= \$269 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  always @(posedge clk)
    d0_pa_x <= \$270 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  always @(posedge clk)
    d0_pa_y <= \$271 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$272 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  always @(posedge clk)
    tmp0 <= \$273 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  always @(posedge clk)
    w0 <= \$274 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  always @(posedge clk)
    d1_ba_x <= \$275 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  always @(posedge clk)
    d1_ba_y <= \$276 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  always @(posedge clk)
    d1_pa_x <= \$277 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  always @(posedge clk)
    d1_pa_y <= \$278 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  always @(posedge clk)
    tmp1 <= \$279 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  always @(posedge clk)
    weight_linear <= \$280 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  always @(posedge clk)
    w1 <= \$281 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  always @(posedge clk)
    d2_ba_x <= \$282 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  always @(posedge clk)
    d2_ba_y <= \$283 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  always @(posedge clk)
    d2_pa_x <= \$284 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  always @(posedge clk)
    d2_pa_y <= \$285 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  always @(posedge clk)
    inv_w_sum <= \$286 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  always @(posedge clk)
    persp_pre <= \$287 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  always @(posedge clk)
    tmp2 <= \$288 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  always @(posedge clk)
    w2 <= \$289 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  always @(posedge clk)
    depth_sat <= \$290 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  always @(posedge clk)
    inv_w_sum_recip <= \$291 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  always @(posedge clk)
    weight_persp <= \$292 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal  <= \$293 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$46  <= \$294 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$47  <= \$295 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$48  <= \$296 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:435" *)
  \top.pipeline.pipeline.rast.fg_0.inv  inv (
    .clk(clk),
    .i__payload(i__payload),
    .\i__ready$20 (\i__ready$60 ),
    .\i__valid$7 (i__valid),
    .\o__payload$18 (\o__payload$62 ),
    .o__ready(o__ready),
    .o__valid(\o__valid$61 ),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$177 ) begin
      $write("Weights linear  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$178 ), $unsigned(\$181 [23:0]), $unsigned(\$182 ), $unsigned(\$185 [23:0]), $unsigned(\$186 ), $unsigned(\$189 [23:0]));
    end
    if (\$190 ) begin
      $write("Weights persp  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$191 ), $unsigned(\$194 [23:0]), $unsigned(\$195 ), $unsigned(\$198 [23:0]), $unsigned(\$199 ), $unsigned(\$202 [23:0]));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$177  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$177  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$190  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$190  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    mul_a = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_a = d0_ba_x;
      5'h02:
          mul_a = d0_ba_y;
      5'h03:
          mul_a = d1_ba_x;
      5'h04:
          mul_a = d1_ba_y;
      5'h05:
          mul_a = d2_ba_x;
      5'h06:
          mul_a = d2_ba_y;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    mul_b = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_b = d0_pa_y;
      5'h02:
          mul_b = d0_pa_x;
      5'h03:
          mul_b = d1_pa_y;
      5'h04:
          mul_b = d1_pa_x;
      5'h05:
          mul_b = d2_pa_y;
      5'h06:
          mul_b = d2_pa_x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    weight_mul_a = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_a = w0;
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_a = w1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    weight_mul_b = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_b = ctx[708:680];
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_b = ctx[708:680];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    persp_mul_a = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_a = { 8'h00, weight_linear[17:0] };
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_a = { 8'h00, weight_linear[35:18] };
      5'h07:
          persp_mul_a = { 8'h00, weight_linear[53:36] };
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_a = { persp_pre[16:0], 9'h000 };
      5'h0c:
          persp_mul_a = { persp_pre[45:29], 9'h000 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    persp_mul_b = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_b = ctx[79:54];
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_b = ctx[264:239];
      5'h07:
          persp_mul_b = ctx[449:424];
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_b = inv_w_sum_recip;
      5'h0c:
          persp_mul_b = inv_w_sum_recip;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    edge_pos = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_pos = { \$4 , \$3 , \$2  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    edge_neg = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_neg = { \$7 , \$6 , \$5  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    i__payload = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          i__payload = \$8 [38:13];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    i__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          if (\$11 ) begin
            i__valid = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    o_done = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$11 ) begin
          end else begin
            o_done = 1'h1;
          end
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          if (\o__ready$50 ) begin
            o_done = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    mul_a_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_a_interp = ctx[53:36];
      5'h09:
          mul_a_interp = ctx[238:221];
      5'h0a:
          mul_a_interp = ctx[423:406];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_a_interp = { \$15 [13:0], 4'h0 };
      5'h0d:
          mul_a_interp = { \$19 [13:0], 4'h0 };
      5'h0e:
          mul_a_interp = { \$23 [13:0], 4'h0 };
      5'h0f:
          mul_a_interp = { \$27 [13:0], 4'h0 };
      5'h10:
          mul_a_interp = { \$31 [13:0], 4'h0 };
      5'h11:
          mul_a_interp = { \$35 [13:0], 4'h0 };
      5'h12:
          mul_a_interp = { \$39 [13:0], 4'h0 };
      5'h13:
          mul_a_interp = { \$43 [13:0], 4'h0 };
      5'h14:
          mul_a_interp = { \$47 [13:0], 4'h0 };
      5'h15:
          mul_a_interp = { \$51 [13:0], 4'h0 };
      5'h16:
          mul_a_interp = { \$55 [13:0], 4'h0 };
      5'h17:
          mul_a_interp = { \$59 [13:0], 4'h0 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    mul_b_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_b_interp = weight_linear[17:0];
      5'h09:
          mul_b_interp = weight_linear[35:18];
      5'h0a:
          mul_b_interp = weight_linear[53:36];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_b_interp = weight_persp[17:0];
      5'h0d:
          mul_b_interp = weight_persp[35:18];
      5'h0e:
          mul_b_interp = weight_persp[53:36];
      5'h0f:
          mul_b_interp = weight_persp[17:0];
      5'h10:
          mul_b_interp = weight_persp[35:18];
      5'h11:
          mul_b_interp = weight_persp[53:36];
      5'h12:
          mul_b_interp = weight_persp[17:0];
      5'h13:
          mul_b_interp = weight_persp[35:18];
      5'h14:
          mul_b_interp = weight_persp[53:36];
      5'h15:
          mul_b_interp = weight_persp[17:0];
      5'h16:
          mul_b_interp = weight_persp[35:18];
      5'h17:
          mul_b_interp = weight_persp[53:36];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    o__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          o__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    o__payload = 111'h0000000000000000000000000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
        begin
          o__payload[99:90] = px_lat[9:0];
          o__payload[109:100] = py_lat[9:0];
          o__payload[17:0] = \$63 ;
          o__payload[35:18] = \$67 ;
          o__payload[53:36] = \$71 ;
          o__payload[71:54] = \$75 ;
          o__payload[89:72] = \$79 ;
          o__payload[110] = ctx[757];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$264  = px_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$264  = \i__payload$54 [11:0];
          end
    endcase
    if (rst) begin
      \$264  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$265  = py_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$265  = \i__payload$54 [23:12];
          end
    endcase
    if (rst) begin
      \$265  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$266  = px_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$266  = { \$105 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$266  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$267  = py_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$267  = { \$106 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$267  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$268  = d0_ba_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$268  = \$107 [15:0];
          end
    endcase
    if (rst) begin
      \$268  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$269  = d0_ba_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$269  = \$108 [15:0];
          end
    endcase
    if (rst) begin
      \$269  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$270  = d0_pa_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$270  = \$110 [15:0];
          end
    endcase
    if (rst) begin
      \$270  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$271  = d0_pa_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$271  = \$112 [15:0];
          end
    endcase
    if (rst) begin
      \$271  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$272  = fsm_state;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$272  = 5'h01;
          end
      5'h01:
          \$272  = 5'h02;
      5'h02:
          \$272  = 5'h03;
      5'h03:
          \$272  = 5'h04;
      5'h04:
          \$272  = 5'h05;
      5'h05:
          \$272  = 5'h06;
      5'h06:
          \$272  = 5'h07;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$137 ) begin
            if (\i__ready$60 ) begin
              \$272  = 5'h08;
            end
          end else begin
            \$272  = 5'h00;
          end
      5'h08:
          \$272  = 5'h09;
      5'h09:
          \$272  = 5'h0a;
      5'h0a:
          if (\o__valid$61 ) begin
            \$272  = 5'h0b;
          end
      5'h0b:
          \$272  = 5'h0c;
      5'h0c:
          \$272  = 5'h0d;
      5'h0d:
          \$272  = 5'h0e;
      5'h0e:
          \$272  = 5'h0f;
      5'h0f:
          \$272  = 5'h10;
      5'h10:
          \$272  = 5'h11;
      5'h11:
          \$272  = 5'h12;
      5'h12:
          \$272  = 5'h13;
      5'h13:
          \$272  = 5'h14;
      5'h14:
          \$272  = 5'h15;
      5'h15:
          \$272  = 5'h16;
      5'h16:
          \$272  = 5'h17;
      5'h17:
          \$272  = 5'h18;
      5'h18:
          if (\o__ready$50 ) begin
            \$272  = 5'h00;
          end
    endcase
    if (rst) begin
      \$272  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$273  = tmp0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          \$273  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$273  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$274  = w0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$274  = \$113 [28:0];
    endcase
    if (rst) begin
      \$274  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$275  = d1_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$275  = \$114 [15:0];
    endcase
    if (rst) begin
      \$275  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$276  = d1_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$276  = \$115 [15:0];
    endcase
    if (rst) begin
      \$276  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$277  = d1_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$277  = \$116 [15:0];
    endcase
    if (rst) begin
      \$277  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$278  = d1_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$278  = \$117 [15:0];
    endcase
    if (rst) begin
      \$278  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$279  = tmp1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$279  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$279  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$280  = weight_linear;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$280 [17:0] = \$121 [29:12];
      5'h04:
          /* empty */;
      5'h05:
          \$280 [35:18] = \$130 [29:12];
      5'h06:
          \$280 [53:36] = \$133 [17:0];
    endcase
    if (rst) begin
      \$280  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$281  = w1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$281  = \$122 [28:0];
    endcase
    if (rst) begin
      \$281  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$282  = d2_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$282  = \$123 [15:0];
    endcase
    if (rst) begin
      \$282  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$283  = d2_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$283  = \$124 [15:0];
    endcase
    if (rst) begin
      \$283  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$284  = d2_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$284  = \$125 [15:0];
    endcase
    if (rst) begin
      \$284  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$285  = d2_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$285  = \$126 [15:0];
    endcase
    if (rst) begin
      \$285  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$286  = inv_w_sum;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$286  = persp_mul_p[38:13];
      5'h05:
          /* empty */;
      5'h06:
          \$286  = \$134 [38:13];
    endcase
    if (rst) begin
      \$286  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$287  = persp_pre;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$287 [28:0] = persp_mul_p[50:22];
      5'h05:
          /* empty */;
      5'h06:
          \$287 [57:29] = persp_mul_p[50:22];
    endcase
    if (rst) begin
      \$287  = 58'h000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$288  = tmp2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          \$288  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$288  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$289  = w2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          \$289  = \$131 [28:0];
    endcase
    if (rst) begin
      \$289  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$290  = depth_sat;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          \$290  = \$141 [17:0];
      5'h09:
          \$290  = \$148 [17:0];
      5'h0a:
          if (\o__valid$61 ) begin
            \$290  = \$155 [17:0];
          end
    endcase
    if (rst) begin
      \$290  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$291  = inv_w_sum_recip;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          if (\o__valid$61 ) begin
            \$291  = \o__payload$62 ;
          end
    endcase
    if (rst) begin
      \$291  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$292  = weight_persp;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          \$292 [17:0] = \$159 [26:9];
      5'h0c:
          \$292 [35:18] = \$163 [26:9];
      5'h0d:
          \$292 [53:36] = \$169 [17:0];
    endcase
    if (rst) begin
      \$292  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$293  = \$signal ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          \$293  = \$167 [17:0];
      5'h0d:
          \$293  = \$176 [17:0];
      5'h0e:
          \$293  = \$209 [17:0];
    endcase
    if (rst) begin
      \$293  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$294  = \$signal$46 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          \$294  = \$213 [17:0];
      5'h10:
          \$294  = \$220 [17:0];
      5'h11:
          \$294  = \$227 [17:0];
    endcase
    if (rst) begin
      \$294  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$295  = \$signal$47 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          \$295  = \$231 [17:0];
      5'h13:
          \$295  = \$238 [17:0];
      5'h14:
          \$295  = \$245 [17:0];
    endcase
    if (rst) begin
      \$295  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$71 ) begin end
    \$296  = \$signal$48 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          \$296  = \$249 [17:0];
      5'h16:
          \$296  = \$256 [17:0];
      5'h17:
          \$296  = \$263 [17:0];
    endcase
    if (rst) begin
      \$296  = 18'h00000;
    end
  end
  assign mul_p = { \$1 [31], \$1 [31:4] };
  assign \ctx.vtx  = ctx[554:0];
  assign \ctx.vtx[0]  = ctx[184:0];
  assign \ctx.vtx[0].position_ndc  = ctx[53:0];
  assign \ctx.vtx[0].color  = ctx[183:80];
  assign \ctx.vtx[0].front_facing  = ctx[184];
  assign \ctx.vtx[1]  = ctx[369:185];
  assign \ctx.vtx[1].position_ndc  = ctx[238:185];
  assign \ctx.vtx[1].color  = ctx[368:265];
  assign \ctx.vtx[1].front_facing  = ctx[369];
  assign \ctx.vtx[2]  = ctx[554:370];
  assign \ctx.vtx[2].position_ndc  = ctx[423:370];
  assign \ctx.vtx[2].color  = ctx[553:450];
  assign \ctx.vtx[2].front_facing  = ctx[554];
  assign \ctx.screen_x  = ctx[602:555];
  assign \ctx.screen_y  = ctx[650:603];
  assign \ctx.min_x  = ctx[720:709];
  assign \ctx.min_y  = ctx[732:721];
  assign \ctx.max_x  = ctx[744:733];
  assign \ctx.max_y  = ctx[756:745];
  assign \ctx.front_facing  = ctx[757];
  assign \o__payload.color  = o__payload[89:18];
  assign \o__payload.coord_pos  = o__payload[109:90];
  assign \o__payload.coord_pos[0]  = o__payload[99:90];
  assign \o__payload.coord_pos[1]  = o__payload[109:100];
  assign \o__payload.front_facing  = o__payload[110];
  assign \i__payload$54.px  = \i__payload$54 [11:0];
  assign \i__payload$54.py  = \i__payload$54 [23:12];
  assign \$178  = { 17'h00000, weight_linear[17] };
  assign \$481  = 1'h1;
  assign \$180  = \$479 ;
  assign \$486  = 1'h1;
  assign \$181  = \$484 ;
  assign \$182  = { 17'h00000, weight_linear[35] };
  assign \$493  = 1'h1;
  assign \$184  = \$491 ;
  assign \$498  = 1'h1;
  assign \$185  = \$496 ;
  assign \$186  = { 17'h00000, weight_linear[53] };
  assign \$505  = 1'h1;
  assign \$188  = \$503 ;
  assign \$510  = 1'h1;
  assign \$189  = \$508 ;
  assign \$191  = { 17'h00000, weight_persp[17] };
  assign \$519  = 1'h1;
  assign \$193  = \$517 ;
  assign \$524  = 1'h1;
  assign \$194  = \$522 ;
  assign \$195  = { 17'h00000, weight_persp[35] };
  assign \$531  = 1'h1;
  assign \$197  = \$529 ;
  assign \$536  = 1'h1;
  assign \$198  = \$534 ;
  assign \$199  = { 17'h00000, weight_persp[53] };
  assign \$543  = 1'h1;
  assign \$201  = \$541 ;
  assign \$548  = 1'h1;
  assign \$202  = \$546 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:181" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_0.inv (rst, i__payload, \i__valid$7 , o__ready, o__valid, \o__payload$18 , \i__ready$20 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$72  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [5:0] \$11 ;
  wire \$12 ;
  wire [5:0] \$13 ;
  wire [88:0] \$14 ;
  wire [5:0] \$15 ;
  wire [6:0] \$16 ;
  wire [25:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [26:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [5:0] \$28 ;
  wire [6:0] \$29 ;
  wire [26:0] \$3 ;
  wire \$30 ;
  wire [5:0] \$31 ;
  wire [6:0] \$32 ;
  wire [152:0] \$33 ;
  wire [5:0] \$34 ;
  wire [6:0] \$35 ;
  wire [7:0] \$36 ;
  wire [280:0] \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [26:0] \$4 ;
  wire \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg \$43 ;
  reg [25:0] \$44 ;
  reg [25:0] \$45 ;
  reg \$46 ;
  reg [1:0] \$47 ;
  reg [4:0] \$48 ;
  reg [25:0] \$49 ;
  wire \$5 ;
  reg [25:0] \$50 ;
  wire [26:0] \$6 ;
  wire [26:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  reg [25:0] \i__payload$11  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  reg [25:0] \i__payload$16  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$20 ;
  reg \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$12  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$7 ;
  wire \i__valid$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  reg [4:0] lz = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:198" *)
  reg [25:0] norm_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  output [25:0] \o__payload$18 ;
  reg [25:0] \o__payload$18  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  wire [25:0] \o__payload$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  reg sgn = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  reg [25:0] v0 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    \i__payload$11  <= \$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    \i__valid$12  <= \$46 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  always @(posedge clk)
    lz <= \$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  always @(posedge clk)
    \i__payload$16  <= \$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  always @(posedge clk)
    \o__payload$18  <= \$50 ;
  assign \$1  = $signed(i__payload) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$4  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$3 ;
  assign \$5  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$6  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$7  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$6 ;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$10  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$9 ;
  assign \$11  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$12  = $signed(\$11 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:231" *) $signed(1'h0);
  assign \$13  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$14  = v0 << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:233" *) \$13 ;
  assign \$15  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$16  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) $signed(\$15 );
  assign \$17  = v0 >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) \$16 ;
  assign \$18  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$19  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$20  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$19 ;
  assign \$21  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) norm_value;
  assign \$22  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$23  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$24  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$23 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$26  = \$25  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$27  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$26 ;
  assign \$28  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$29  = $signed(\$28 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$30  = $signed(\$29 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:246" *) $signed(1'h0);
  assign \$31  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$32  = $signed(\$31 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$33  = \o__payload$23  << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:331" *) \$32 ;
  assign \$34  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$35  = $signed(\$34 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$36  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:252" *) $signed(\$35 );
  assign \$37  = { \o__payload$23 , 255'h0000000000000000000000000000000000000000000000000000000000000000 } >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:347" *) \$36 ;
  assign \$38  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    i__valid <= \$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  always @(posedge clk)
    sgn <= \$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  always @(posedge clk)
    v0 <= \$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:200" *)
  \top.pipeline.pipeline.rast.fg_0.inv.clz  clz (
    .i__payload(\i__payload$11 ),
    .o__payload(o__payload),
    .o__ready(\o__ready$21 ),
    .o__valid(\i__valid$12 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:187" *)
  \top.pipeline.pipeline.rast.fg_0.inv.inv_small  inv_small (
    .clk(clk),
    .i__payload(\i__payload$16 ),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(\o__payload$23 ),
    .o__ready(\o__ready$22 ),
    .o__valid(\o__valid$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$46  = \i__valid$12 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$46  = 1'h1;
          end
    endcase
    if (rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$47  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$47  = 2'h1;
          end
      2'h1:
          if (\$10 ) begin
            \$47  = 2'h2;
          end
      2'h2:
          if (\$20 ) begin
            \$47  = 2'h0;
          end
    endcase
    if (rst) begin
      \$47  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$48  = lz;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$48  = o__payload;
          end
    endcase
    if (rst) begin
      \$48  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$49  = \i__payload$16 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            (* full_case = 32'd1 *)
            if (\$12 ) begin
              \$49  = \$14 [25:0];
            end else begin
              \$49  = \$17 ;
            end
          end
    endcase
    if (rst) begin
      \$49  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$50  = \o__payload$18 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            (* full_case = 32'd1 *)
            if (sgn) begin
              \$50  = \$21 [25:0];
            end else begin
              \$50  = norm_value;
            end
          end
    endcase
    if (rst) begin
      \$50  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \i__ready$20  = 1'h0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \i__ready$20  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \o__ready$21  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$24 ) begin
            \o__ready$21  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \o__ready$22  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            \o__ready$22  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    norm_value = 26'h0000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            (* full_case = 32'd1 *)
            if (\$30 ) begin
              norm_value = \$33 [36:11];
            end else begin
              norm_value = { 11'h000, \$37 [280:266] };
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$41  = i__valid;
    if (i__ready) begin
      \$41  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$41  = 1'h1;
          end
    endcase
    if (rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$42  = o__valid;
    if (o__ready) begin
      \$42  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            \$42  = 1'h1;
          end
    endcase
    if (rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$43  = sgn;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$43  = \$1 ;
          end
    endcase
    if (rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$44  = v0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$44  = \$4 [25:0];
          end
    endcase
    if (rst) begin
      \$44  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$72 ) begin end
    \$45  = \i__payload$11 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$45  = \$7 [25:0];
          end
    endcase
    if (rst) begin
      \$45  = 26'h0000000;
    end
  end
  assign \o__valid$13  = \i__valid$12 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:25" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_0.inv.clz (o__valid, o__ready, o__payload, i__payload);
  reg \$auto$verilog_backend.cc:2355:dump_module$73  = 0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [4:0] o__payload;
  reg [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input o__valid;
  wire o__valid;
  assign i__ready = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:29" *) o__valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$73 ) begin end
    (* full_case = 32'd1 *)
    casez (i__payload)
      26'b1?????????????????????????:
          o__payload = 5'h00;
      26'h1??????:
          o__payload = 5'h01;
      26'b001???????????????????????:
          o__payload = 5'h02;
      26'b0001??????????????????????:
          o__payload = 5'h03;
      26'b00001?????????????????????:
          o__payload = 5'h04;
      26'h01?????:
          o__payload = 5'h05;
      26'b0000001???????????????????:
          o__payload = 5'h06;
      26'b00000001??????????????????:
          o__payload = 5'h07;
      26'b000000001?????????????????:
          o__payload = 5'h08;
      26'h001????:
          o__payload = 5'h09;
      26'b00000000001???????????????:
          o__payload = 5'h0a;
      26'b000000000001??????????????:
          o__payload = 5'h0b;
      26'b0000000000001?????????????:
          o__payload = 5'h0c;
      26'h0001???:
          o__payload = 5'h0d;
      26'b000000000000001???????????:
          o__payload = 5'h0e;
      26'b0000000000000001??????????:
          o__payload = 5'h0f;
      26'b00000000000000001?????????:
          o__payload = 5'h10;
      26'h00001??:
          o__payload = 5'h11;
      26'b0000000000000000001???????:
          o__payload = 5'h12;
      26'b00000000000000000001??????:
          o__payload = 5'h13;
      26'b000000000000000000001?????:
          o__payload = 5'h14;
      26'h000001?:
          o__payload = 5'h15;
      26'b00000000000000000000001???:
          o__payload = 5'h16;
      26'b000000000000000000000001??:
          o__payload = 5'h17;
      26'b0000000000000000000000001?:
          o__payload = 5'h18;
      26'h0000001:
          o__payload = 5'h19;
      26'h0000000:
          o__payload = 5'h1a;
    endcase
  end
  assign i__valid = o__valid;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:62" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_0.inv.inv_small (rst, i__valid, i__payload, o__ready, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$74  = 0;
  wire [51:0] \$1 ;
  wire [27:0] \$10 ;
  wire [2:0] \$11 ;
  wire \$12 ;
  reg [25:0] \$13 ;
  reg [2:0] \$14 ;
  reg [25:0] \$15 ;
  reg [1:0] \$16 ;
  reg [25:0] \$17 ;
  reg [25:0] \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [3:0] initial_guess__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:78" *)
  wire [25:0] initial_guess__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  reg [1:0] iter = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:84" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:85" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:86" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  output [25:0] o__payload;
  reg [25:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  reg [25:0] p = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  reg [25:0] vx2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  reg [25:0] x = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  reg [25:0] x2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:71" *)
  reg [25:0] rom [15:0];
  initial begin
    rom[0] = 26'h0f83e10;
    rom[1] = 26'h0ea0ea1;
    rom[2] = 26'h0dd67c9;
    rom[3] = 26'h0d20d21;
    rom[4] = 26'h0c7ce0c;
    rom[5] = 26'h0be82fa;
    rom[6] = 26'h0b60b61;
    rom[7] = 26'h0ae4c41;
    rom[8] = 26'h0a72f05;
    rom[9] = 26'h0a0a0a1;
    rom[10] = 26'h09a90e8;
    rom[11] = 26'h094f209;
    rom[12] = 26'h08fb824;
    rom[13] = 26'h08ad8f3;
    rom[14] = 26'h0864b8a;
    rom[15] = 26'h0820821;
  end
  reg [25:0] _0_;
  always @(posedge clk) begin
    _0_ <= rom[initial_guess__addr];
  end
  assign initial_guess__data = _0_;
  assign \$1  = mul_a * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b;
  assign \$2  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$9  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$10  = { x, 1'h0 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) vx2;
  assign \$11  = iter + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:138" *) 1'h1;
  assign \$12  = iter < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:140" *) 2'h3;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  always @(posedge clk)
    p <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  always @(posedge clk)
    x <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  always @(posedge clk)
    iter <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  always @(posedge clk)
    x2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  always @(posedge clk)
    vx2 <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    initial_guess__addr = 4'h0;
    casez (fsm_state)
      3'h0:
          initial_guess__addr = i__payload[23:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    o__payload = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__payload = 26'h1000000;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__payload = x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__valid = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_a = x;
      3'h3:
          mul_a = p;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_b = x;
      3'h3:
          mul_b = x2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    \$13  = p;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$13  = i__payload;
          end
    endcase
    if (rst) begin
      \$13  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    \$14  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$14  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
            if (o__ready) begin
              \$14  = 3'h0;
            end
          end else begin
            \$14  = 3'h2;
          end
      3'h2:
          \$14  = 3'h3;
      3'h3:
          \$14  = 3'h4;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$12 ) begin
            \$14  = 3'h2;
          end else begin
            \$14  = 3'h5;
          end
      3'h5:
          if (o__ready) begin
            \$14  = 3'h0;
          end
    endcase
    if (rst) begin
      \$14  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    \$15  = x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$15  = initial_guess__data;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$15  = \$10 [25:0];
    endcase
    if (rst) begin
      \$15  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    \$16  = iter;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$16  = 2'h0;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$16  = \$11 [1:0];
    endcase
    if (rst) begin
      \$16  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    \$17  = x2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$17  = \$1 [49:24];
    endcase
    if (rst) begin
      \$17  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$74 ) begin end
    \$18  = vx2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$18  = \$1 [49:24];
    endcase
    if (rst) begin
      \$18  = 26'h0000000;
    end
  end
  assign mul_result = \$1 [49:24];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:367" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_1 (rst, ctx, \i__valid$53 , \i__payload$54 , \o__ready$50 , i__ready, o_done, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$75  = 0;
  wire [31:0] \$1 ;
  wire \$10 ;
  wire \$100 ;
  wire \$101 ;
  wire \$102 ;
  wire \$103 ;
  wire \$104 ;
  wire [13:0] \$105 ;
  wire [13:0] \$106 ;
  wire [16:0] \$107 ;
  wire [16:0] \$108 ;
  wire [13:0] \$109 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [13:0] \$111 ;
  wire [18:0] \$112 ;
  wire [29:0] \$113 ;
  wire [16:0] \$114 ;
  wire [16:0] \$115 ;
  wire [16:0] \$116 ;
  wire [16:0] \$117 ;
  wire \$118 ;
  wire \$119 ;
  wire \$12 ;
  wire [57:0] \$120 ;
  wire [57:0] \$121 ;
  wire [29:0] \$122 ;
  wire [16:0] \$123 ;
  wire [16:0] \$124 ;
  wire [16:0] \$125 ;
  wire [16:0] \$126 ;
  wire \$127 ;
  wire \$128 ;
  wire [57:0] \$129 ;
  wire \$13 ;
  wire [57:0] \$130 ;
  wire [29:0] \$131 ;
  wire [18:0] \$132 ;
  wire [19:0] \$133 ;
  wire [52:0] \$134 ;
  wire \$135 ;
  wire \$136 ;
  wire \$137 ;
  wire \$138 ;
  wire \$139 ;
  wire [25:0] \$14 ;
  wire [18:0] \$140 ;
  wire [18:0] \$141 ;
  wire [36:0] \$142 ;
  wire \$143 ;
  wire [36:0] \$144 ;
  wire \$145 ;
  wire [36:0] \$146 ;
  wire [19:0] \$147 ;
  wire [19:0] \$148 ;
  wire [36:0] \$149 ;
  wire [25:0] \$15 ;
  wire \$150 ;
  wire [36:0] \$151 ;
  wire \$152 ;
  wire [36:0] \$153 ;
  wire [19:0] \$154 ;
  wire [19:0] \$155 ;
  wire \$156 ;
  wire \$157 ;
  wire [51:0] \$158 ;
  wire [51:0] \$159 ;
  wire \$16 ;
  wire \$160 ;
  wire \$161 ;
  wire [51:0] \$162 ;
  wire [51:0] \$163 ;
  wire \$164 ;
  wire \$165 ;
  wire [18:0] \$166 ;
  wire [18:0] \$167 ;
  wire [18:0] \$168 ;
  wire [19:0] \$169 ;
  wire \$17 ;
  wire [36:0] \$170 ;
  wire \$171 ;
  wire [36:0] \$172 ;
  wire \$173 ;
  wire [36:0] \$174 ;
  wire [19:0] \$175 ;
  wire [19:0] \$176 ;
  reg \$177 ;
  wire [17:0] \$178 ;
  wire [41:0] \$179 ;
  wire [25:0] \$18 ;
  wire [41:0] \$180 ;
  wire [41:0] \$181 ;
  wire [17:0] \$182 ;
  wire [41:0] \$183 ;
  wire [41:0] \$184 ;
  wire [41:0] \$185 ;
  wire [17:0] \$186 ;
  wire [41:0] \$187 ;
  wire [41:0] \$188 ;
  wire [41:0] \$189 ;
  wire [25:0] \$19 ;
  reg \$190 ;
  wire [17:0] \$191 ;
  wire [41:0] \$192 ;
  wire [41:0] \$193 ;
  wire [41:0] \$194 ;
  wire [17:0] \$195 ;
  wire [41:0] \$196 ;
  wire [41:0] \$197 ;
  wire [41:0] \$198 ;
  wire [17:0] \$199 ;
  wire \$2 ;
  wire \$20 ;
  wire [41:0] \$200 ;
  wire [41:0] \$201 ;
  wire [41:0] \$202 ;
  wire [36:0] \$203 ;
  wire \$204 ;
  wire [36:0] \$205 ;
  wire \$206 ;
  wire [36:0] \$207 ;
  wire [19:0] \$208 ;
  wire [19:0] \$209 ;
  wire \$21 ;
  wire \$210 ;
  wire \$211 ;
  wire [18:0] \$212 ;
  wire [18:0] \$213 ;
  wire [36:0] \$214 ;
  wire \$215 ;
  wire [36:0] \$216 ;
  wire \$217 ;
  wire [36:0] \$218 ;
  wire [19:0] \$219 ;
  wire [25:0] \$22 ;
  wire [19:0] \$220 ;
  wire [36:0] \$221 ;
  wire \$222 ;
  wire [36:0] \$223 ;
  wire \$224 ;
  wire [36:0] \$225 ;
  wire [19:0] \$226 ;
  wire [19:0] \$227 ;
  wire \$228 ;
  wire \$229 ;
  wire [25:0] \$23 ;
  wire [18:0] \$230 ;
  wire [18:0] \$231 ;
  wire [36:0] \$232 ;
  wire \$233 ;
  wire [36:0] \$234 ;
  wire \$235 ;
  wire [36:0] \$236 ;
  wire [19:0] \$237 ;
  wire [19:0] \$238 ;
  wire [36:0] \$239 ;
  wire \$24 ;
  wire \$240 ;
  wire [36:0] \$241 ;
  wire \$242 ;
  wire [36:0] \$243 ;
  wire [19:0] \$244 ;
  wire [19:0] \$245 ;
  wire \$246 ;
  wire \$247 ;
  wire [18:0] \$248 ;
  wire [18:0] \$249 ;
  wire \$25 ;
  wire [36:0] \$250 ;
  wire \$251 ;
  wire [36:0] \$252 ;
  wire \$253 ;
  wire [36:0] \$254 ;
  wire [19:0] \$255 ;
  wire [19:0] \$256 ;
  wire [36:0] \$257 ;
  wire \$258 ;
  wire [36:0] \$259 ;
  wire [25:0] \$26 ;
  wire \$260 ;
  wire [36:0] \$261 ;
  wire [19:0] \$262 ;
  wire [19:0] \$263 ;
  reg [11:0] \$264 ;
  reg [11:0] \$265 ;
  reg [15:0] \$266 ;
  reg [15:0] \$267 ;
  reg [15:0] \$268 ;
  reg [15:0] \$269 ;
  wire [25:0] \$27 ;
  reg [15:0] \$270 ;
  reg [15:0] \$271 ;
  reg [4:0] \$272 ;
  reg [28:0] \$273 ;
  reg [28:0] \$274 ;
  reg [15:0] \$275 ;
  reg [15:0] \$276 ;
  reg [15:0] \$277 ;
  reg [15:0] \$278 ;
  reg [28:0] \$279 ;
  wire \$28 ;
  reg [53:0] \$280 ;
  reg [28:0] \$281 ;
  reg [15:0] \$282 ;
  reg [15:0] \$283 ;
  reg [15:0] \$284 ;
  reg [15:0] \$285 ;
  reg [25:0] \$286 ;
  reg [57:0] \$287 ;
  reg [28:0] \$288 ;
  reg [28:0] \$289 ;
  wire \$29 ;
  reg [17:0] \$290 ;
  reg [25:0] \$291 ;
  reg [53:0] \$292 ;
  reg [17:0] \$293 ;
  reg [17:0] \$294 ;
  reg [17:0] \$295 ;
  reg [17:0] \$296 ;
  wire \$3 ;
  wire [25:0] \$30 ;
  wire [25:0] \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire [25:0] \$34 ;
  wire [25:0] \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire [25:0] \$38 ;
  wire [25:0] \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire [25:0] \$42 ;
  wire [25:0] \$43 ;
  wire \$44 ;
  wire \$45 ;
  wire [25:0] \$46 ;
  wire [25:0] \$47 ;
  wire [41:0] \$479 ;
  wire \$48 ;
  wire \$481 ;
  wire [41:0] \$484 ;
  wire \$486 ;
  wire \$49 ;
  wire [41:0] \$491 ;
  wire \$493 ;
  wire [41:0] \$496 ;
  wire \$498 ;
  wire \$5 ;
  wire [25:0] \$50 ;
  wire [41:0] \$503 ;
  wire \$505 ;
  wire [41:0] \$508 ;
  wire [25:0] \$51 ;
  wire \$510 ;
  wire [41:0] \$517 ;
  wire \$519 ;
  wire \$52 ;
  wire [41:0] \$522 ;
  wire \$524 ;
  wire [41:0] \$529 ;
  wire \$53 ;
  wire \$531 ;
  wire [41:0] \$534 ;
  wire \$536 ;
  wire [25:0] \$54 ;
  wire [41:0] \$541 ;
  wire \$543 ;
  wire [41:0] \$546 ;
  wire \$548 ;
  wire [25:0] \$55 ;
  wire \$56 ;
  wire \$57 ;
  wire [25:0] \$58 ;
  wire [25:0] \$59 ;
  wire \$6 ;
  wire \$60 ;
  wire \$61 ;
  wire [17:0] \$62 ;
  wire [17:0] \$63 ;
  wire \$64 ;
  wire \$65 ;
  wire [17:0] \$66 ;
  wire [17:0] \$67 ;
  wire \$68 ;
  wire \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [17:0] \$71 ;
  wire \$72 ;
  wire \$73 ;
  wire [17:0] \$74 ;
  wire [17:0] \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire [17:0] \$78 ;
  wire [17:0] \$79 ;
  wire [52:0] \$8 ;
  wire \$80 ;
  wire \$81 ;
  wire \$82 ;
  wire \$83 ;
  wire \$84 ;
  wire \$85 ;
  wire \$86 ;
  wire \$87 ;
  wire \$88 ;
  wire \$89 ;
  wire \$9 ;
  wire \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire \$93 ;
  wire \$94 ;
  wire \$95 ;
  wire \$96 ;
  wire \$97 ;
  wire \$98 ;
  wire \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$46  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$47  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$48  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [757:0] ctx;
  wire [757:0] ctx;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  reg [15:0] d0_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  reg [15:0] d0_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  reg [15:0] d0_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  reg [15:0] d0_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  reg [15:0] d1_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  reg [15:0] d1_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  reg [15:0] d1_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  reg [15:0] d1_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  reg [15:0] d2_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  reg [15:0] d2_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  reg [15:0] d2_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  reg [15:0] d2_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  reg [17:0] depth_sat = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:549" *)
  reg [2:0] edge_neg;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:548" *)
  reg [2:0] edge_pos;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [4:0] fsm_state = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  reg [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [23:0] \i__payload$54 ;
  wire [23:0] \i__payload$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$53 ;
  wire \i__valid$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  reg [25:0] inv_w_sum = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  reg [25:0] inv_w_sum_recip = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:383" *)
  reg [15:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:426" *)
  reg [17:0] mul_a_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:384" *)
  reg [15:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:427" *)
  reg [17:0] mul_b_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:385" *)
  wire [28:0] mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:428" *)
  wire [35:0] mul_p_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  output [110:0] o__payload;
  reg [110:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  wire [25:0] \o__payload$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input \o__ready$50 ;
  wire \o__ready$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  output o_done;
  reg o_done;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:420" *)
  reg [25:0] persp_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:421" *)
  reg [25:0] persp_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:422" *)
  wire [51:0] persp_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  reg [57:0] persp_pre = 58'h000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  reg [15:0] px_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  reg [11:0] px_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  reg [15:0] py_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  reg [11:0] py_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  reg [28:0] tmp0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  reg [28:0] tmp1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  reg [28:0] tmp2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  reg [28:0] w0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  reg [28:0] w1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  reg [28:0] w2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  reg [53:0] weight_linear = 54'h00000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:414" *)
  reg [28:0] weight_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:415" *)
  reg [28:0] weight_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:416" *)
  wire [57:0] weight_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  reg [53:0] weight_persp = 54'h00000000000000;
  assign \$1  = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign weight_mul_p = $signed(weight_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(weight_mul_b);
  assign persp_mul_p = $signed(persp_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_b);
  assign mul_p_interp = mul_a_interp * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b_interp;
  assign \$2  = $signed(w0) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$3  = $signed(w1) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$4  = $signed(w2) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$5  = $signed(w0) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$6  = $signed(w1) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$7  = $signed(w2) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$8  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$9  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$10  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$11  = \$9  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$10 ;
  assign \$12  = $signed(ctx[105:80]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$13  = $signed(ctx[105:80]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$14  = \$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[105:80];
  assign \$15  = \$12  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$14 ;
  assign \$16  = $signed(ctx[290:265]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$17  = $signed(ctx[290:265]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$18  = \$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[290:265];
  assign \$19  = \$16  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$18 ;
  assign \$20  = $signed(ctx[475:450]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$21  = $signed(ctx[475:450]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$22  = \$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[475:450];
  assign \$23  = \$20  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$22 ;
  assign \$24  = $signed(ctx[131:106]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$25  = $signed(ctx[131:106]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$26  = \$25  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[131:106];
  assign \$27  = \$24  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$26 ;
  assign \$28  = $signed(ctx[316:291]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$29  = $signed(ctx[316:291]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$30  = \$29  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[316:291];
  assign \$31  = \$28  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$30 ;
  assign \$32  = $signed(ctx[501:476]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$33  = $signed(ctx[501:476]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$34  = \$33  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[501:476];
  assign \$35  = \$32  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$34 ;
  assign \$36  = $signed(ctx[157:132]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$37  = $signed(ctx[157:132]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$38  = \$37  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[157:132];
  assign \$39  = \$36  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$38 ;
  assign \$40  = $signed(ctx[342:317]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$41  = $signed(ctx[342:317]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$42  = \$41  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[342:317];
  assign \$43  = \$40  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$42 ;
  assign \$44  = $signed(ctx[527:502]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$45  = $signed(ctx[527:502]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$46  = \$45  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[527:502];
  assign \$47  = \$44  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$46 ;
  assign \$48  = $signed(ctx[183:158]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$49  = $signed(ctx[183:158]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$50  = \$49  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[183:158];
  assign \$51  = \$48  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$50 ;
  assign \$52  = $signed(ctx[368:343]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$53  = $signed(ctx[368:343]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$54  = \$53  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[368:343];
  assign \$55  = \$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$54 ;
  assign \$56  = $signed(ctx[553:528]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$57  = $signed(ctx[553:528]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$58  = \$57  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[553:528];
  assign \$59  = \$56  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$58 ;
  assign \$60  = depth_sat > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$61  = depth_sat < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$62  = \$61  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : depth_sat;
  assign \$63  = \$60  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$62 ;
  assign \$64  = \$signal  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$65  = \$signal  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$66  = \$65  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal ;
  assign \$67  = \$64  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$66 ;
  assign \$68  = \$signal$46  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$69  = \$signal$46  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$70  = \$69  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$46 ;
  assign \$71  = \$68  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$70 ;
  assign \$72  = \$signal$47  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$73  = \$signal$47  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$74  = \$73  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$47 ;
  assign \$75  = \$72  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$74 ;
  assign \$76  = \$signal$48  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$77  = \$signal$48  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$78  = \$77  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$48 ;
  assign \$79  = \$76  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$78 ;
  assign \$80  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$81  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$82  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$83  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$84  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$85  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$86  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$87  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$88  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$89  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$90  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$91  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$92  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hc;
  assign \$93  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hd;
  assign \$94  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'he;
  assign \$95  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hf;
  assign \$96  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h10;
  assign \$97  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h11;
  assign \$98  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h12;
  assign \$99  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h13;
  assign \$100  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h14;
  assign \$101  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h15;
  assign \$102  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h16;
  assign \$103  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h17;
  assign \$104  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h18;
  assign \$105  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$106  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$107  = $signed(ctx[602:587]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$108  = $signed(ctx[650:635]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$109  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$110  = $signed({ 1'h0, \$109 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$111  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$112  = $signed({ 1'h0, \$111 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$113  = $signed(tmp0) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$114  = $signed(ctx[570:555]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$115  = $signed(ctx[618:603]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$116  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$117  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$118  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$119  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$120  = \$119  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$121  = \$118  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$120 ;
  assign \$122  = $signed(tmp1) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$123  = $signed(ctx[586:571]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$124  = $signed(ctx[634:619]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$125  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$126  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$127  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$128  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$129  = \$128  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$130  = \$127  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$129 ;
  assign \$131  = $signed(tmp2) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$132  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_linear[17:0];
  assign \$133  = $signed(\$132 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_linear[35:18] });
  assign \$134  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$135  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$136  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$137  = \$135  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$136 ;
  assign \$138  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$139  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$140  = \$139  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$141  = \$138  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$140 ;
  assign \$142  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$143  = \$142 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$144  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$145  = \$144 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$146  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$147  = \$145  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$146 [36:17];
  assign \$148  = \$143  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$147 ;
  assign \$149  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$150  = \$149 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$151  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$152  = \$151 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$153  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$154  = \$152  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$153 [36:17];
  assign \$155  = \$150  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$154 ;
  assign \$156  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$157  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$158  = \$157  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$159  = \$156  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$158 ;
  assign \$160  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$161  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$162  = \$161  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$163  = \$160  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$162 ;
  assign \$164  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$165  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$166  = \$165  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$167  = \$164  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$166 ;
  assign \$168  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_persp[17:0];
  assign \$169  = $signed(\$168 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_persp[35:18] });
  assign \$170  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$171  = \$170 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$172  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$173  = \$172 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$174  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$175  = \$173  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$174 [36:17];
  assign \$176  = \$171  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$175 ;
  assign \$179  = weight_linear[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$479  = \$179  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$484  = \$180  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$183  = weight_linear[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$491  = \$183  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$496  = \$184  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$187  = weight_linear[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$503  = \$187  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$508  = \$188  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$192  = weight_persp[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$517  = \$192  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$522  = \$193  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$196  = weight_persp[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$529  = \$196  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$534  = \$197  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$200  = weight_persp[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$541  = \$200  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$546  = \$201  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$203  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$204  = \$203 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$205  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$206  = \$205 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$207  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$208  = \$206  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$207 [36:17];
  assign \$209  = \$204  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$208 ;
  assign \$210  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$211  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$212  = \$211  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$213  = \$210  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$212 ;
  assign \$214  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$215  = \$214 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$216  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$217  = \$216 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$218  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$219  = \$217  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$218 [36:17];
  assign \$220  = \$215  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$219 ;
  assign \$221  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$222  = \$221 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$223  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$224  = \$223 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$225  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$226  = \$224  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$225 [36:17];
  assign \$227  = \$222  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$226 ;
  assign \$228  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$229  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$230  = \$229  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$231  = \$228  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$230 ;
  assign \$232  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$233  = \$232 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$234  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$235  = \$234 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$236  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$237  = \$235  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$236 [36:17];
  assign \$238  = \$233  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$237 ;
  assign \$239  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$240  = \$239 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$241  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$242  = \$241 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$243  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$244  = \$242  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$243 [36:17];
  assign \$245  = \$240  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$244 ;
  assign \$246  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$247  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$248  = \$247  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$249  = \$246  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$248 ;
  assign \$250  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$251  = \$250 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$252  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$253  = \$252 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$254  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$255  = \$253  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$254 [36:17];
  assign \$256  = \$251  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$255 ;
  assign \$257  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$258  = \$257 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$259  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$260  = \$259 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$261  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$262  = \$260  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$261 [36:17];
  assign \$263  = \$258  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$262 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  always @(posedge clk)
    px_lat <= \$264 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  always @(posedge clk)
    py_lat <= \$265 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  always @(posedge clk)
    px_fp_reg <= \$266 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  always @(posedge clk)
    py_fp_reg <= \$267 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  always @(posedge clk)
    d0_ba_x <= \$268 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  always @(posedge clk)
    d0_ba_y <= \$269 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  always @(posedge clk)
    d0_pa_x <= \$270 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  always @(posedge clk)
    d0_pa_y <= \$271 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$272 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  always @(posedge clk)
    tmp0 <= \$273 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  always @(posedge clk)
    w0 <= \$274 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  always @(posedge clk)
    d1_ba_x <= \$275 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  always @(posedge clk)
    d1_ba_y <= \$276 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  always @(posedge clk)
    d1_pa_x <= \$277 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  always @(posedge clk)
    d1_pa_y <= \$278 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  always @(posedge clk)
    tmp1 <= \$279 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  always @(posedge clk)
    weight_linear <= \$280 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  always @(posedge clk)
    w1 <= \$281 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  always @(posedge clk)
    d2_ba_x <= \$282 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  always @(posedge clk)
    d2_ba_y <= \$283 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  always @(posedge clk)
    d2_pa_x <= \$284 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  always @(posedge clk)
    d2_pa_y <= \$285 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  always @(posedge clk)
    inv_w_sum <= \$286 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  always @(posedge clk)
    persp_pre <= \$287 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  always @(posedge clk)
    tmp2 <= \$288 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  always @(posedge clk)
    w2 <= \$289 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  always @(posedge clk)
    depth_sat <= \$290 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  always @(posedge clk)
    inv_w_sum_recip <= \$291 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  always @(posedge clk)
    weight_persp <= \$292 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal  <= \$293 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$46  <= \$294 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$47  <= \$295 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$48  <= \$296 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:435" *)
  \top.pipeline.pipeline.rast.fg_1.inv  inv (
    .clk(clk),
    .i__payload(i__payload),
    .\i__ready$20 (\i__ready$60 ),
    .\i__valid$7 (i__valid),
    .\o__payload$18 (\o__payload$62 ),
    .o__ready(o__ready),
    .o__valid(\o__valid$61 ),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$177 ) begin
      $write("Weights linear  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$178 ), $unsigned(\$181 [23:0]), $unsigned(\$182 ), $unsigned(\$185 [23:0]), $unsigned(\$186 ), $unsigned(\$189 [23:0]));
    end
    if (\$190 ) begin
      $write("Weights persp  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$191 ), $unsigned(\$194 [23:0]), $unsigned(\$195 ), $unsigned(\$198 [23:0]), $unsigned(\$199 ), $unsigned(\$202 [23:0]));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$177  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$177  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$190  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$190  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    mul_a = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_a = d0_ba_x;
      5'h02:
          mul_a = d0_ba_y;
      5'h03:
          mul_a = d1_ba_x;
      5'h04:
          mul_a = d1_ba_y;
      5'h05:
          mul_a = d2_ba_x;
      5'h06:
          mul_a = d2_ba_y;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    mul_b = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_b = d0_pa_y;
      5'h02:
          mul_b = d0_pa_x;
      5'h03:
          mul_b = d1_pa_y;
      5'h04:
          mul_b = d1_pa_x;
      5'h05:
          mul_b = d2_pa_y;
      5'h06:
          mul_b = d2_pa_x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    weight_mul_a = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_a = w0;
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_a = w1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    weight_mul_b = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_b = ctx[708:680];
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_b = ctx[708:680];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    persp_mul_a = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_a = { 8'h00, weight_linear[17:0] };
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_a = { 8'h00, weight_linear[35:18] };
      5'h07:
          persp_mul_a = { 8'h00, weight_linear[53:36] };
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_a = { persp_pre[16:0], 9'h000 };
      5'h0c:
          persp_mul_a = { persp_pre[45:29], 9'h000 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    persp_mul_b = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_b = ctx[79:54];
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_b = ctx[264:239];
      5'h07:
          persp_mul_b = ctx[449:424];
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_b = inv_w_sum_recip;
      5'h0c:
          persp_mul_b = inv_w_sum_recip;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    edge_pos = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_pos = { \$4 , \$3 , \$2  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    edge_neg = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_neg = { \$7 , \$6 , \$5  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    i__payload = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          i__payload = \$8 [38:13];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    i__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          if (\$11 ) begin
            i__valid = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    o_done = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$11 ) begin
          end else begin
            o_done = 1'h1;
          end
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          if (\o__ready$50 ) begin
            o_done = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    mul_a_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_a_interp = ctx[53:36];
      5'h09:
          mul_a_interp = ctx[238:221];
      5'h0a:
          mul_a_interp = ctx[423:406];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_a_interp = { \$15 [13:0], 4'h0 };
      5'h0d:
          mul_a_interp = { \$19 [13:0], 4'h0 };
      5'h0e:
          mul_a_interp = { \$23 [13:0], 4'h0 };
      5'h0f:
          mul_a_interp = { \$27 [13:0], 4'h0 };
      5'h10:
          mul_a_interp = { \$31 [13:0], 4'h0 };
      5'h11:
          mul_a_interp = { \$35 [13:0], 4'h0 };
      5'h12:
          mul_a_interp = { \$39 [13:0], 4'h0 };
      5'h13:
          mul_a_interp = { \$43 [13:0], 4'h0 };
      5'h14:
          mul_a_interp = { \$47 [13:0], 4'h0 };
      5'h15:
          mul_a_interp = { \$51 [13:0], 4'h0 };
      5'h16:
          mul_a_interp = { \$55 [13:0], 4'h0 };
      5'h17:
          mul_a_interp = { \$59 [13:0], 4'h0 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    mul_b_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_b_interp = weight_linear[17:0];
      5'h09:
          mul_b_interp = weight_linear[35:18];
      5'h0a:
          mul_b_interp = weight_linear[53:36];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_b_interp = weight_persp[17:0];
      5'h0d:
          mul_b_interp = weight_persp[35:18];
      5'h0e:
          mul_b_interp = weight_persp[53:36];
      5'h0f:
          mul_b_interp = weight_persp[17:0];
      5'h10:
          mul_b_interp = weight_persp[35:18];
      5'h11:
          mul_b_interp = weight_persp[53:36];
      5'h12:
          mul_b_interp = weight_persp[17:0];
      5'h13:
          mul_b_interp = weight_persp[35:18];
      5'h14:
          mul_b_interp = weight_persp[53:36];
      5'h15:
          mul_b_interp = weight_persp[17:0];
      5'h16:
          mul_b_interp = weight_persp[35:18];
      5'h17:
          mul_b_interp = weight_persp[53:36];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    o__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          o__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    o__payload = 111'h0000000000000000000000000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
        begin
          o__payload[99:90] = px_lat[9:0];
          o__payload[109:100] = py_lat[9:0];
          o__payload[17:0] = \$63 ;
          o__payload[35:18] = \$67 ;
          o__payload[53:36] = \$71 ;
          o__payload[71:54] = \$75 ;
          o__payload[89:72] = \$79 ;
          o__payload[110] = ctx[757];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$264  = px_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$264  = \i__payload$54 [11:0];
          end
    endcase
    if (rst) begin
      \$264  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$265  = py_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$265  = \i__payload$54 [23:12];
          end
    endcase
    if (rst) begin
      \$265  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$266  = px_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$266  = { \$105 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$266  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$267  = py_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$267  = { \$106 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$267  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$268  = d0_ba_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$268  = \$107 [15:0];
          end
    endcase
    if (rst) begin
      \$268  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$269  = d0_ba_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$269  = \$108 [15:0];
          end
    endcase
    if (rst) begin
      \$269  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$270  = d0_pa_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$270  = \$110 [15:0];
          end
    endcase
    if (rst) begin
      \$270  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$271  = d0_pa_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$271  = \$112 [15:0];
          end
    endcase
    if (rst) begin
      \$271  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$272  = fsm_state;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$272  = 5'h01;
          end
      5'h01:
          \$272  = 5'h02;
      5'h02:
          \$272  = 5'h03;
      5'h03:
          \$272  = 5'h04;
      5'h04:
          \$272  = 5'h05;
      5'h05:
          \$272  = 5'h06;
      5'h06:
          \$272  = 5'h07;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$137 ) begin
            if (\i__ready$60 ) begin
              \$272  = 5'h08;
            end
          end else begin
            \$272  = 5'h00;
          end
      5'h08:
          \$272  = 5'h09;
      5'h09:
          \$272  = 5'h0a;
      5'h0a:
          if (\o__valid$61 ) begin
            \$272  = 5'h0b;
          end
      5'h0b:
          \$272  = 5'h0c;
      5'h0c:
          \$272  = 5'h0d;
      5'h0d:
          \$272  = 5'h0e;
      5'h0e:
          \$272  = 5'h0f;
      5'h0f:
          \$272  = 5'h10;
      5'h10:
          \$272  = 5'h11;
      5'h11:
          \$272  = 5'h12;
      5'h12:
          \$272  = 5'h13;
      5'h13:
          \$272  = 5'h14;
      5'h14:
          \$272  = 5'h15;
      5'h15:
          \$272  = 5'h16;
      5'h16:
          \$272  = 5'h17;
      5'h17:
          \$272  = 5'h18;
      5'h18:
          if (\o__ready$50 ) begin
            \$272  = 5'h00;
          end
    endcase
    if (rst) begin
      \$272  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$273  = tmp0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          \$273  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$273  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$274  = w0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$274  = \$113 [28:0];
    endcase
    if (rst) begin
      \$274  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$275  = d1_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$275  = \$114 [15:0];
    endcase
    if (rst) begin
      \$275  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$276  = d1_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$276  = \$115 [15:0];
    endcase
    if (rst) begin
      \$276  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$277  = d1_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$277  = \$116 [15:0];
    endcase
    if (rst) begin
      \$277  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$278  = d1_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$278  = \$117 [15:0];
    endcase
    if (rst) begin
      \$278  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$279  = tmp1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$279  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$279  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$280  = weight_linear;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$280 [17:0] = \$121 [29:12];
      5'h04:
          /* empty */;
      5'h05:
          \$280 [35:18] = \$130 [29:12];
      5'h06:
          \$280 [53:36] = \$133 [17:0];
    endcase
    if (rst) begin
      \$280  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$281  = w1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$281  = \$122 [28:0];
    endcase
    if (rst) begin
      \$281  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$282  = d2_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$282  = \$123 [15:0];
    endcase
    if (rst) begin
      \$282  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$283  = d2_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$283  = \$124 [15:0];
    endcase
    if (rst) begin
      \$283  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$284  = d2_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$284  = \$125 [15:0];
    endcase
    if (rst) begin
      \$284  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$285  = d2_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$285  = \$126 [15:0];
    endcase
    if (rst) begin
      \$285  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$286  = inv_w_sum;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$286  = persp_mul_p[38:13];
      5'h05:
          /* empty */;
      5'h06:
          \$286  = \$134 [38:13];
    endcase
    if (rst) begin
      \$286  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$287  = persp_pre;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$287 [28:0] = persp_mul_p[50:22];
      5'h05:
          /* empty */;
      5'h06:
          \$287 [57:29] = persp_mul_p[50:22];
    endcase
    if (rst) begin
      \$287  = 58'h000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$288  = tmp2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          \$288  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$288  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$289  = w2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          \$289  = \$131 [28:0];
    endcase
    if (rst) begin
      \$289  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$290  = depth_sat;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          \$290  = \$141 [17:0];
      5'h09:
          \$290  = \$148 [17:0];
      5'h0a:
          if (\o__valid$61 ) begin
            \$290  = \$155 [17:0];
          end
    endcase
    if (rst) begin
      \$290  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$291  = inv_w_sum_recip;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          if (\o__valid$61 ) begin
            \$291  = \o__payload$62 ;
          end
    endcase
    if (rst) begin
      \$291  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$292  = weight_persp;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          \$292 [17:0] = \$159 [26:9];
      5'h0c:
          \$292 [35:18] = \$163 [26:9];
      5'h0d:
          \$292 [53:36] = \$169 [17:0];
    endcase
    if (rst) begin
      \$292  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$293  = \$signal ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          \$293  = \$167 [17:0];
      5'h0d:
          \$293  = \$176 [17:0];
      5'h0e:
          \$293  = \$209 [17:0];
    endcase
    if (rst) begin
      \$293  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$294  = \$signal$46 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          \$294  = \$213 [17:0];
      5'h10:
          \$294  = \$220 [17:0];
      5'h11:
          \$294  = \$227 [17:0];
    endcase
    if (rst) begin
      \$294  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$295  = \$signal$47 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          \$295  = \$231 [17:0];
      5'h13:
          \$295  = \$238 [17:0];
      5'h14:
          \$295  = \$245 [17:0];
    endcase
    if (rst) begin
      \$295  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$75 ) begin end
    \$296  = \$signal$48 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          \$296  = \$249 [17:0];
      5'h16:
          \$296  = \$256 [17:0];
      5'h17:
          \$296  = \$263 [17:0];
    endcase
    if (rst) begin
      \$296  = 18'h00000;
    end
  end
  assign mul_p = { \$1 [31], \$1 [31:4] };
  assign \ctx.vtx  = ctx[554:0];
  assign \ctx.vtx[0]  = ctx[184:0];
  assign \ctx.vtx[0].position_ndc  = ctx[53:0];
  assign \ctx.vtx[0].color  = ctx[183:80];
  assign \ctx.vtx[0].front_facing  = ctx[184];
  assign \ctx.vtx[1]  = ctx[369:185];
  assign \ctx.vtx[1].position_ndc  = ctx[238:185];
  assign \ctx.vtx[1].color  = ctx[368:265];
  assign \ctx.vtx[1].front_facing  = ctx[369];
  assign \ctx.vtx[2]  = ctx[554:370];
  assign \ctx.vtx[2].position_ndc  = ctx[423:370];
  assign \ctx.vtx[2].color  = ctx[553:450];
  assign \ctx.vtx[2].front_facing  = ctx[554];
  assign \ctx.screen_x  = ctx[602:555];
  assign \ctx.screen_y  = ctx[650:603];
  assign \ctx.min_x  = ctx[720:709];
  assign \ctx.min_y  = ctx[732:721];
  assign \ctx.max_x  = ctx[744:733];
  assign \ctx.max_y  = ctx[756:745];
  assign \ctx.front_facing  = ctx[757];
  assign \o__payload.color  = o__payload[89:18];
  assign \o__payload.coord_pos  = o__payload[109:90];
  assign \o__payload.coord_pos[0]  = o__payload[99:90];
  assign \o__payload.coord_pos[1]  = o__payload[109:100];
  assign \o__payload.front_facing  = o__payload[110];
  assign \i__payload$54.px  = \i__payload$54 [11:0];
  assign \i__payload$54.py  = \i__payload$54 [23:12];
  assign \$178  = { 17'h00000, weight_linear[17] };
  assign \$481  = 1'h1;
  assign \$180  = \$479 ;
  assign \$486  = 1'h1;
  assign \$181  = \$484 ;
  assign \$182  = { 17'h00000, weight_linear[35] };
  assign \$493  = 1'h1;
  assign \$184  = \$491 ;
  assign \$498  = 1'h1;
  assign \$185  = \$496 ;
  assign \$186  = { 17'h00000, weight_linear[53] };
  assign \$505  = 1'h1;
  assign \$188  = \$503 ;
  assign \$510  = 1'h1;
  assign \$189  = \$508 ;
  assign \$191  = { 17'h00000, weight_persp[17] };
  assign \$519  = 1'h1;
  assign \$193  = \$517 ;
  assign \$524  = 1'h1;
  assign \$194  = \$522 ;
  assign \$195  = { 17'h00000, weight_persp[35] };
  assign \$531  = 1'h1;
  assign \$197  = \$529 ;
  assign \$536  = 1'h1;
  assign \$198  = \$534 ;
  assign \$199  = { 17'h00000, weight_persp[53] };
  assign \$543  = 1'h1;
  assign \$201  = \$541 ;
  assign \$548  = 1'h1;
  assign \$202  = \$546 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:181" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_1.inv (rst, i__payload, \i__valid$7 , o__ready, o__valid, \o__payload$18 , \i__ready$20 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$76  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [5:0] \$11 ;
  wire \$12 ;
  wire [5:0] \$13 ;
  wire [88:0] \$14 ;
  wire [5:0] \$15 ;
  wire [6:0] \$16 ;
  wire [25:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [26:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [5:0] \$28 ;
  wire [6:0] \$29 ;
  wire [26:0] \$3 ;
  wire \$30 ;
  wire [5:0] \$31 ;
  wire [6:0] \$32 ;
  wire [152:0] \$33 ;
  wire [5:0] \$34 ;
  wire [6:0] \$35 ;
  wire [7:0] \$36 ;
  wire [280:0] \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [26:0] \$4 ;
  wire \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg \$43 ;
  reg [25:0] \$44 ;
  reg [25:0] \$45 ;
  reg \$46 ;
  reg [1:0] \$47 ;
  reg [4:0] \$48 ;
  reg [25:0] \$49 ;
  wire \$5 ;
  reg [25:0] \$50 ;
  wire [26:0] \$6 ;
  wire [26:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  reg [25:0] \i__payload$11  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  reg [25:0] \i__payload$16  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$20 ;
  reg \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$12  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$7 ;
  wire \i__valid$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  reg [4:0] lz = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:198" *)
  reg [25:0] norm_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  output [25:0] \o__payload$18 ;
  reg [25:0] \o__payload$18  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  wire [25:0] \o__payload$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  reg sgn = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  reg [25:0] v0 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    \i__payload$11  <= \$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    \i__valid$12  <= \$46 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  always @(posedge clk)
    lz <= \$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  always @(posedge clk)
    \i__payload$16  <= \$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  always @(posedge clk)
    \o__payload$18  <= \$50 ;
  assign \$1  = $signed(i__payload) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$4  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$3 ;
  assign \$5  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$6  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$7  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$6 ;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$10  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$9 ;
  assign \$11  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$12  = $signed(\$11 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:231" *) $signed(1'h0);
  assign \$13  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$14  = v0 << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:233" *) \$13 ;
  assign \$15  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$16  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) $signed(\$15 );
  assign \$17  = v0 >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) \$16 ;
  assign \$18  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$19  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$20  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$19 ;
  assign \$21  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) norm_value;
  assign \$22  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$23  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$24  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$23 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$26  = \$25  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$27  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$26 ;
  assign \$28  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$29  = $signed(\$28 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$30  = $signed(\$29 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:246" *) $signed(1'h0);
  assign \$31  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$32  = $signed(\$31 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$33  = \o__payload$23  << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:331" *) \$32 ;
  assign \$34  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$35  = $signed(\$34 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$36  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:252" *) $signed(\$35 );
  assign \$37  = { \o__payload$23 , 255'h0000000000000000000000000000000000000000000000000000000000000000 } >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:347" *) \$36 ;
  assign \$38  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    i__valid <= \$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  always @(posedge clk)
    sgn <= \$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  always @(posedge clk)
    v0 <= \$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:200" *)
  \top.pipeline.pipeline.rast.fg_1.inv.clz  clz (
    .i__payload(\i__payload$11 ),
    .o__payload(o__payload),
    .o__ready(\o__ready$21 ),
    .o__valid(\i__valid$12 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:187" *)
  \top.pipeline.pipeline.rast.fg_1.inv.inv_small  inv_small (
    .clk(clk),
    .i__payload(\i__payload$16 ),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(\o__payload$23 ),
    .o__ready(\o__ready$22 ),
    .o__valid(\o__valid$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$46  = \i__valid$12 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$46  = 1'h1;
          end
    endcase
    if (rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$47  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$47  = 2'h1;
          end
      2'h1:
          if (\$10 ) begin
            \$47  = 2'h2;
          end
      2'h2:
          if (\$20 ) begin
            \$47  = 2'h0;
          end
    endcase
    if (rst) begin
      \$47  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$48  = lz;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$48  = o__payload;
          end
    endcase
    if (rst) begin
      \$48  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$49  = \i__payload$16 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            (* full_case = 32'd1 *)
            if (\$12 ) begin
              \$49  = \$14 [25:0];
            end else begin
              \$49  = \$17 ;
            end
          end
    endcase
    if (rst) begin
      \$49  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$50  = \o__payload$18 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            (* full_case = 32'd1 *)
            if (sgn) begin
              \$50  = \$21 [25:0];
            end else begin
              \$50  = norm_value;
            end
          end
    endcase
    if (rst) begin
      \$50  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \i__ready$20  = 1'h0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \i__ready$20  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \o__ready$21  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$24 ) begin
            \o__ready$21  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \o__ready$22  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            \o__ready$22  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    norm_value = 26'h0000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            (* full_case = 32'd1 *)
            if (\$30 ) begin
              norm_value = \$33 [36:11];
            end else begin
              norm_value = { 11'h000, \$37 [280:266] };
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$41  = i__valid;
    if (i__ready) begin
      \$41  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$41  = 1'h1;
          end
    endcase
    if (rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$42  = o__valid;
    if (o__ready) begin
      \$42  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            \$42  = 1'h1;
          end
    endcase
    if (rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$43  = sgn;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$43  = \$1 ;
          end
    endcase
    if (rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$44  = v0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$44  = \$4 [25:0];
          end
    endcase
    if (rst) begin
      \$44  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$76 ) begin end
    \$45  = \i__payload$11 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$45  = \$7 [25:0];
          end
    endcase
    if (rst) begin
      \$45  = 26'h0000000;
    end
  end
  assign \o__valid$13  = \i__valid$12 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:25" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_1.inv.clz (o__valid, o__ready, o__payload, i__payload);
  reg \$auto$verilog_backend.cc:2355:dump_module$77  = 0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [4:0] o__payload;
  reg [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input o__valid;
  wire o__valid;
  assign i__ready = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:29" *) o__valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$77 ) begin end
    (* full_case = 32'd1 *)
    casez (i__payload)
      26'b1?????????????????????????:
          o__payload = 5'h00;
      26'h1??????:
          o__payload = 5'h01;
      26'b001???????????????????????:
          o__payload = 5'h02;
      26'b0001??????????????????????:
          o__payload = 5'h03;
      26'b00001?????????????????????:
          o__payload = 5'h04;
      26'h01?????:
          o__payload = 5'h05;
      26'b0000001???????????????????:
          o__payload = 5'h06;
      26'b00000001??????????????????:
          o__payload = 5'h07;
      26'b000000001?????????????????:
          o__payload = 5'h08;
      26'h001????:
          o__payload = 5'h09;
      26'b00000000001???????????????:
          o__payload = 5'h0a;
      26'b000000000001??????????????:
          o__payload = 5'h0b;
      26'b0000000000001?????????????:
          o__payload = 5'h0c;
      26'h0001???:
          o__payload = 5'h0d;
      26'b000000000000001???????????:
          o__payload = 5'h0e;
      26'b0000000000000001??????????:
          o__payload = 5'h0f;
      26'b00000000000000001?????????:
          o__payload = 5'h10;
      26'h00001??:
          o__payload = 5'h11;
      26'b0000000000000000001???????:
          o__payload = 5'h12;
      26'b00000000000000000001??????:
          o__payload = 5'h13;
      26'b000000000000000000001?????:
          o__payload = 5'h14;
      26'h000001?:
          o__payload = 5'h15;
      26'b00000000000000000000001???:
          o__payload = 5'h16;
      26'b000000000000000000000001??:
          o__payload = 5'h17;
      26'b0000000000000000000000001?:
          o__payload = 5'h18;
      26'h0000001:
          o__payload = 5'h19;
      26'h0000000:
          o__payload = 5'h1a;
    endcase
  end
  assign i__valid = o__valid;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:62" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_1.inv.inv_small (rst, i__valid, i__payload, o__ready, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$78  = 0;
  wire [51:0] \$1 ;
  wire [27:0] \$10 ;
  wire [2:0] \$11 ;
  wire \$12 ;
  reg [25:0] \$13 ;
  reg [2:0] \$14 ;
  reg [25:0] \$15 ;
  reg [1:0] \$16 ;
  reg [25:0] \$17 ;
  reg [25:0] \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [3:0] initial_guess__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:78" *)
  wire [25:0] initial_guess__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  reg [1:0] iter = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:84" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:85" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:86" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  output [25:0] o__payload;
  reg [25:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  reg [25:0] p = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  reg [25:0] vx2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  reg [25:0] x = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  reg [25:0] x2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:71" *)
  reg [25:0] rom [15:0];
  initial begin
    rom[0] = 26'h0f83e10;
    rom[1] = 26'h0ea0ea1;
    rom[2] = 26'h0dd67c9;
    rom[3] = 26'h0d20d21;
    rom[4] = 26'h0c7ce0c;
    rom[5] = 26'h0be82fa;
    rom[6] = 26'h0b60b61;
    rom[7] = 26'h0ae4c41;
    rom[8] = 26'h0a72f05;
    rom[9] = 26'h0a0a0a1;
    rom[10] = 26'h09a90e8;
    rom[11] = 26'h094f209;
    rom[12] = 26'h08fb824;
    rom[13] = 26'h08ad8f3;
    rom[14] = 26'h0864b8a;
    rom[15] = 26'h0820821;
  end
  reg [25:0] _0_;
  always @(posedge clk) begin
    _0_ <= rom[initial_guess__addr];
  end
  assign initial_guess__data = _0_;
  assign \$1  = mul_a * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b;
  assign \$2  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$9  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$10  = { x, 1'h0 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) vx2;
  assign \$11  = iter + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:138" *) 1'h1;
  assign \$12  = iter < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:140" *) 2'h3;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  always @(posedge clk)
    p <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  always @(posedge clk)
    x <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  always @(posedge clk)
    iter <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  always @(posedge clk)
    x2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  always @(posedge clk)
    vx2 <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    initial_guess__addr = 4'h0;
    casez (fsm_state)
      3'h0:
          initial_guess__addr = i__payload[23:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    o__payload = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__payload = 26'h1000000;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__payload = x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__valid = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_a = x;
      3'h3:
          mul_a = p;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_b = x;
      3'h3:
          mul_b = x2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    \$13  = p;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$13  = i__payload;
          end
    endcase
    if (rst) begin
      \$13  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    \$14  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$14  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
            if (o__ready) begin
              \$14  = 3'h0;
            end
          end else begin
            \$14  = 3'h2;
          end
      3'h2:
          \$14  = 3'h3;
      3'h3:
          \$14  = 3'h4;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$12 ) begin
            \$14  = 3'h2;
          end else begin
            \$14  = 3'h5;
          end
      3'h5:
          if (o__ready) begin
            \$14  = 3'h0;
          end
    endcase
    if (rst) begin
      \$14  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    \$15  = x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$15  = initial_guess__data;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$15  = \$10 [25:0];
    endcase
    if (rst) begin
      \$15  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    \$16  = iter;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$16  = 2'h0;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$16  = \$11 [1:0];
    endcase
    if (rst) begin
      \$16  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    \$17  = x2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$17  = \$1 [49:24];
    endcase
    if (rst) begin
      \$17  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$78 ) begin end
    \$18  = vx2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$18  = \$1 [49:24];
    endcase
    if (rst) begin
      \$18  = 26'h0000000;
    end
  end
  assign mul_result = \$1 [49:24];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:367" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_2 (rst, ctx, \i__valid$53 , \i__payload$54 , \o__ready$50 , i__ready, o_done, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$79  = 0;
  wire [31:0] \$1 ;
  wire \$10 ;
  wire \$100 ;
  wire \$101 ;
  wire \$102 ;
  wire \$103 ;
  wire \$104 ;
  wire [13:0] \$105 ;
  wire [13:0] \$106 ;
  wire [16:0] \$107 ;
  wire [16:0] \$108 ;
  wire [13:0] \$109 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [13:0] \$111 ;
  wire [18:0] \$112 ;
  wire [29:0] \$113 ;
  wire [16:0] \$114 ;
  wire [16:0] \$115 ;
  wire [16:0] \$116 ;
  wire [16:0] \$117 ;
  wire \$118 ;
  wire \$119 ;
  wire \$12 ;
  wire [57:0] \$120 ;
  wire [57:0] \$121 ;
  wire [29:0] \$122 ;
  wire [16:0] \$123 ;
  wire [16:0] \$124 ;
  wire [16:0] \$125 ;
  wire [16:0] \$126 ;
  wire \$127 ;
  wire \$128 ;
  wire [57:0] \$129 ;
  wire \$13 ;
  wire [57:0] \$130 ;
  wire [29:0] \$131 ;
  wire [18:0] \$132 ;
  wire [19:0] \$133 ;
  wire [52:0] \$134 ;
  wire \$135 ;
  wire \$136 ;
  wire \$137 ;
  wire \$138 ;
  wire \$139 ;
  wire [25:0] \$14 ;
  wire [18:0] \$140 ;
  wire [18:0] \$141 ;
  wire [36:0] \$142 ;
  wire \$143 ;
  wire [36:0] \$144 ;
  wire \$145 ;
  wire [36:0] \$146 ;
  wire [19:0] \$147 ;
  wire [19:0] \$148 ;
  wire [36:0] \$149 ;
  wire [25:0] \$15 ;
  wire \$150 ;
  wire [36:0] \$151 ;
  wire \$152 ;
  wire [36:0] \$153 ;
  wire [19:0] \$154 ;
  wire [19:0] \$155 ;
  wire \$156 ;
  wire \$157 ;
  wire [51:0] \$158 ;
  wire [51:0] \$159 ;
  wire \$16 ;
  wire \$160 ;
  wire \$161 ;
  wire [51:0] \$162 ;
  wire [51:0] \$163 ;
  wire \$164 ;
  wire \$165 ;
  wire [18:0] \$166 ;
  wire [18:0] \$167 ;
  wire [18:0] \$168 ;
  wire [19:0] \$169 ;
  wire \$17 ;
  wire [36:0] \$170 ;
  wire \$171 ;
  wire [36:0] \$172 ;
  wire \$173 ;
  wire [36:0] \$174 ;
  wire [19:0] \$175 ;
  wire [19:0] \$176 ;
  reg \$177 ;
  wire [17:0] \$178 ;
  wire [41:0] \$179 ;
  wire [25:0] \$18 ;
  wire [41:0] \$180 ;
  wire [41:0] \$181 ;
  wire [17:0] \$182 ;
  wire [41:0] \$183 ;
  wire [41:0] \$184 ;
  wire [41:0] \$185 ;
  wire [17:0] \$186 ;
  wire [41:0] \$187 ;
  wire [41:0] \$188 ;
  wire [41:0] \$189 ;
  wire [25:0] \$19 ;
  reg \$190 ;
  wire [17:0] \$191 ;
  wire [41:0] \$192 ;
  wire [41:0] \$193 ;
  wire [41:0] \$194 ;
  wire [17:0] \$195 ;
  wire [41:0] \$196 ;
  wire [41:0] \$197 ;
  wire [41:0] \$198 ;
  wire [17:0] \$199 ;
  wire \$2 ;
  wire \$20 ;
  wire [41:0] \$200 ;
  wire [41:0] \$201 ;
  wire [41:0] \$202 ;
  wire [36:0] \$203 ;
  wire \$204 ;
  wire [36:0] \$205 ;
  wire \$206 ;
  wire [36:0] \$207 ;
  wire [19:0] \$208 ;
  wire [19:0] \$209 ;
  wire \$21 ;
  wire \$210 ;
  wire \$211 ;
  wire [18:0] \$212 ;
  wire [18:0] \$213 ;
  wire [36:0] \$214 ;
  wire \$215 ;
  wire [36:0] \$216 ;
  wire \$217 ;
  wire [36:0] \$218 ;
  wire [19:0] \$219 ;
  wire [25:0] \$22 ;
  wire [19:0] \$220 ;
  wire [36:0] \$221 ;
  wire \$222 ;
  wire [36:0] \$223 ;
  wire \$224 ;
  wire [36:0] \$225 ;
  wire [19:0] \$226 ;
  wire [19:0] \$227 ;
  wire \$228 ;
  wire \$229 ;
  wire [25:0] \$23 ;
  wire [18:0] \$230 ;
  wire [18:0] \$231 ;
  wire [36:0] \$232 ;
  wire \$233 ;
  wire [36:0] \$234 ;
  wire \$235 ;
  wire [36:0] \$236 ;
  wire [19:0] \$237 ;
  wire [19:0] \$238 ;
  wire [36:0] \$239 ;
  wire \$24 ;
  wire \$240 ;
  wire [36:0] \$241 ;
  wire \$242 ;
  wire [36:0] \$243 ;
  wire [19:0] \$244 ;
  wire [19:0] \$245 ;
  wire \$246 ;
  wire \$247 ;
  wire [18:0] \$248 ;
  wire [18:0] \$249 ;
  wire \$25 ;
  wire [36:0] \$250 ;
  wire \$251 ;
  wire [36:0] \$252 ;
  wire \$253 ;
  wire [36:0] \$254 ;
  wire [19:0] \$255 ;
  wire [19:0] \$256 ;
  wire [36:0] \$257 ;
  wire \$258 ;
  wire [36:0] \$259 ;
  wire [25:0] \$26 ;
  wire \$260 ;
  wire [36:0] \$261 ;
  wire [19:0] \$262 ;
  wire [19:0] \$263 ;
  reg [11:0] \$264 ;
  reg [11:0] \$265 ;
  reg [15:0] \$266 ;
  reg [15:0] \$267 ;
  reg [15:0] \$268 ;
  reg [15:0] \$269 ;
  wire [25:0] \$27 ;
  reg [15:0] \$270 ;
  reg [15:0] \$271 ;
  reg [4:0] \$272 ;
  reg [28:0] \$273 ;
  reg [28:0] \$274 ;
  reg [15:0] \$275 ;
  reg [15:0] \$276 ;
  reg [15:0] \$277 ;
  reg [15:0] \$278 ;
  reg [28:0] \$279 ;
  wire \$28 ;
  reg [53:0] \$280 ;
  reg [28:0] \$281 ;
  reg [15:0] \$282 ;
  reg [15:0] \$283 ;
  reg [15:0] \$284 ;
  reg [15:0] \$285 ;
  reg [25:0] \$286 ;
  reg [57:0] \$287 ;
  reg [28:0] \$288 ;
  reg [28:0] \$289 ;
  wire \$29 ;
  reg [17:0] \$290 ;
  reg [25:0] \$291 ;
  reg [53:0] \$292 ;
  reg [17:0] \$293 ;
  reg [17:0] \$294 ;
  reg [17:0] \$295 ;
  reg [17:0] \$296 ;
  wire \$3 ;
  wire [25:0] \$30 ;
  wire [25:0] \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire [25:0] \$34 ;
  wire [25:0] \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire [25:0] \$38 ;
  wire [25:0] \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire [25:0] \$42 ;
  wire [25:0] \$43 ;
  wire \$44 ;
  wire \$45 ;
  wire [25:0] \$46 ;
  wire [25:0] \$47 ;
  wire [41:0] \$479 ;
  wire \$48 ;
  wire \$481 ;
  wire [41:0] \$484 ;
  wire \$486 ;
  wire \$49 ;
  wire [41:0] \$491 ;
  wire \$493 ;
  wire [41:0] \$496 ;
  wire \$498 ;
  wire \$5 ;
  wire [25:0] \$50 ;
  wire [41:0] \$503 ;
  wire \$505 ;
  wire [41:0] \$508 ;
  wire [25:0] \$51 ;
  wire \$510 ;
  wire [41:0] \$517 ;
  wire \$519 ;
  wire \$52 ;
  wire [41:0] \$522 ;
  wire \$524 ;
  wire [41:0] \$529 ;
  wire \$53 ;
  wire \$531 ;
  wire [41:0] \$534 ;
  wire \$536 ;
  wire [25:0] \$54 ;
  wire [41:0] \$541 ;
  wire \$543 ;
  wire [41:0] \$546 ;
  wire \$548 ;
  wire [25:0] \$55 ;
  wire \$56 ;
  wire \$57 ;
  wire [25:0] \$58 ;
  wire [25:0] \$59 ;
  wire \$6 ;
  wire \$60 ;
  wire \$61 ;
  wire [17:0] \$62 ;
  wire [17:0] \$63 ;
  wire \$64 ;
  wire \$65 ;
  wire [17:0] \$66 ;
  wire [17:0] \$67 ;
  wire \$68 ;
  wire \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [17:0] \$71 ;
  wire \$72 ;
  wire \$73 ;
  wire [17:0] \$74 ;
  wire [17:0] \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire [17:0] \$78 ;
  wire [17:0] \$79 ;
  wire [52:0] \$8 ;
  wire \$80 ;
  wire \$81 ;
  wire \$82 ;
  wire \$83 ;
  wire \$84 ;
  wire \$85 ;
  wire \$86 ;
  wire \$87 ;
  wire \$88 ;
  wire \$89 ;
  wire \$9 ;
  wire \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire \$93 ;
  wire \$94 ;
  wire \$95 ;
  wire \$96 ;
  wire \$97 ;
  wire \$98 ;
  wire \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$46  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$47  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$48  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [757:0] ctx;
  wire [757:0] ctx;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  reg [15:0] d0_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  reg [15:0] d0_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  reg [15:0] d0_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  reg [15:0] d0_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  reg [15:0] d1_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  reg [15:0] d1_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  reg [15:0] d1_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  reg [15:0] d1_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  reg [15:0] d2_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  reg [15:0] d2_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  reg [15:0] d2_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  reg [15:0] d2_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  reg [17:0] depth_sat = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:549" *)
  reg [2:0] edge_neg;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:548" *)
  reg [2:0] edge_pos;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [4:0] fsm_state = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  reg [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [23:0] \i__payload$54 ;
  wire [23:0] \i__payload$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$53 ;
  wire \i__valid$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  reg [25:0] inv_w_sum = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  reg [25:0] inv_w_sum_recip = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:383" *)
  reg [15:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:426" *)
  reg [17:0] mul_a_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:384" *)
  reg [15:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:427" *)
  reg [17:0] mul_b_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:385" *)
  wire [28:0] mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:428" *)
  wire [35:0] mul_p_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  output [110:0] o__payload;
  reg [110:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  wire [25:0] \o__payload$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input \o__ready$50 ;
  wire \o__ready$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  output o_done;
  reg o_done;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:420" *)
  reg [25:0] persp_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:421" *)
  reg [25:0] persp_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:422" *)
  wire [51:0] persp_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  reg [57:0] persp_pre = 58'h000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  reg [15:0] px_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  reg [11:0] px_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  reg [15:0] py_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  reg [11:0] py_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  reg [28:0] tmp0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  reg [28:0] tmp1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  reg [28:0] tmp2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  reg [28:0] w0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  reg [28:0] w1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  reg [28:0] w2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  reg [53:0] weight_linear = 54'h00000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:414" *)
  reg [28:0] weight_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:415" *)
  reg [28:0] weight_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:416" *)
  wire [57:0] weight_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  reg [53:0] weight_persp = 54'h00000000000000;
  assign \$1  = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign weight_mul_p = $signed(weight_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(weight_mul_b);
  assign persp_mul_p = $signed(persp_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_b);
  assign mul_p_interp = mul_a_interp * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b_interp;
  assign \$2  = $signed(w0) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$3  = $signed(w1) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$4  = $signed(w2) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$5  = $signed(w0) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$6  = $signed(w1) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$7  = $signed(w2) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$8  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$9  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$10  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$11  = \$9  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$10 ;
  assign \$12  = $signed(ctx[105:80]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$13  = $signed(ctx[105:80]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$14  = \$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[105:80];
  assign \$15  = \$12  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$14 ;
  assign \$16  = $signed(ctx[290:265]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$17  = $signed(ctx[290:265]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$18  = \$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[290:265];
  assign \$19  = \$16  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$18 ;
  assign \$20  = $signed(ctx[475:450]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$21  = $signed(ctx[475:450]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$22  = \$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[475:450];
  assign \$23  = \$20  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$22 ;
  assign \$24  = $signed(ctx[131:106]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$25  = $signed(ctx[131:106]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$26  = \$25  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[131:106];
  assign \$27  = \$24  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$26 ;
  assign \$28  = $signed(ctx[316:291]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$29  = $signed(ctx[316:291]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$30  = \$29  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[316:291];
  assign \$31  = \$28  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$30 ;
  assign \$32  = $signed(ctx[501:476]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$33  = $signed(ctx[501:476]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$34  = \$33  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[501:476];
  assign \$35  = \$32  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$34 ;
  assign \$36  = $signed(ctx[157:132]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$37  = $signed(ctx[157:132]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$38  = \$37  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[157:132];
  assign \$39  = \$36  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$38 ;
  assign \$40  = $signed(ctx[342:317]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$41  = $signed(ctx[342:317]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$42  = \$41  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[342:317];
  assign \$43  = \$40  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$42 ;
  assign \$44  = $signed(ctx[527:502]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$45  = $signed(ctx[527:502]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$46  = \$45  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[527:502];
  assign \$47  = \$44  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$46 ;
  assign \$48  = $signed(ctx[183:158]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$49  = $signed(ctx[183:158]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$50  = \$49  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[183:158];
  assign \$51  = \$48  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$50 ;
  assign \$52  = $signed(ctx[368:343]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$53  = $signed(ctx[368:343]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$54  = \$53  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[368:343];
  assign \$55  = \$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$54 ;
  assign \$56  = $signed(ctx[553:528]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$57  = $signed(ctx[553:528]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$58  = \$57  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[553:528];
  assign \$59  = \$56  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$58 ;
  assign \$60  = depth_sat > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$61  = depth_sat < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$62  = \$61  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : depth_sat;
  assign \$63  = \$60  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$62 ;
  assign \$64  = \$signal  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$65  = \$signal  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$66  = \$65  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal ;
  assign \$67  = \$64  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$66 ;
  assign \$68  = \$signal$46  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$69  = \$signal$46  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$70  = \$69  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$46 ;
  assign \$71  = \$68  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$70 ;
  assign \$72  = \$signal$47  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$73  = \$signal$47  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$74  = \$73  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$47 ;
  assign \$75  = \$72  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$74 ;
  assign \$76  = \$signal$48  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$77  = \$signal$48  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$78  = \$77  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$48 ;
  assign \$79  = \$76  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$78 ;
  assign \$80  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$81  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$82  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$83  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$84  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$85  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$86  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$87  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$88  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$89  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$90  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$91  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$92  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hc;
  assign \$93  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hd;
  assign \$94  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'he;
  assign \$95  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hf;
  assign \$96  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h10;
  assign \$97  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h11;
  assign \$98  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h12;
  assign \$99  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h13;
  assign \$100  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h14;
  assign \$101  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h15;
  assign \$102  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h16;
  assign \$103  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h17;
  assign \$104  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h18;
  assign \$105  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$106  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$107  = $signed(ctx[602:587]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$108  = $signed(ctx[650:635]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$109  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$110  = $signed({ 1'h0, \$109 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$111  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$112  = $signed({ 1'h0, \$111 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$113  = $signed(tmp0) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$114  = $signed(ctx[570:555]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$115  = $signed(ctx[618:603]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$116  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$117  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$118  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$119  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$120  = \$119  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$121  = \$118  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$120 ;
  assign \$122  = $signed(tmp1) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$123  = $signed(ctx[586:571]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$124  = $signed(ctx[634:619]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$125  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$126  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$127  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$128  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$129  = \$128  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$130  = \$127  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$129 ;
  assign \$131  = $signed(tmp2) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$132  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_linear[17:0];
  assign \$133  = $signed(\$132 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_linear[35:18] });
  assign \$134  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$135  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$136  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$137  = \$135  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$136 ;
  assign \$138  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$139  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$140  = \$139  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$141  = \$138  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$140 ;
  assign \$142  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$143  = \$142 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$144  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$145  = \$144 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$146  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$147  = \$145  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$146 [36:17];
  assign \$148  = \$143  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$147 ;
  assign \$149  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$150  = \$149 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$151  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$152  = \$151 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$153  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$154  = \$152  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$153 [36:17];
  assign \$155  = \$150  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$154 ;
  assign \$156  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$157  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$158  = \$157  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$159  = \$156  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$158 ;
  assign \$160  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$161  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$162  = \$161  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$163  = \$160  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$162 ;
  assign \$164  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$165  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$166  = \$165  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$167  = \$164  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$166 ;
  assign \$168  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_persp[17:0];
  assign \$169  = $signed(\$168 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_persp[35:18] });
  assign \$170  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$171  = \$170 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$172  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$173  = \$172 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$174  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$175  = \$173  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$174 [36:17];
  assign \$176  = \$171  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$175 ;
  assign \$179  = weight_linear[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$479  = \$179  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$484  = \$180  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$183  = weight_linear[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$491  = \$183  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$496  = \$184  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$187  = weight_linear[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$503  = \$187  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$508  = \$188  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$192  = weight_persp[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$517  = \$192  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$522  = \$193  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$196  = weight_persp[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$529  = \$196  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$534  = \$197  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$200  = weight_persp[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$541  = \$200  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$546  = \$201  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$203  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$204  = \$203 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$205  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$206  = \$205 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$207  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$208  = \$206  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$207 [36:17];
  assign \$209  = \$204  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$208 ;
  assign \$210  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$211  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$212  = \$211  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$213  = \$210  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$212 ;
  assign \$214  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$215  = \$214 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$216  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$217  = \$216 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$218  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$219  = \$217  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$218 [36:17];
  assign \$220  = \$215  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$219 ;
  assign \$221  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$222  = \$221 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$223  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$224  = \$223 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$225  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$226  = \$224  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$225 [36:17];
  assign \$227  = \$222  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$226 ;
  assign \$228  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$229  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$230  = \$229  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$231  = \$228  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$230 ;
  assign \$232  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$233  = \$232 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$234  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$235  = \$234 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$236  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$237  = \$235  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$236 [36:17];
  assign \$238  = \$233  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$237 ;
  assign \$239  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$240  = \$239 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$241  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$242  = \$241 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$243  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$244  = \$242  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$243 [36:17];
  assign \$245  = \$240  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$244 ;
  assign \$246  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$247  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$248  = \$247  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$249  = \$246  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$248 ;
  assign \$250  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$251  = \$250 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$252  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$253  = \$252 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$254  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$255  = \$253  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$254 [36:17];
  assign \$256  = \$251  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$255 ;
  assign \$257  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$258  = \$257 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$259  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$260  = \$259 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$261  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$262  = \$260  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$261 [36:17];
  assign \$263  = \$258  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$262 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  always @(posedge clk)
    px_lat <= \$264 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  always @(posedge clk)
    py_lat <= \$265 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  always @(posedge clk)
    px_fp_reg <= \$266 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  always @(posedge clk)
    py_fp_reg <= \$267 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  always @(posedge clk)
    d0_ba_x <= \$268 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  always @(posedge clk)
    d0_ba_y <= \$269 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  always @(posedge clk)
    d0_pa_x <= \$270 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  always @(posedge clk)
    d0_pa_y <= \$271 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$272 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  always @(posedge clk)
    tmp0 <= \$273 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  always @(posedge clk)
    w0 <= \$274 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  always @(posedge clk)
    d1_ba_x <= \$275 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  always @(posedge clk)
    d1_ba_y <= \$276 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  always @(posedge clk)
    d1_pa_x <= \$277 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  always @(posedge clk)
    d1_pa_y <= \$278 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  always @(posedge clk)
    tmp1 <= \$279 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  always @(posedge clk)
    weight_linear <= \$280 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  always @(posedge clk)
    w1 <= \$281 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  always @(posedge clk)
    d2_ba_x <= \$282 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  always @(posedge clk)
    d2_ba_y <= \$283 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  always @(posedge clk)
    d2_pa_x <= \$284 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  always @(posedge clk)
    d2_pa_y <= \$285 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  always @(posedge clk)
    inv_w_sum <= \$286 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  always @(posedge clk)
    persp_pre <= \$287 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  always @(posedge clk)
    tmp2 <= \$288 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  always @(posedge clk)
    w2 <= \$289 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  always @(posedge clk)
    depth_sat <= \$290 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  always @(posedge clk)
    inv_w_sum_recip <= \$291 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  always @(posedge clk)
    weight_persp <= \$292 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal  <= \$293 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$46  <= \$294 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$47  <= \$295 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$48  <= \$296 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:435" *)
  \top.pipeline.pipeline.rast.fg_2.inv  inv (
    .clk(clk),
    .i__payload(i__payload),
    .\i__ready$20 (\i__ready$60 ),
    .\i__valid$7 (i__valid),
    .\o__payload$18 (\o__payload$62 ),
    .o__ready(o__ready),
    .o__valid(\o__valid$61 ),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$177 ) begin
      $write("Weights linear  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$178 ), $unsigned(\$181 [23:0]), $unsigned(\$182 ), $unsigned(\$185 [23:0]), $unsigned(\$186 ), $unsigned(\$189 [23:0]));
    end
    if (\$190 ) begin
      $write("Weights persp  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$191 ), $unsigned(\$194 [23:0]), $unsigned(\$195 ), $unsigned(\$198 [23:0]), $unsigned(\$199 ), $unsigned(\$202 [23:0]));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$177  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$177  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$190  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$190  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    mul_a = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_a = d0_ba_x;
      5'h02:
          mul_a = d0_ba_y;
      5'h03:
          mul_a = d1_ba_x;
      5'h04:
          mul_a = d1_ba_y;
      5'h05:
          mul_a = d2_ba_x;
      5'h06:
          mul_a = d2_ba_y;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    mul_b = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_b = d0_pa_y;
      5'h02:
          mul_b = d0_pa_x;
      5'h03:
          mul_b = d1_pa_y;
      5'h04:
          mul_b = d1_pa_x;
      5'h05:
          mul_b = d2_pa_y;
      5'h06:
          mul_b = d2_pa_x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    weight_mul_a = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_a = w0;
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_a = w1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    weight_mul_b = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_b = ctx[708:680];
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_b = ctx[708:680];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    persp_mul_a = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_a = { 8'h00, weight_linear[17:0] };
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_a = { 8'h00, weight_linear[35:18] };
      5'h07:
          persp_mul_a = { 8'h00, weight_linear[53:36] };
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_a = { persp_pre[16:0], 9'h000 };
      5'h0c:
          persp_mul_a = { persp_pre[45:29], 9'h000 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    persp_mul_b = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_b = ctx[79:54];
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_b = ctx[264:239];
      5'h07:
          persp_mul_b = ctx[449:424];
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_b = inv_w_sum_recip;
      5'h0c:
          persp_mul_b = inv_w_sum_recip;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    edge_pos = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_pos = { \$4 , \$3 , \$2  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    edge_neg = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_neg = { \$7 , \$6 , \$5  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    i__payload = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          i__payload = \$8 [38:13];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    i__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          if (\$11 ) begin
            i__valid = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    o_done = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$11 ) begin
          end else begin
            o_done = 1'h1;
          end
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          if (\o__ready$50 ) begin
            o_done = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    mul_a_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_a_interp = ctx[53:36];
      5'h09:
          mul_a_interp = ctx[238:221];
      5'h0a:
          mul_a_interp = ctx[423:406];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_a_interp = { \$15 [13:0], 4'h0 };
      5'h0d:
          mul_a_interp = { \$19 [13:0], 4'h0 };
      5'h0e:
          mul_a_interp = { \$23 [13:0], 4'h0 };
      5'h0f:
          mul_a_interp = { \$27 [13:0], 4'h0 };
      5'h10:
          mul_a_interp = { \$31 [13:0], 4'h0 };
      5'h11:
          mul_a_interp = { \$35 [13:0], 4'h0 };
      5'h12:
          mul_a_interp = { \$39 [13:0], 4'h0 };
      5'h13:
          mul_a_interp = { \$43 [13:0], 4'h0 };
      5'h14:
          mul_a_interp = { \$47 [13:0], 4'h0 };
      5'h15:
          mul_a_interp = { \$51 [13:0], 4'h0 };
      5'h16:
          mul_a_interp = { \$55 [13:0], 4'h0 };
      5'h17:
          mul_a_interp = { \$59 [13:0], 4'h0 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    mul_b_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_b_interp = weight_linear[17:0];
      5'h09:
          mul_b_interp = weight_linear[35:18];
      5'h0a:
          mul_b_interp = weight_linear[53:36];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_b_interp = weight_persp[17:0];
      5'h0d:
          mul_b_interp = weight_persp[35:18];
      5'h0e:
          mul_b_interp = weight_persp[53:36];
      5'h0f:
          mul_b_interp = weight_persp[17:0];
      5'h10:
          mul_b_interp = weight_persp[35:18];
      5'h11:
          mul_b_interp = weight_persp[53:36];
      5'h12:
          mul_b_interp = weight_persp[17:0];
      5'h13:
          mul_b_interp = weight_persp[35:18];
      5'h14:
          mul_b_interp = weight_persp[53:36];
      5'h15:
          mul_b_interp = weight_persp[17:0];
      5'h16:
          mul_b_interp = weight_persp[35:18];
      5'h17:
          mul_b_interp = weight_persp[53:36];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    o__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          o__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    o__payload = 111'h0000000000000000000000000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
        begin
          o__payload[99:90] = px_lat[9:0];
          o__payload[109:100] = py_lat[9:0];
          o__payload[17:0] = \$63 ;
          o__payload[35:18] = \$67 ;
          o__payload[53:36] = \$71 ;
          o__payload[71:54] = \$75 ;
          o__payload[89:72] = \$79 ;
          o__payload[110] = ctx[757];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$264  = px_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$264  = \i__payload$54 [11:0];
          end
    endcase
    if (rst) begin
      \$264  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$265  = py_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$265  = \i__payload$54 [23:12];
          end
    endcase
    if (rst) begin
      \$265  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$266  = px_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$266  = { \$105 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$266  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$267  = py_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$267  = { \$106 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$267  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$268  = d0_ba_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$268  = \$107 [15:0];
          end
    endcase
    if (rst) begin
      \$268  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$269  = d0_ba_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$269  = \$108 [15:0];
          end
    endcase
    if (rst) begin
      \$269  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$270  = d0_pa_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$270  = \$110 [15:0];
          end
    endcase
    if (rst) begin
      \$270  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$271  = d0_pa_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$271  = \$112 [15:0];
          end
    endcase
    if (rst) begin
      \$271  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$272  = fsm_state;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$272  = 5'h01;
          end
      5'h01:
          \$272  = 5'h02;
      5'h02:
          \$272  = 5'h03;
      5'h03:
          \$272  = 5'h04;
      5'h04:
          \$272  = 5'h05;
      5'h05:
          \$272  = 5'h06;
      5'h06:
          \$272  = 5'h07;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$137 ) begin
            if (\i__ready$60 ) begin
              \$272  = 5'h08;
            end
          end else begin
            \$272  = 5'h00;
          end
      5'h08:
          \$272  = 5'h09;
      5'h09:
          \$272  = 5'h0a;
      5'h0a:
          if (\o__valid$61 ) begin
            \$272  = 5'h0b;
          end
      5'h0b:
          \$272  = 5'h0c;
      5'h0c:
          \$272  = 5'h0d;
      5'h0d:
          \$272  = 5'h0e;
      5'h0e:
          \$272  = 5'h0f;
      5'h0f:
          \$272  = 5'h10;
      5'h10:
          \$272  = 5'h11;
      5'h11:
          \$272  = 5'h12;
      5'h12:
          \$272  = 5'h13;
      5'h13:
          \$272  = 5'h14;
      5'h14:
          \$272  = 5'h15;
      5'h15:
          \$272  = 5'h16;
      5'h16:
          \$272  = 5'h17;
      5'h17:
          \$272  = 5'h18;
      5'h18:
          if (\o__ready$50 ) begin
            \$272  = 5'h00;
          end
    endcase
    if (rst) begin
      \$272  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$273  = tmp0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          \$273  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$273  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$274  = w0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$274  = \$113 [28:0];
    endcase
    if (rst) begin
      \$274  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$275  = d1_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$275  = \$114 [15:0];
    endcase
    if (rst) begin
      \$275  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$276  = d1_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$276  = \$115 [15:0];
    endcase
    if (rst) begin
      \$276  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$277  = d1_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$277  = \$116 [15:0];
    endcase
    if (rst) begin
      \$277  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$278  = d1_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$278  = \$117 [15:0];
    endcase
    if (rst) begin
      \$278  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$279  = tmp1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$279  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$279  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$280  = weight_linear;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$280 [17:0] = \$121 [29:12];
      5'h04:
          /* empty */;
      5'h05:
          \$280 [35:18] = \$130 [29:12];
      5'h06:
          \$280 [53:36] = \$133 [17:0];
    endcase
    if (rst) begin
      \$280  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$281  = w1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$281  = \$122 [28:0];
    endcase
    if (rst) begin
      \$281  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$282  = d2_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$282  = \$123 [15:0];
    endcase
    if (rst) begin
      \$282  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$283  = d2_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$283  = \$124 [15:0];
    endcase
    if (rst) begin
      \$283  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$284  = d2_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$284  = \$125 [15:0];
    endcase
    if (rst) begin
      \$284  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$285  = d2_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$285  = \$126 [15:0];
    endcase
    if (rst) begin
      \$285  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$286  = inv_w_sum;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$286  = persp_mul_p[38:13];
      5'h05:
          /* empty */;
      5'h06:
          \$286  = \$134 [38:13];
    endcase
    if (rst) begin
      \$286  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$287  = persp_pre;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$287 [28:0] = persp_mul_p[50:22];
      5'h05:
          /* empty */;
      5'h06:
          \$287 [57:29] = persp_mul_p[50:22];
    endcase
    if (rst) begin
      \$287  = 58'h000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$288  = tmp2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          \$288  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$288  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$289  = w2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          \$289  = \$131 [28:0];
    endcase
    if (rst) begin
      \$289  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$290  = depth_sat;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          \$290  = \$141 [17:0];
      5'h09:
          \$290  = \$148 [17:0];
      5'h0a:
          if (\o__valid$61 ) begin
            \$290  = \$155 [17:0];
          end
    endcase
    if (rst) begin
      \$290  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$291  = inv_w_sum_recip;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          if (\o__valid$61 ) begin
            \$291  = \o__payload$62 ;
          end
    endcase
    if (rst) begin
      \$291  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$292  = weight_persp;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          \$292 [17:0] = \$159 [26:9];
      5'h0c:
          \$292 [35:18] = \$163 [26:9];
      5'h0d:
          \$292 [53:36] = \$169 [17:0];
    endcase
    if (rst) begin
      \$292  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$293  = \$signal ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          \$293  = \$167 [17:0];
      5'h0d:
          \$293  = \$176 [17:0];
      5'h0e:
          \$293  = \$209 [17:0];
    endcase
    if (rst) begin
      \$293  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$294  = \$signal$46 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          \$294  = \$213 [17:0];
      5'h10:
          \$294  = \$220 [17:0];
      5'h11:
          \$294  = \$227 [17:0];
    endcase
    if (rst) begin
      \$294  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$295  = \$signal$47 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          \$295  = \$231 [17:0];
      5'h13:
          \$295  = \$238 [17:0];
      5'h14:
          \$295  = \$245 [17:0];
    endcase
    if (rst) begin
      \$295  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$79 ) begin end
    \$296  = \$signal$48 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          \$296  = \$249 [17:0];
      5'h16:
          \$296  = \$256 [17:0];
      5'h17:
          \$296  = \$263 [17:0];
    endcase
    if (rst) begin
      \$296  = 18'h00000;
    end
  end
  assign mul_p = { \$1 [31], \$1 [31:4] };
  assign \ctx.vtx  = ctx[554:0];
  assign \ctx.vtx[0]  = ctx[184:0];
  assign \ctx.vtx[0].position_ndc  = ctx[53:0];
  assign \ctx.vtx[0].color  = ctx[183:80];
  assign \ctx.vtx[0].front_facing  = ctx[184];
  assign \ctx.vtx[1]  = ctx[369:185];
  assign \ctx.vtx[1].position_ndc  = ctx[238:185];
  assign \ctx.vtx[1].color  = ctx[368:265];
  assign \ctx.vtx[1].front_facing  = ctx[369];
  assign \ctx.vtx[2]  = ctx[554:370];
  assign \ctx.vtx[2].position_ndc  = ctx[423:370];
  assign \ctx.vtx[2].color  = ctx[553:450];
  assign \ctx.vtx[2].front_facing  = ctx[554];
  assign \ctx.screen_x  = ctx[602:555];
  assign \ctx.screen_y  = ctx[650:603];
  assign \ctx.min_x  = ctx[720:709];
  assign \ctx.min_y  = ctx[732:721];
  assign \ctx.max_x  = ctx[744:733];
  assign \ctx.max_y  = ctx[756:745];
  assign \ctx.front_facing  = ctx[757];
  assign \o__payload.color  = o__payload[89:18];
  assign \o__payload.coord_pos  = o__payload[109:90];
  assign \o__payload.coord_pos[0]  = o__payload[99:90];
  assign \o__payload.coord_pos[1]  = o__payload[109:100];
  assign \o__payload.front_facing  = o__payload[110];
  assign \i__payload$54.px  = \i__payload$54 [11:0];
  assign \i__payload$54.py  = \i__payload$54 [23:12];
  assign \$178  = { 17'h00000, weight_linear[17] };
  assign \$481  = 1'h1;
  assign \$180  = \$479 ;
  assign \$486  = 1'h1;
  assign \$181  = \$484 ;
  assign \$182  = { 17'h00000, weight_linear[35] };
  assign \$493  = 1'h1;
  assign \$184  = \$491 ;
  assign \$498  = 1'h1;
  assign \$185  = \$496 ;
  assign \$186  = { 17'h00000, weight_linear[53] };
  assign \$505  = 1'h1;
  assign \$188  = \$503 ;
  assign \$510  = 1'h1;
  assign \$189  = \$508 ;
  assign \$191  = { 17'h00000, weight_persp[17] };
  assign \$519  = 1'h1;
  assign \$193  = \$517 ;
  assign \$524  = 1'h1;
  assign \$194  = \$522 ;
  assign \$195  = { 17'h00000, weight_persp[35] };
  assign \$531  = 1'h1;
  assign \$197  = \$529 ;
  assign \$536  = 1'h1;
  assign \$198  = \$534 ;
  assign \$199  = { 17'h00000, weight_persp[53] };
  assign \$543  = 1'h1;
  assign \$201  = \$541 ;
  assign \$548  = 1'h1;
  assign \$202  = \$546 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:181" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_2.inv (rst, i__payload, \i__valid$7 , o__ready, o__valid, \o__payload$18 , \i__ready$20 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$80  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [5:0] \$11 ;
  wire \$12 ;
  wire [5:0] \$13 ;
  wire [88:0] \$14 ;
  wire [5:0] \$15 ;
  wire [6:0] \$16 ;
  wire [25:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [26:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [5:0] \$28 ;
  wire [6:0] \$29 ;
  wire [26:0] \$3 ;
  wire \$30 ;
  wire [5:0] \$31 ;
  wire [6:0] \$32 ;
  wire [152:0] \$33 ;
  wire [5:0] \$34 ;
  wire [6:0] \$35 ;
  wire [7:0] \$36 ;
  wire [280:0] \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [26:0] \$4 ;
  wire \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg \$43 ;
  reg [25:0] \$44 ;
  reg [25:0] \$45 ;
  reg \$46 ;
  reg [1:0] \$47 ;
  reg [4:0] \$48 ;
  reg [25:0] \$49 ;
  wire \$5 ;
  reg [25:0] \$50 ;
  wire [26:0] \$6 ;
  wire [26:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  reg [25:0] \i__payload$11  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  reg [25:0] \i__payload$16  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$20 ;
  reg \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$12  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$7 ;
  wire \i__valid$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  reg [4:0] lz = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:198" *)
  reg [25:0] norm_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  output [25:0] \o__payload$18 ;
  reg [25:0] \o__payload$18  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  wire [25:0] \o__payload$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  reg sgn = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  reg [25:0] v0 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    \i__payload$11  <= \$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    \i__valid$12  <= \$46 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  always @(posedge clk)
    lz <= \$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  always @(posedge clk)
    \i__payload$16  <= \$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  always @(posedge clk)
    \o__payload$18  <= \$50 ;
  assign \$1  = $signed(i__payload) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$4  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$3 ;
  assign \$5  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$6  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$7  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$6 ;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$10  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$9 ;
  assign \$11  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$12  = $signed(\$11 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:231" *) $signed(1'h0);
  assign \$13  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$14  = v0 << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:233" *) \$13 ;
  assign \$15  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$16  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) $signed(\$15 );
  assign \$17  = v0 >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) \$16 ;
  assign \$18  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$19  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$20  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$19 ;
  assign \$21  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) norm_value;
  assign \$22  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$23  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$24  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$23 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$26  = \$25  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$27  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$26 ;
  assign \$28  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$29  = $signed(\$28 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$30  = $signed(\$29 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:246" *) $signed(1'h0);
  assign \$31  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$32  = $signed(\$31 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$33  = \o__payload$23  << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:331" *) \$32 ;
  assign \$34  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$35  = $signed(\$34 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$36  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:252" *) $signed(\$35 );
  assign \$37  = { \o__payload$23 , 255'h0000000000000000000000000000000000000000000000000000000000000000 } >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:347" *) \$36 ;
  assign \$38  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    i__valid <= \$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  always @(posedge clk)
    sgn <= \$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  always @(posedge clk)
    v0 <= \$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:200" *)
  \top.pipeline.pipeline.rast.fg_2.inv.clz  clz (
    .i__payload(\i__payload$11 ),
    .o__payload(o__payload),
    .o__ready(\o__ready$21 ),
    .o__valid(\i__valid$12 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:187" *)
  \top.pipeline.pipeline.rast.fg_2.inv.inv_small  inv_small (
    .clk(clk),
    .i__payload(\i__payload$16 ),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(\o__payload$23 ),
    .o__ready(\o__ready$22 ),
    .o__valid(\o__valid$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$46  = \i__valid$12 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$46  = 1'h1;
          end
    endcase
    if (rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$47  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$47  = 2'h1;
          end
      2'h1:
          if (\$10 ) begin
            \$47  = 2'h2;
          end
      2'h2:
          if (\$20 ) begin
            \$47  = 2'h0;
          end
    endcase
    if (rst) begin
      \$47  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$48  = lz;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$48  = o__payload;
          end
    endcase
    if (rst) begin
      \$48  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$49  = \i__payload$16 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            (* full_case = 32'd1 *)
            if (\$12 ) begin
              \$49  = \$14 [25:0];
            end else begin
              \$49  = \$17 ;
            end
          end
    endcase
    if (rst) begin
      \$49  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$50  = \o__payload$18 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            (* full_case = 32'd1 *)
            if (sgn) begin
              \$50  = \$21 [25:0];
            end else begin
              \$50  = norm_value;
            end
          end
    endcase
    if (rst) begin
      \$50  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \i__ready$20  = 1'h0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \i__ready$20  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \o__ready$21  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$24 ) begin
            \o__ready$21  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \o__ready$22  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            \o__ready$22  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    norm_value = 26'h0000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            (* full_case = 32'd1 *)
            if (\$30 ) begin
              norm_value = \$33 [36:11];
            end else begin
              norm_value = { 11'h000, \$37 [280:266] };
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$41  = i__valid;
    if (i__ready) begin
      \$41  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$41  = 1'h1;
          end
    endcase
    if (rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$42  = o__valid;
    if (o__ready) begin
      \$42  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            \$42  = 1'h1;
          end
    endcase
    if (rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$43  = sgn;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$43  = \$1 ;
          end
    endcase
    if (rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$44  = v0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$44  = \$4 [25:0];
          end
    endcase
    if (rst) begin
      \$44  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$80 ) begin end
    \$45  = \i__payload$11 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$45  = \$7 [25:0];
          end
    endcase
    if (rst) begin
      \$45  = 26'h0000000;
    end
  end
  assign \o__valid$13  = \i__valid$12 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:25" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_2.inv.clz (o__valid, o__ready, o__payload, i__payload);
  reg \$auto$verilog_backend.cc:2355:dump_module$81  = 0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [4:0] o__payload;
  reg [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input o__valid;
  wire o__valid;
  assign i__ready = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:29" *) o__valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$81 ) begin end
    (* full_case = 32'd1 *)
    casez (i__payload)
      26'b1?????????????????????????:
          o__payload = 5'h00;
      26'h1??????:
          o__payload = 5'h01;
      26'b001???????????????????????:
          o__payload = 5'h02;
      26'b0001??????????????????????:
          o__payload = 5'h03;
      26'b00001?????????????????????:
          o__payload = 5'h04;
      26'h01?????:
          o__payload = 5'h05;
      26'b0000001???????????????????:
          o__payload = 5'h06;
      26'b00000001??????????????????:
          o__payload = 5'h07;
      26'b000000001?????????????????:
          o__payload = 5'h08;
      26'h001????:
          o__payload = 5'h09;
      26'b00000000001???????????????:
          o__payload = 5'h0a;
      26'b000000000001??????????????:
          o__payload = 5'h0b;
      26'b0000000000001?????????????:
          o__payload = 5'h0c;
      26'h0001???:
          o__payload = 5'h0d;
      26'b000000000000001???????????:
          o__payload = 5'h0e;
      26'b0000000000000001??????????:
          o__payload = 5'h0f;
      26'b00000000000000001?????????:
          o__payload = 5'h10;
      26'h00001??:
          o__payload = 5'h11;
      26'b0000000000000000001???????:
          o__payload = 5'h12;
      26'b00000000000000000001??????:
          o__payload = 5'h13;
      26'b000000000000000000001?????:
          o__payload = 5'h14;
      26'h000001?:
          o__payload = 5'h15;
      26'b00000000000000000000001???:
          o__payload = 5'h16;
      26'b000000000000000000000001??:
          o__payload = 5'h17;
      26'b0000000000000000000000001?:
          o__payload = 5'h18;
      26'h0000001:
          o__payload = 5'h19;
      26'h0000000:
          o__payload = 5'h1a;
    endcase
  end
  assign i__valid = o__valid;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:62" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_2.inv.inv_small (rst, i__valid, i__payload, o__ready, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$82  = 0;
  wire [51:0] \$1 ;
  wire [27:0] \$10 ;
  wire [2:0] \$11 ;
  wire \$12 ;
  reg [25:0] \$13 ;
  reg [2:0] \$14 ;
  reg [25:0] \$15 ;
  reg [1:0] \$16 ;
  reg [25:0] \$17 ;
  reg [25:0] \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [3:0] initial_guess__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:78" *)
  wire [25:0] initial_guess__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  reg [1:0] iter = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:84" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:85" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:86" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  output [25:0] o__payload;
  reg [25:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  reg [25:0] p = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  reg [25:0] vx2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  reg [25:0] x = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  reg [25:0] x2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:71" *)
  reg [25:0] rom [15:0];
  initial begin
    rom[0] = 26'h0f83e10;
    rom[1] = 26'h0ea0ea1;
    rom[2] = 26'h0dd67c9;
    rom[3] = 26'h0d20d21;
    rom[4] = 26'h0c7ce0c;
    rom[5] = 26'h0be82fa;
    rom[6] = 26'h0b60b61;
    rom[7] = 26'h0ae4c41;
    rom[8] = 26'h0a72f05;
    rom[9] = 26'h0a0a0a1;
    rom[10] = 26'h09a90e8;
    rom[11] = 26'h094f209;
    rom[12] = 26'h08fb824;
    rom[13] = 26'h08ad8f3;
    rom[14] = 26'h0864b8a;
    rom[15] = 26'h0820821;
  end
  reg [25:0] _0_;
  always @(posedge clk) begin
    _0_ <= rom[initial_guess__addr];
  end
  assign initial_guess__data = _0_;
  assign \$1  = mul_a * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b;
  assign \$2  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$9  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$10  = { x, 1'h0 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) vx2;
  assign \$11  = iter + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:138" *) 1'h1;
  assign \$12  = iter < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:140" *) 2'h3;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  always @(posedge clk)
    p <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  always @(posedge clk)
    x <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  always @(posedge clk)
    iter <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  always @(posedge clk)
    x2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  always @(posedge clk)
    vx2 <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    initial_guess__addr = 4'h0;
    casez (fsm_state)
      3'h0:
          initial_guess__addr = i__payload[23:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    o__payload = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__payload = 26'h1000000;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__payload = x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__valid = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_a = x;
      3'h3:
          mul_a = p;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_b = x;
      3'h3:
          mul_b = x2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    \$13  = p;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$13  = i__payload;
          end
    endcase
    if (rst) begin
      \$13  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    \$14  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$14  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
            if (o__ready) begin
              \$14  = 3'h0;
            end
          end else begin
            \$14  = 3'h2;
          end
      3'h2:
          \$14  = 3'h3;
      3'h3:
          \$14  = 3'h4;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$12 ) begin
            \$14  = 3'h2;
          end else begin
            \$14  = 3'h5;
          end
      3'h5:
          if (o__ready) begin
            \$14  = 3'h0;
          end
    endcase
    if (rst) begin
      \$14  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    \$15  = x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$15  = initial_guess__data;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$15  = \$10 [25:0];
    endcase
    if (rst) begin
      \$15  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    \$16  = iter;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$16  = 2'h0;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$16  = \$11 [1:0];
    endcase
    if (rst) begin
      \$16  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    \$17  = x2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$17  = \$1 [49:24];
    endcase
    if (rst) begin
      \$17  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$82 ) begin end
    \$18  = vx2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$18  = \$1 [49:24];
    endcase
    if (rst) begin
      \$18  = 26'h0000000;
    end
  end
  assign mul_result = \$1 [49:24];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:367" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_3 (rst, ctx, \i__valid$53 , \i__payload$54 , \o__ready$50 , i__ready, o_done, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$83  = 0;
  wire [31:0] \$1 ;
  wire \$10 ;
  wire \$100 ;
  wire \$101 ;
  wire \$102 ;
  wire \$103 ;
  wire \$104 ;
  wire [13:0] \$105 ;
  wire [13:0] \$106 ;
  wire [16:0] \$107 ;
  wire [16:0] \$108 ;
  wire [13:0] \$109 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [13:0] \$111 ;
  wire [18:0] \$112 ;
  wire [29:0] \$113 ;
  wire [16:0] \$114 ;
  wire [16:0] \$115 ;
  wire [16:0] \$116 ;
  wire [16:0] \$117 ;
  wire \$118 ;
  wire \$119 ;
  wire \$12 ;
  wire [57:0] \$120 ;
  wire [57:0] \$121 ;
  wire [29:0] \$122 ;
  wire [16:0] \$123 ;
  wire [16:0] \$124 ;
  wire [16:0] \$125 ;
  wire [16:0] \$126 ;
  wire \$127 ;
  wire \$128 ;
  wire [57:0] \$129 ;
  wire \$13 ;
  wire [57:0] \$130 ;
  wire [29:0] \$131 ;
  wire [18:0] \$132 ;
  wire [19:0] \$133 ;
  wire [52:0] \$134 ;
  wire \$135 ;
  wire \$136 ;
  wire \$137 ;
  wire \$138 ;
  wire \$139 ;
  wire [25:0] \$14 ;
  wire [18:0] \$140 ;
  wire [18:0] \$141 ;
  wire [36:0] \$142 ;
  wire \$143 ;
  wire [36:0] \$144 ;
  wire \$145 ;
  wire [36:0] \$146 ;
  wire [19:0] \$147 ;
  wire [19:0] \$148 ;
  wire [36:0] \$149 ;
  wire [25:0] \$15 ;
  wire \$150 ;
  wire [36:0] \$151 ;
  wire \$152 ;
  wire [36:0] \$153 ;
  wire [19:0] \$154 ;
  wire [19:0] \$155 ;
  wire \$156 ;
  wire \$157 ;
  wire [51:0] \$158 ;
  wire [51:0] \$159 ;
  wire \$16 ;
  wire \$160 ;
  wire \$161 ;
  wire [51:0] \$162 ;
  wire [51:0] \$163 ;
  wire \$164 ;
  wire \$165 ;
  wire [18:0] \$166 ;
  wire [18:0] \$167 ;
  wire [18:0] \$168 ;
  wire [19:0] \$169 ;
  wire \$17 ;
  wire [36:0] \$170 ;
  wire \$171 ;
  wire [36:0] \$172 ;
  wire \$173 ;
  wire [36:0] \$174 ;
  wire [19:0] \$175 ;
  wire [19:0] \$176 ;
  reg \$177 ;
  wire [17:0] \$178 ;
  wire [41:0] \$179 ;
  wire [25:0] \$18 ;
  wire [41:0] \$180 ;
  wire [41:0] \$181 ;
  wire [17:0] \$182 ;
  wire [41:0] \$183 ;
  wire [41:0] \$184 ;
  wire [41:0] \$185 ;
  wire [17:0] \$186 ;
  wire [41:0] \$187 ;
  wire [41:0] \$188 ;
  wire [41:0] \$189 ;
  wire [25:0] \$19 ;
  reg \$190 ;
  wire [17:0] \$191 ;
  wire [41:0] \$192 ;
  wire [41:0] \$193 ;
  wire [41:0] \$194 ;
  wire [17:0] \$195 ;
  wire [41:0] \$196 ;
  wire [41:0] \$197 ;
  wire [41:0] \$198 ;
  wire [17:0] \$199 ;
  wire \$2 ;
  wire \$20 ;
  wire [41:0] \$200 ;
  wire [41:0] \$201 ;
  wire [41:0] \$202 ;
  wire [36:0] \$203 ;
  wire \$204 ;
  wire [36:0] \$205 ;
  wire \$206 ;
  wire [36:0] \$207 ;
  wire [19:0] \$208 ;
  wire [19:0] \$209 ;
  wire \$21 ;
  wire \$210 ;
  wire \$211 ;
  wire [18:0] \$212 ;
  wire [18:0] \$213 ;
  wire [36:0] \$214 ;
  wire \$215 ;
  wire [36:0] \$216 ;
  wire \$217 ;
  wire [36:0] \$218 ;
  wire [19:0] \$219 ;
  wire [25:0] \$22 ;
  wire [19:0] \$220 ;
  wire [36:0] \$221 ;
  wire \$222 ;
  wire [36:0] \$223 ;
  wire \$224 ;
  wire [36:0] \$225 ;
  wire [19:0] \$226 ;
  wire [19:0] \$227 ;
  wire \$228 ;
  wire \$229 ;
  wire [25:0] \$23 ;
  wire [18:0] \$230 ;
  wire [18:0] \$231 ;
  wire [36:0] \$232 ;
  wire \$233 ;
  wire [36:0] \$234 ;
  wire \$235 ;
  wire [36:0] \$236 ;
  wire [19:0] \$237 ;
  wire [19:0] \$238 ;
  wire [36:0] \$239 ;
  wire \$24 ;
  wire \$240 ;
  wire [36:0] \$241 ;
  wire \$242 ;
  wire [36:0] \$243 ;
  wire [19:0] \$244 ;
  wire [19:0] \$245 ;
  wire \$246 ;
  wire \$247 ;
  wire [18:0] \$248 ;
  wire [18:0] \$249 ;
  wire \$25 ;
  wire [36:0] \$250 ;
  wire \$251 ;
  wire [36:0] \$252 ;
  wire \$253 ;
  wire [36:0] \$254 ;
  wire [19:0] \$255 ;
  wire [19:0] \$256 ;
  wire [36:0] \$257 ;
  wire \$258 ;
  wire [36:0] \$259 ;
  wire [25:0] \$26 ;
  wire \$260 ;
  wire [36:0] \$261 ;
  wire [19:0] \$262 ;
  wire [19:0] \$263 ;
  reg [11:0] \$264 ;
  reg [11:0] \$265 ;
  reg [15:0] \$266 ;
  reg [15:0] \$267 ;
  reg [15:0] \$268 ;
  reg [15:0] \$269 ;
  wire [25:0] \$27 ;
  reg [15:0] \$270 ;
  reg [15:0] \$271 ;
  reg [4:0] \$272 ;
  reg [28:0] \$273 ;
  reg [28:0] \$274 ;
  reg [15:0] \$275 ;
  reg [15:0] \$276 ;
  reg [15:0] \$277 ;
  reg [15:0] \$278 ;
  reg [28:0] \$279 ;
  wire \$28 ;
  reg [53:0] \$280 ;
  reg [28:0] \$281 ;
  reg [15:0] \$282 ;
  reg [15:0] \$283 ;
  reg [15:0] \$284 ;
  reg [15:0] \$285 ;
  reg [25:0] \$286 ;
  reg [57:0] \$287 ;
  reg [28:0] \$288 ;
  reg [28:0] \$289 ;
  wire \$29 ;
  reg [17:0] \$290 ;
  reg [25:0] \$291 ;
  reg [53:0] \$292 ;
  reg [17:0] \$293 ;
  reg [17:0] \$294 ;
  reg [17:0] \$295 ;
  reg [17:0] \$296 ;
  wire \$3 ;
  wire [25:0] \$30 ;
  wire [25:0] \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire [25:0] \$34 ;
  wire [25:0] \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire [25:0] \$38 ;
  wire [25:0] \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire [25:0] \$42 ;
  wire [25:0] \$43 ;
  wire \$44 ;
  wire \$45 ;
  wire [25:0] \$46 ;
  wire [25:0] \$47 ;
  wire [41:0] \$479 ;
  wire \$48 ;
  wire \$481 ;
  wire [41:0] \$484 ;
  wire \$486 ;
  wire \$49 ;
  wire [41:0] \$491 ;
  wire \$493 ;
  wire [41:0] \$496 ;
  wire \$498 ;
  wire \$5 ;
  wire [25:0] \$50 ;
  wire [41:0] \$503 ;
  wire \$505 ;
  wire [41:0] \$508 ;
  wire [25:0] \$51 ;
  wire \$510 ;
  wire [41:0] \$517 ;
  wire \$519 ;
  wire \$52 ;
  wire [41:0] \$522 ;
  wire \$524 ;
  wire [41:0] \$529 ;
  wire \$53 ;
  wire \$531 ;
  wire [41:0] \$534 ;
  wire \$536 ;
  wire [25:0] \$54 ;
  wire [41:0] \$541 ;
  wire \$543 ;
  wire [41:0] \$546 ;
  wire \$548 ;
  wire [25:0] \$55 ;
  wire \$56 ;
  wire \$57 ;
  wire [25:0] \$58 ;
  wire [25:0] \$59 ;
  wire \$6 ;
  wire \$60 ;
  wire \$61 ;
  wire [17:0] \$62 ;
  wire [17:0] \$63 ;
  wire \$64 ;
  wire \$65 ;
  wire [17:0] \$66 ;
  wire [17:0] \$67 ;
  wire \$68 ;
  wire \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [17:0] \$71 ;
  wire \$72 ;
  wire \$73 ;
  wire [17:0] \$74 ;
  wire [17:0] \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire [17:0] \$78 ;
  wire [17:0] \$79 ;
  wire [52:0] \$8 ;
  wire \$80 ;
  wire \$81 ;
  wire \$82 ;
  wire \$83 ;
  wire \$84 ;
  wire \$85 ;
  wire \$86 ;
  wire \$87 ;
  wire \$88 ;
  wire \$89 ;
  wire \$9 ;
  wire \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire \$93 ;
  wire \$94 ;
  wire \$95 ;
  wire \$96 ;
  wire \$97 ;
  wire \$98 ;
  wire \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$46  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$47  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$48  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [757:0] ctx;
  wire [757:0] ctx;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  reg [15:0] d0_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  reg [15:0] d0_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  reg [15:0] d0_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  reg [15:0] d0_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  reg [15:0] d1_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  reg [15:0] d1_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  reg [15:0] d1_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  reg [15:0] d1_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  reg [15:0] d2_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  reg [15:0] d2_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  reg [15:0] d2_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  reg [15:0] d2_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  reg [17:0] depth_sat = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:549" *)
  reg [2:0] edge_neg;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:548" *)
  reg [2:0] edge_pos;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [4:0] fsm_state = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  reg [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [23:0] \i__payload$54 ;
  wire [23:0] \i__payload$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$53 ;
  wire \i__valid$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  reg [25:0] inv_w_sum = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  reg [25:0] inv_w_sum_recip = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:383" *)
  reg [15:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:426" *)
  reg [17:0] mul_a_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:384" *)
  reg [15:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:427" *)
  reg [17:0] mul_b_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:385" *)
  wire [28:0] mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:428" *)
  wire [35:0] mul_p_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  output [110:0] o__payload;
  reg [110:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  wire [25:0] \o__payload$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input \o__ready$50 ;
  wire \o__ready$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  output o_done;
  reg o_done;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:420" *)
  reg [25:0] persp_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:421" *)
  reg [25:0] persp_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:422" *)
  wire [51:0] persp_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  reg [57:0] persp_pre = 58'h000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  reg [15:0] px_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  reg [11:0] px_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  reg [15:0] py_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  reg [11:0] py_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  reg [28:0] tmp0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  reg [28:0] tmp1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  reg [28:0] tmp2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  reg [28:0] w0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  reg [28:0] w1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  reg [28:0] w2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  reg [53:0] weight_linear = 54'h00000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:414" *)
  reg [28:0] weight_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:415" *)
  reg [28:0] weight_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:416" *)
  wire [57:0] weight_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  reg [53:0] weight_persp = 54'h00000000000000;
  assign \$1  = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign weight_mul_p = $signed(weight_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(weight_mul_b);
  assign persp_mul_p = $signed(persp_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_b);
  assign mul_p_interp = mul_a_interp * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b_interp;
  assign \$2  = $signed(w0) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$3  = $signed(w1) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$4  = $signed(w2) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$5  = $signed(w0) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$6  = $signed(w1) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$7  = $signed(w2) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$8  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$9  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$10  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$11  = \$9  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$10 ;
  assign \$12  = $signed(ctx[105:80]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$13  = $signed(ctx[105:80]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$14  = \$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[105:80];
  assign \$15  = \$12  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$14 ;
  assign \$16  = $signed(ctx[290:265]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$17  = $signed(ctx[290:265]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$18  = \$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[290:265];
  assign \$19  = \$16  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$18 ;
  assign \$20  = $signed(ctx[475:450]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$21  = $signed(ctx[475:450]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$22  = \$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[475:450];
  assign \$23  = \$20  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$22 ;
  assign \$24  = $signed(ctx[131:106]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$25  = $signed(ctx[131:106]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$26  = \$25  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[131:106];
  assign \$27  = \$24  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$26 ;
  assign \$28  = $signed(ctx[316:291]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$29  = $signed(ctx[316:291]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$30  = \$29  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[316:291];
  assign \$31  = \$28  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$30 ;
  assign \$32  = $signed(ctx[501:476]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$33  = $signed(ctx[501:476]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$34  = \$33  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[501:476];
  assign \$35  = \$32  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$34 ;
  assign \$36  = $signed(ctx[157:132]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$37  = $signed(ctx[157:132]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$38  = \$37  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[157:132];
  assign \$39  = \$36  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$38 ;
  assign \$40  = $signed(ctx[342:317]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$41  = $signed(ctx[342:317]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$42  = \$41  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[342:317];
  assign \$43  = \$40  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$42 ;
  assign \$44  = $signed(ctx[527:502]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$45  = $signed(ctx[527:502]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$46  = \$45  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[527:502];
  assign \$47  = \$44  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$46 ;
  assign \$48  = $signed(ctx[183:158]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$49  = $signed(ctx[183:158]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$50  = \$49  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[183:158];
  assign \$51  = \$48  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$50 ;
  assign \$52  = $signed(ctx[368:343]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$53  = $signed(ctx[368:343]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$54  = \$53  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[368:343];
  assign \$55  = \$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$54 ;
  assign \$56  = $signed(ctx[553:528]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$57  = $signed(ctx[553:528]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$58  = \$57  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[553:528];
  assign \$59  = \$56  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$58 ;
  assign \$60  = depth_sat > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$61  = depth_sat < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$62  = \$61  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : depth_sat;
  assign \$63  = \$60  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$62 ;
  assign \$64  = \$signal  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$65  = \$signal  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$66  = \$65  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal ;
  assign \$67  = \$64  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$66 ;
  assign \$68  = \$signal$46  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$69  = \$signal$46  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$70  = \$69  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$46 ;
  assign \$71  = \$68  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$70 ;
  assign \$72  = \$signal$47  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$73  = \$signal$47  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$74  = \$73  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$47 ;
  assign \$75  = \$72  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$74 ;
  assign \$76  = \$signal$48  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$77  = \$signal$48  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$78  = \$77  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$48 ;
  assign \$79  = \$76  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$78 ;
  assign \$80  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$81  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$82  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$83  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$84  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$85  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$86  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$87  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$88  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$89  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$90  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$91  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$92  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hc;
  assign \$93  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hd;
  assign \$94  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'he;
  assign \$95  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hf;
  assign \$96  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h10;
  assign \$97  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h11;
  assign \$98  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h12;
  assign \$99  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h13;
  assign \$100  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h14;
  assign \$101  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h15;
  assign \$102  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h16;
  assign \$103  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h17;
  assign \$104  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h18;
  assign \$105  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$106  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$107  = $signed(ctx[602:587]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$108  = $signed(ctx[650:635]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$109  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$110  = $signed({ 1'h0, \$109 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$111  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$112  = $signed({ 1'h0, \$111 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$113  = $signed(tmp0) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$114  = $signed(ctx[570:555]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$115  = $signed(ctx[618:603]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$116  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$117  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$118  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$119  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$120  = \$119  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$121  = \$118  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$120 ;
  assign \$122  = $signed(tmp1) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$123  = $signed(ctx[586:571]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$124  = $signed(ctx[634:619]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$125  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$126  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$127  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$128  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$129  = \$128  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$130  = \$127  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$129 ;
  assign \$131  = $signed(tmp2) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$132  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_linear[17:0];
  assign \$133  = $signed(\$132 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_linear[35:18] });
  assign \$134  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$135  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$136  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$137  = \$135  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$136 ;
  assign \$138  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$139  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$140  = \$139  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$141  = \$138  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$140 ;
  assign \$142  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$143  = \$142 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$144  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$145  = \$144 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$146  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$147  = \$145  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$146 [36:17];
  assign \$148  = \$143  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$147 ;
  assign \$149  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$150  = \$149 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$151  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$152  = \$151 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$153  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$154  = \$152  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$153 [36:17];
  assign \$155  = \$150  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$154 ;
  assign \$156  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$157  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$158  = \$157  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$159  = \$156  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$158 ;
  assign \$160  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$161  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$162  = \$161  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$163  = \$160  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$162 ;
  assign \$164  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$165  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$166  = \$165  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$167  = \$164  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$166 ;
  assign \$168  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_persp[17:0];
  assign \$169  = $signed(\$168 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_persp[35:18] });
  assign \$170  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$171  = \$170 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$172  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$173  = \$172 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$174  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$175  = \$173  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$174 [36:17];
  assign \$176  = \$171  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$175 ;
  assign \$179  = weight_linear[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$479  = \$179  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$484  = \$180  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$183  = weight_linear[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$491  = \$183  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$496  = \$184  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$187  = weight_linear[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$503  = \$187  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$508  = \$188  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$192  = weight_persp[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$517  = \$192  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$522  = \$193  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$196  = weight_persp[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$529  = \$196  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$534  = \$197  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$200  = weight_persp[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$541  = \$200  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$546  = \$201  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$203  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$204  = \$203 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$205  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$206  = \$205 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$207  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$208  = \$206  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$207 [36:17];
  assign \$209  = \$204  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$208 ;
  assign \$210  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$211  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$212  = \$211  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$213  = \$210  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$212 ;
  assign \$214  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$215  = \$214 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$216  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$217  = \$216 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$218  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$219  = \$217  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$218 [36:17];
  assign \$220  = \$215  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$219 ;
  assign \$221  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$222  = \$221 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$223  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$224  = \$223 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$225  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$226  = \$224  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$225 [36:17];
  assign \$227  = \$222  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$226 ;
  assign \$228  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$229  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$230  = \$229  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$231  = \$228  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$230 ;
  assign \$232  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$233  = \$232 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$234  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$235  = \$234 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$236  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$237  = \$235  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$236 [36:17];
  assign \$238  = \$233  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$237 ;
  assign \$239  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$240  = \$239 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$241  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$242  = \$241 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$243  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$244  = \$242  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$243 [36:17];
  assign \$245  = \$240  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$244 ;
  assign \$246  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$247  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$248  = \$247  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$249  = \$246  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$248 ;
  assign \$250  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$251  = \$250 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$252  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$253  = \$252 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$254  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$255  = \$253  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$254 [36:17];
  assign \$256  = \$251  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$255 ;
  assign \$257  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$258  = \$257 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$259  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$260  = \$259 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$261  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$262  = \$260  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$261 [36:17];
  assign \$263  = \$258  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$262 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  always @(posedge clk)
    px_lat <= \$264 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  always @(posedge clk)
    py_lat <= \$265 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  always @(posedge clk)
    px_fp_reg <= \$266 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  always @(posedge clk)
    py_fp_reg <= \$267 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  always @(posedge clk)
    d0_ba_x <= \$268 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  always @(posedge clk)
    d0_ba_y <= \$269 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  always @(posedge clk)
    d0_pa_x <= \$270 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  always @(posedge clk)
    d0_pa_y <= \$271 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$272 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  always @(posedge clk)
    tmp0 <= \$273 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  always @(posedge clk)
    w0 <= \$274 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  always @(posedge clk)
    d1_ba_x <= \$275 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  always @(posedge clk)
    d1_ba_y <= \$276 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  always @(posedge clk)
    d1_pa_x <= \$277 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  always @(posedge clk)
    d1_pa_y <= \$278 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  always @(posedge clk)
    tmp1 <= \$279 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  always @(posedge clk)
    weight_linear <= \$280 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  always @(posedge clk)
    w1 <= \$281 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  always @(posedge clk)
    d2_ba_x <= \$282 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  always @(posedge clk)
    d2_ba_y <= \$283 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  always @(posedge clk)
    d2_pa_x <= \$284 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  always @(posedge clk)
    d2_pa_y <= \$285 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  always @(posedge clk)
    inv_w_sum <= \$286 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  always @(posedge clk)
    persp_pre <= \$287 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  always @(posedge clk)
    tmp2 <= \$288 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  always @(posedge clk)
    w2 <= \$289 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  always @(posedge clk)
    depth_sat <= \$290 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  always @(posedge clk)
    inv_w_sum_recip <= \$291 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  always @(posedge clk)
    weight_persp <= \$292 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal  <= \$293 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$46  <= \$294 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$47  <= \$295 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$48  <= \$296 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:435" *)
  \top.pipeline.pipeline.rast.fg_3.inv  inv (
    .clk(clk),
    .i__payload(i__payload),
    .\i__ready$20 (\i__ready$60 ),
    .\i__valid$7 (i__valid),
    .\o__payload$18 (\o__payload$62 ),
    .o__ready(o__ready),
    .o__valid(\o__valid$61 ),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$177 ) begin
      $write("Weights linear  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$178 ), $unsigned(\$181 [23:0]), $unsigned(\$182 ), $unsigned(\$185 [23:0]), $unsigned(\$186 ), $unsigned(\$189 [23:0]));
    end
    if (\$190 ) begin
      $write("Weights persp  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$191 ), $unsigned(\$194 [23:0]), $unsigned(\$195 ), $unsigned(\$198 [23:0]), $unsigned(\$199 ), $unsigned(\$202 [23:0]));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$177  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$177  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$190  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$190  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    mul_a = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_a = d0_ba_x;
      5'h02:
          mul_a = d0_ba_y;
      5'h03:
          mul_a = d1_ba_x;
      5'h04:
          mul_a = d1_ba_y;
      5'h05:
          mul_a = d2_ba_x;
      5'h06:
          mul_a = d2_ba_y;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    mul_b = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_b = d0_pa_y;
      5'h02:
          mul_b = d0_pa_x;
      5'h03:
          mul_b = d1_pa_y;
      5'h04:
          mul_b = d1_pa_x;
      5'h05:
          mul_b = d2_pa_y;
      5'h06:
          mul_b = d2_pa_x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    weight_mul_a = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_a = w0;
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_a = w1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    weight_mul_b = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_b = ctx[708:680];
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_b = ctx[708:680];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    persp_mul_a = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_a = { 8'h00, weight_linear[17:0] };
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_a = { 8'h00, weight_linear[35:18] };
      5'h07:
          persp_mul_a = { 8'h00, weight_linear[53:36] };
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_a = { persp_pre[16:0], 9'h000 };
      5'h0c:
          persp_mul_a = { persp_pre[45:29], 9'h000 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    persp_mul_b = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_b = ctx[79:54];
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_b = ctx[264:239];
      5'h07:
          persp_mul_b = ctx[449:424];
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_b = inv_w_sum_recip;
      5'h0c:
          persp_mul_b = inv_w_sum_recip;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    edge_pos = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_pos = { \$4 , \$3 , \$2  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    edge_neg = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_neg = { \$7 , \$6 , \$5  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    i__payload = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          i__payload = \$8 [38:13];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    i__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          if (\$11 ) begin
            i__valid = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    o_done = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$11 ) begin
          end else begin
            o_done = 1'h1;
          end
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          if (\o__ready$50 ) begin
            o_done = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    mul_a_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_a_interp = ctx[53:36];
      5'h09:
          mul_a_interp = ctx[238:221];
      5'h0a:
          mul_a_interp = ctx[423:406];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_a_interp = { \$15 [13:0], 4'h0 };
      5'h0d:
          mul_a_interp = { \$19 [13:0], 4'h0 };
      5'h0e:
          mul_a_interp = { \$23 [13:0], 4'h0 };
      5'h0f:
          mul_a_interp = { \$27 [13:0], 4'h0 };
      5'h10:
          mul_a_interp = { \$31 [13:0], 4'h0 };
      5'h11:
          mul_a_interp = { \$35 [13:0], 4'h0 };
      5'h12:
          mul_a_interp = { \$39 [13:0], 4'h0 };
      5'h13:
          mul_a_interp = { \$43 [13:0], 4'h0 };
      5'h14:
          mul_a_interp = { \$47 [13:0], 4'h0 };
      5'h15:
          mul_a_interp = { \$51 [13:0], 4'h0 };
      5'h16:
          mul_a_interp = { \$55 [13:0], 4'h0 };
      5'h17:
          mul_a_interp = { \$59 [13:0], 4'h0 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    mul_b_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_b_interp = weight_linear[17:0];
      5'h09:
          mul_b_interp = weight_linear[35:18];
      5'h0a:
          mul_b_interp = weight_linear[53:36];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_b_interp = weight_persp[17:0];
      5'h0d:
          mul_b_interp = weight_persp[35:18];
      5'h0e:
          mul_b_interp = weight_persp[53:36];
      5'h0f:
          mul_b_interp = weight_persp[17:0];
      5'h10:
          mul_b_interp = weight_persp[35:18];
      5'h11:
          mul_b_interp = weight_persp[53:36];
      5'h12:
          mul_b_interp = weight_persp[17:0];
      5'h13:
          mul_b_interp = weight_persp[35:18];
      5'h14:
          mul_b_interp = weight_persp[53:36];
      5'h15:
          mul_b_interp = weight_persp[17:0];
      5'h16:
          mul_b_interp = weight_persp[35:18];
      5'h17:
          mul_b_interp = weight_persp[53:36];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    o__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          o__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    o__payload = 111'h0000000000000000000000000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
        begin
          o__payload[99:90] = px_lat[9:0];
          o__payload[109:100] = py_lat[9:0];
          o__payload[17:0] = \$63 ;
          o__payload[35:18] = \$67 ;
          o__payload[53:36] = \$71 ;
          o__payload[71:54] = \$75 ;
          o__payload[89:72] = \$79 ;
          o__payload[110] = ctx[757];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$264  = px_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$264  = \i__payload$54 [11:0];
          end
    endcase
    if (rst) begin
      \$264  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$265  = py_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$265  = \i__payload$54 [23:12];
          end
    endcase
    if (rst) begin
      \$265  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$266  = px_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$266  = { \$105 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$266  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$267  = py_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$267  = { \$106 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$267  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$268  = d0_ba_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$268  = \$107 [15:0];
          end
    endcase
    if (rst) begin
      \$268  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$269  = d0_ba_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$269  = \$108 [15:0];
          end
    endcase
    if (rst) begin
      \$269  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$270  = d0_pa_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$270  = \$110 [15:0];
          end
    endcase
    if (rst) begin
      \$270  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$271  = d0_pa_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$271  = \$112 [15:0];
          end
    endcase
    if (rst) begin
      \$271  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$272  = fsm_state;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$272  = 5'h01;
          end
      5'h01:
          \$272  = 5'h02;
      5'h02:
          \$272  = 5'h03;
      5'h03:
          \$272  = 5'h04;
      5'h04:
          \$272  = 5'h05;
      5'h05:
          \$272  = 5'h06;
      5'h06:
          \$272  = 5'h07;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$137 ) begin
            if (\i__ready$60 ) begin
              \$272  = 5'h08;
            end
          end else begin
            \$272  = 5'h00;
          end
      5'h08:
          \$272  = 5'h09;
      5'h09:
          \$272  = 5'h0a;
      5'h0a:
          if (\o__valid$61 ) begin
            \$272  = 5'h0b;
          end
      5'h0b:
          \$272  = 5'h0c;
      5'h0c:
          \$272  = 5'h0d;
      5'h0d:
          \$272  = 5'h0e;
      5'h0e:
          \$272  = 5'h0f;
      5'h0f:
          \$272  = 5'h10;
      5'h10:
          \$272  = 5'h11;
      5'h11:
          \$272  = 5'h12;
      5'h12:
          \$272  = 5'h13;
      5'h13:
          \$272  = 5'h14;
      5'h14:
          \$272  = 5'h15;
      5'h15:
          \$272  = 5'h16;
      5'h16:
          \$272  = 5'h17;
      5'h17:
          \$272  = 5'h18;
      5'h18:
          if (\o__ready$50 ) begin
            \$272  = 5'h00;
          end
    endcase
    if (rst) begin
      \$272  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$273  = tmp0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          \$273  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$273  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$274  = w0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$274  = \$113 [28:0];
    endcase
    if (rst) begin
      \$274  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$275  = d1_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$275  = \$114 [15:0];
    endcase
    if (rst) begin
      \$275  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$276  = d1_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$276  = \$115 [15:0];
    endcase
    if (rst) begin
      \$276  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$277  = d1_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$277  = \$116 [15:0];
    endcase
    if (rst) begin
      \$277  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$278  = d1_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$278  = \$117 [15:0];
    endcase
    if (rst) begin
      \$278  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$279  = tmp1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$279  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$279  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$280  = weight_linear;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$280 [17:0] = \$121 [29:12];
      5'h04:
          /* empty */;
      5'h05:
          \$280 [35:18] = \$130 [29:12];
      5'h06:
          \$280 [53:36] = \$133 [17:0];
    endcase
    if (rst) begin
      \$280  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$281  = w1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$281  = \$122 [28:0];
    endcase
    if (rst) begin
      \$281  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$282  = d2_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$282  = \$123 [15:0];
    endcase
    if (rst) begin
      \$282  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$283  = d2_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$283  = \$124 [15:0];
    endcase
    if (rst) begin
      \$283  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$284  = d2_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$284  = \$125 [15:0];
    endcase
    if (rst) begin
      \$284  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$285  = d2_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$285  = \$126 [15:0];
    endcase
    if (rst) begin
      \$285  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$286  = inv_w_sum;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$286  = persp_mul_p[38:13];
      5'h05:
          /* empty */;
      5'h06:
          \$286  = \$134 [38:13];
    endcase
    if (rst) begin
      \$286  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$287  = persp_pre;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$287 [28:0] = persp_mul_p[50:22];
      5'h05:
          /* empty */;
      5'h06:
          \$287 [57:29] = persp_mul_p[50:22];
    endcase
    if (rst) begin
      \$287  = 58'h000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$288  = tmp2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          \$288  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$288  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$289  = w2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          \$289  = \$131 [28:0];
    endcase
    if (rst) begin
      \$289  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$290  = depth_sat;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          \$290  = \$141 [17:0];
      5'h09:
          \$290  = \$148 [17:0];
      5'h0a:
          if (\o__valid$61 ) begin
            \$290  = \$155 [17:0];
          end
    endcase
    if (rst) begin
      \$290  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$291  = inv_w_sum_recip;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          if (\o__valid$61 ) begin
            \$291  = \o__payload$62 ;
          end
    endcase
    if (rst) begin
      \$291  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$292  = weight_persp;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          \$292 [17:0] = \$159 [26:9];
      5'h0c:
          \$292 [35:18] = \$163 [26:9];
      5'h0d:
          \$292 [53:36] = \$169 [17:0];
    endcase
    if (rst) begin
      \$292  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$293  = \$signal ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          \$293  = \$167 [17:0];
      5'h0d:
          \$293  = \$176 [17:0];
      5'h0e:
          \$293  = \$209 [17:0];
    endcase
    if (rst) begin
      \$293  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$294  = \$signal$46 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          \$294  = \$213 [17:0];
      5'h10:
          \$294  = \$220 [17:0];
      5'h11:
          \$294  = \$227 [17:0];
    endcase
    if (rst) begin
      \$294  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$295  = \$signal$47 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          \$295  = \$231 [17:0];
      5'h13:
          \$295  = \$238 [17:0];
      5'h14:
          \$295  = \$245 [17:0];
    endcase
    if (rst) begin
      \$295  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$83 ) begin end
    \$296  = \$signal$48 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          \$296  = \$249 [17:0];
      5'h16:
          \$296  = \$256 [17:0];
      5'h17:
          \$296  = \$263 [17:0];
    endcase
    if (rst) begin
      \$296  = 18'h00000;
    end
  end
  assign mul_p = { \$1 [31], \$1 [31:4] };
  assign \ctx.vtx  = ctx[554:0];
  assign \ctx.vtx[0]  = ctx[184:0];
  assign \ctx.vtx[0].position_ndc  = ctx[53:0];
  assign \ctx.vtx[0].color  = ctx[183:80];
  assign \ctx.vtx[0].front_facing  = ctx[184];
  assign \ctx.vtx[1]  = ctx[369:185];
  assign \ctx.vtx[1].position_ndc  = ctx[238:185];
  assign \ctx.vtx[1].color  = ctx[368:265];
  assign \ctx.vtx[1].front_facing  = ctx[369];
  assign \ctx.vtx[2]  = ctx[554:370];
  assign \ctx.vtx[2].position_ndc  = ctx[423:370];
  assign \ctx.vtx[2].color  = ctx[553:450];
  assign \ctx.vtx[2].front_facing  = ctx[554];
  assign \ctx.screen_x  = ctx[602:555];
  assign \ctx.screen_y  = ctx[650:603];
  assign \ctx.min_x  = ctx[720:709];
  assign \ctx.min_y  = ctx[732:721];
  assign \ctx.max_x  = ctx[744:733];
  assign \ctx.max_y  = ctx[756:745];
  assign \ctx.front_facing  = ctx[757];
  assign \o__payload.color  = o__payload[89:18];
  assign \o__payload.coord_pos  = o__payload[109:90];
  assign \o__payload.coord_pos[0]  = o__payload[99:90];
  assign \o__payload.coord_pos[1]  = o__payload[109:100];
  assign \o__payload.front_facing  = o__payload[110];
  assign \i__payload$54.px  = \i__payload$54 [11:0];
  assign \i__payload$54.py  = \i__payload$54 [23:12];
  assign \$178  = { 17'h00000, weight_linear[17] };
  assign \$481  = 1'h1;
  assign \$180  = \$479 ;
  assign \$486  = 1'h1;
  assign \$181  = \$484 ;
  assign \$182  = { 17'h00000, weight_linear[35] };
  assign \$493  = 1'h1;
  assign \$184  = \$491 ;
  assign \$498  = 1'h1;
  assign \$185  = \$496 ;
  assign \$186  = { 17'h00000, weight_linear[53] };
  assign \$505  = 1'h1;
  assign \$188  = \$503 ;
  assign \$510  = 1'h1;
  assign \$189  = \$508 ;
  assign \$191  = { 17'h00000, weight_persp[17] };
  assign \$519  = 1'h1;
  assign \$193  = \$517 ;
  assign \$524  = 1'h1;
  assign \$194  = \$522 ;
  assign \$195  = { 17'h00000, weight_persp[35] };
  assign \$531  = 1'h1;
  assign \$197  = \$529 ;
  assign \$536  = 1'h1;
  assign \$198  = \$534 ;
  assign \$199  = { 17'h00000, weight_persp[53] };
  assign \$543  = 1'h1;
  assign \$201  = \$541 ;
  assign \$548  = 1'h1;
  assign \$202  = \$546 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:181" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_3.inv (rst, i__payload, \i__valid$7 , o__ready, o__valid, \o__payload$18 , \i__ready$20 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$84  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [5:0] \$11 ;
  wire \$12 ;
  wire [5:0] \$13 ;
  wire [88:0] \$14 ;
  wire [5:0] \$15 ;
  wire [6:0] \$16 ;
  wire [25:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [26:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [5:0] \$28 ;
  wire [6:0] \$29 ;
  wire [26:0] \$3 ;
  wire \$30 ;
  wire [5:0] \$31 ;
  wire [6:0] \$32 ;
  wire [152:0] \$33 ;
  wire [5:0] \$34 ;
  wire [6:0] \$35 ;
  wire [7:0] \$36 ;
  wire [280:0] \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [26:0] \$4 ;
  wire \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg \$43 ;
  reg [25:0] \$44 ;
  reg [25:0] \$45 ;
  reg \$46 ;
  reg [1:0] \$47 ;
  reg [4:0] \$48 ;
  reg [25:0] \$49 ;
  wire \$5 ;
  reg [25:0] \$50 ;
  wire [26:0] \$6 ;
  wire [26:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  reg [25:0] \i__payload$11  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  reg [25:0] \i__payload$16  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$20 ;
  reg \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$12  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$7 ;
  wire \i__valid$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  reg [4:0] lz = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:198" *)
  reg [25:0] norm_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  output [25:0] \o__payload$18 ;
  reg [25:0] \o__payload$18  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  wire [25:0] \o__payload$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  reg sgn = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  reg [25:0] v0 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    \i__payload$11  <= \$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    \i__valid$12  <= \$46 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  always @(posedge clk)
    lz <= \$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  always @(posedge clk)
    \i__payload$16  <= \$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  always @(posedge clk)
    \o__payload$18  <= \$50 ;
  assign \$1  = $signed(i__payload) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$4  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$3 ;
  assign \$5  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$6  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$7  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$6 ;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$10  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$9 ;
  assign \$11  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$12  = $signed(\$11 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:231" *) $signed(1'h0);
  assign \$13  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$14  = v0 << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:233" *) \$13 ;
  assign \$15  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$16  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) $signed(\$15 );
  assign \$17  = v0 >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) \$16 ;
  assign \$18  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$19  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$20  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$19 ;
  assign \$21  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) norm_value;
  assign \$22  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$23  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$24  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$23 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$26  = \$25  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$27  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$26 ;
  assign \$28  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$29  = $signed(\$28 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$30  = $signed(\$29 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:246" *) $signed(1'h0);
  assign \$31  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$32  = $signed(\$31 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$33  = \o__payload$23  << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:331" *) \$32 ;
  assign \$34  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$35  = $signed(\$34 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$36  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:252" *) $signed(\$35 );
  assign \$37  = { \o__payload$23 , 255'h0000000000000000000000000000000000000000000000000000000000000000 } >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:347" *) \$36 ;
  assign \$38  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    i__valid <= \$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  always @(posedge clk)
    sgn <= \$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  always @(posedge clk)
    v0 <= \$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:200" *)
  \top.pipeline.pipeline.rast.fg_3.inv.clz  clz (
    .i__payload(\i__payload$11 ),
    .o__payload(o__payload),
    .o__ready(\o__ready$21 ),
    .o__valid(\i__valid$12 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:187" *)
  \top.pipeline.pipeline.rast.fg_3.inv.inv_small  inv_small (
    .clk(clk),
    .i__payload(\i__payload$16 ),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(\o__payload$23 ),
    .o__ready(\o__ready$22 ),
    .o__valid(\o__valid$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$46  = \i__valid$12 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$46  = 1'h1;
          end
    endcase
    if (rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$47  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$47  = 2'h1;
          end
      2'h1:
          if (\$10 ) begin
            \$47  = 2'h2;
          end
      2'h2:
          if (\$20 ) begin
            \$47  = 2'h0;
          end
    endcase
    if (rst) begin
      \$47  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$48  = lz;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$48  = o__payload;
          end
    endcase
    if (rst) begin
      \$48  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$49  = \i__payload$16 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            (* full_case = 32'd1 *)
            if (\$12 ) begin
              \$49  = \$14 [25:0];
            end else begin
              \$49  = \$17 ;
            end
          end
    endcase
    if (rst) begin
      \$49  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$50  = \o__payload$18 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            (* full_case = 32'd1 *)
            if (sgn) begin
              \$50  = \$21 [25:0];
            end else begin
              \$50  = norm_value;
            end
          end
    endcase
    if (rst) begin
      \$50  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \i__ready$20  = 1'h0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \i__ready$20  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \o__ready$21  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$24 ) begin
            \o__ready$21  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \o__ready$22  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            \o__ready$22  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    norm_value = 26'h0000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            (* full_case = 32'd1 *)
            if (\$30 ) begin
              norm_value = \$33 [36:11];
            end else begin
              norm_value = { 11'h000, \$37 [280:266] };
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$41  = i__valid;
    if (i__ready) begin
      \$41  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$41  = 1'h1;
          end
    endcase
    if (rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$42  = o__valid;
    if (o__ready) begin
      \$42  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            \$42  = 1'h1;
          end
    endcase
    if (rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$43  = sgn;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$43  = \$1 ;
          end
    endcase
    if (rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$44  = v0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$44  = \$4 [25:0];
          end
    endcase
    if (rst) begin
      \$44  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$84 ) begin end
    \$45  = \i__payload$11 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$45  = \$7 [25:0];
          end
    endcase
    if (rst) begin
      \$45  = 26'h0000000;
    end
  end
  assign \o__valid$13  = \i__valid$12 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:25" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_3.inv.clz (o__valid, o__ready, o__payload, i__payload);
  reg \$auto$verilog_backend.cc:2355:dump_module$85  = 0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [4:0] o__payload;
  reg [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input o__valid;
  wire o__valid;
  assign i__ready = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:29" *) o__valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$85 ) begin end
    (* full_case = 32'd1 *)
    casez (i__payload)
      26'b1?????????????????????????:
          o__payload = 5'h00;
      26'h1??????:
          o__payload = 5'h01;
      26'b001???????????????????????:
          o__payload = 5'h02;
      26'b0001??????????????????????:
          o__payload = 5'h03;
      26'b00001?????????????????????:
          o__payload = 5'h04;
      26'h01?????:
          o__payload = 5'h05;
      26'b0000001???????????????????:
          o__payload = 5'h06;
      26'b00000001??????????????????:
          o__payload = 5'h07;
      26'b000000001?????????????????:
          o__payload = 5'h08;
      26'h001????:
          o__payload = 5'h09;
      26'b00000000001???????????????:
          o__payload = 5'h0a;
      26'b000000000001??????????????:
          o__payload = 5'h0b;
      26'b0000000000001?????????????:
          o__payload = 5'h0c;
      26'h0001???:
          o__payload = 5'h0d;
      26'b000000000000001???????????:
          o__payload = 5'h0e;
      26'b0000000000000001??????????:
          o__payload = 5'h0f;
      26'b00000000000000001?????????:
          o__payload = 5'h10;
      26'h00001??:
          o__payload = 5'h11;
      26'b0000000000000000001???????:
          o__payload = 5'h12;
      26'b00000000000000000001??????:
          o__payload = 5'h13;
      26'b000000000000000000001?????:
          o__payload = 5'h14;
      26'h000001?:
          o__payload = 5'h15;
      26'b00000000000000000000001???:
          o__payload = 5'h16;
      26'b000000000000000000000001??:
          o__payload = 5'h17;
      26'b0000000000000000000000001?:
          o__payload = 5'h18;
      26'h0000001:
          o__payload = 5'h19;
      26'h0000000:
          o__payload = 5'h1a;
    endcase
  end
  assign i__valid = o__valid;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:62" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_3.inv.inv_small (rst, i__valid, i__payload, o__ready, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$86  = 0;
  wire [51:0] \$1 ;
  wire [27:0] \$10 ;
  wire [2:0] \$11 ;
  wire \$12 ;
  reg [25:0] \$13 ;
  reg [2:0] \$14 ;
  reg [25:0] \$15 ;
  reg [1:0] \$16 ;
  reg [25:0] \$17 ;
  reg [25:0] \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [3:0] initial_guess__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:78" *)
  wire [25:0] initial_guess__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  reg [1:0] iter = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:84" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:85" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:86" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  output [25:0] o__payload;
  reg [25:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  reg [25:0] p = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  reg [25:0] vx2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  reg [25:0] x = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  reg [25:0] x2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:71" *)
  reg [25:0] rom [15:0];
  initial begin
    rom[0] = 26'h0f83e10;
    rom[1] = 26'h0ea0ea1;
    rom[2] = 26'h0dd67c9;
    rom[3] = 26'h0d20d21;
    rom[4] = 26'h0c7ce0c;
    rom[5] = 26'h0be82fa;
    rom[6] = 26'h0b60b61;
    rom[7] = 26'h0ae4c41;
    rom[8] = 26'h0a72f05;
    rom[9] = 26'h0a0a0a1;
    rom[10] = 26'h09a90e8;
    rom[11] = 26'h094f209;
    rom[12] = 26'h08fb824;
    rom[13] = 26'h08ad8f3;
    rom[14] = 26'h0864b8a;
    rom[15] = 26'h0820821;
  end
  reg [25:0] _0_;
  always @(posedge clk) begin
    _0_ <= rom[initial_guess__addr];
  end
  assign initial_guess__data = _0_;
  assign \$1  = mul_a * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b;
  assign \$2  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$9  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$10  = { x, 1'h0 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) vx2;
  assign \$11  = iter + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:138" *) 1'h1;
  assign \$12  = iter < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:140" *) 2'h3;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  always @(posedge clk)
    p <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  always @(posedge clk)
    x <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  always @(posedge clk)
    iter <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  always @(posedge clk)
    x2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  always @(posedge clk)
    vx2 <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    initial_guess__addr = 4'h0;
    casez (fsm_state)
      3'h0:
          initial_guess__addr = i__payload[23:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    o__payload = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__payload = 26'h1000000;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__payload = x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__valid = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_a = x;
      3'h3:
          mul_a = p;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_b = x;
      3'h3:
          mul_b = x2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    \$13  = p;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$13  = i__payload;
          end
    endcase
    if (rst) begin
      \$13  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    \$14  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$14  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
            if (o__ready) begin
              \$14  = 3'h0;
            end
          end else begin
            \$14  = 3'h2;
          end
      3'h2:
          \$14  = 3'h3;
      3'h3:
          \$14  = 3'h4;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$12 ) begin
            \$14  = 3'h2;
          end else begin
            \$14  = 3'h5;
          end
      3'h5:
          if (o__ready) begin
            \$14  = 3'h0;
          end
    endcase
    if (rst) begin
      \$14  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    \$15  = x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$15  = initial_guess__data;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$15  = \$10 [25:0];
    endcase
    if (rst) begin
      \$15  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    \$16  = iter;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$16  = 2'h0;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$16  = \$11 [1:0];
    endcase
    if (rst) begin
      \$16  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    \$17  = x2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$17  = \$1 [49:24];
    endcase
    if (rst) begin
      \$17  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$86 ) begin end
    \$18  = vx2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$18  = \$1 [49:24];
    endcase
    if (rst) begin
      \$18  = 26'h0000000;
    end
  end
  assign mul_result = \$1 [49:24];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:367" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_4 (rst, ctx, \i__valid$53 , \i__payload$54 , \o__ready$50 , i__ready, o_done, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$87  = 0;
  wire [31:0] \$1 ;
  wire \$10 ;
  wire \$100 ;
  wire \$101 ;
  wire \$102 ;
  wire \$103 ;
  wire \$104 ;
  wire [13:0] \$105 ;
  wire [13:0] \$106 ;
  wire [16:0] \$107 ;
  wire [16:0] \$108 ;
  wire [13:0] \$109 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [13:0] \$111 ;
  wire [18:0] \$112 ;
  wire [29:0] \$113 ;
  wire [16:0] \$114 ;
  wire [16:0] \$115 ;
  wire [16:0] \$116 ;
  wire [16:0] \$117 ;
  wire \$118 ;
  wire \$119 ;
  wire \$12 ;
  wire [57:0] \$120 ;
  wire [57:0] \$121 ;
  wire [29:0] \$122 ;
  wire [16:0] \$123 ;
  wire [16:0] \$124 ;
  wire [16:0] \$125 ;
  wire [16:0] \$126 ;
  wire \$127 ;
  wire \$128 ;
  wire [57:0] \$129 ;
  wire \$13 ;
  wire [57:0] \$130 ;
  wire [29:0] \$131 ;
  wire [18:0] \$132 ;
  wire [19:0] \$133 ;
  wire [52:0] \$134 ;
  wire \$135 ;
  wire \$136 ;
  wire \$137 ;
  wire \$138 ;
  wire \$139 ;
  wire [25:0] \$14 ;
  wire [18:0] \$140 ;
  wire [18:0] \$141 ;
  wire [36:0] \$142 ;
  wire \$143 ;
  wire [36:0] \$144 ;
  wire \$145 ;
  wire [36:0] \$146 ;
  wire [19:0] \$147 ;
  wire [19:0] \$148 ;
  wire [36:0] \$149 ;
  wire [25:0] \$15 ;
  wire \$150 ;
  wire [36:0] \$151 ;
  wire \$152 ;
  wire [36:0] \$153 ;
  wire [19:0] \$154 ;
  wire [19:0] \$155 ;
  wire \$156 ;
  wire \$157 ;
  wire [51:0] \$158 ;
  wire [51:0] \$159 ;
  wire \$16 ;
  wire \$160 ;
  wire \$161 ;
  wire [51:0] \$162 ;
  wire [51:0] \$163 ;
  wire \$164 ;
  wire \$165 ;
  wire [18:0] \$166 ;
  wire [18:0] \$167 ;
  wire [18:0] \$168 ;
  wire [19:0] \$169 ;
  wire \$17 ;
  wire [36:0] \$170 ;
  wire \$171 ;
  wire [36:0] \$172 ;
  wire \$173 ;
  wire [36:0] \$174 ;
  wire [19:0] \$175 ;
  wire [19:0] \$176 ;
  reg \$177 ;
  wire [17:0] \$178 ;
  wire [41:0] \$179 ;
  wire [25:0] \$18 ;
  wire [41:0] \$180 ;
  wire [41:0] \$181 ;
  wire [17:0] \$182 ;
  wire [41:0] \$183 ;
  wire [41:0] \$184 ;
  wire [41:0] \$185 ;
  wire [17:0] \$186 ;
  wire [41:0] \$187 ;
  wire [41:0] \$188 ;
  wire [41:0] \$189 ;
  wire [25:0] \$19 ;
  reg \$190 ;
  wire [17:0] \$191 ;
  wire [41:0] \$192 ;
  wire [41:0] \$193 ;
  wire [41:0] \$194 ;
  wire [17:0] \$195 ;
  wire [41:0] \$196 ;
  wire [41:0] \$197 ;
  wire [41:0] \$198 ;
  wire [17:0] \$199 ;
  wire \$2 ;
  wire \$20 ;
  wire [41:0] \$200 ;
  wire [41:0] \$201 ;
  wire [41:0] \$202 ;
  wire [36:0] \$203 ;
  wire \$204 ;
  wire [36:0] \$205 ;
  wire \$206 ;
  wire [36:0] \$207 ;
  wire [19:0] \$208 ;
  wire [19:0] \$209 ;
  wire \$21 ;
  wire \$210 ;
  wire \$211 ;
  wire [18:0] \$212 ;
  wire [18:0] \$213 ;
  wire [36:0] \$214 ;
  wire \$215 ;
  wire [36:0] \$216 ;
  wire \$217 ;
  wire [36:0] \$218 ;
  wire [19:0] \$219 ;
  wire [25:0] \$22 ;
  wire [19:0] \$220 ;
  wire [36:0] \$221 ;
  wire \$222 ;
  wire [36:0] \$223 ;
  wire \$224 ;
  wire [36:0] \$225 ;
  wire [19:0] \$226 ;
  wire [19:0] \$227 ;
  wire \$228 ;
  wire \$229 ;
  wire [25:0] \$23 ;
  wire [18:0] \$230 ;
  wire [18:0] \$231 ;
  wire [36:0] \$232 ;
  wire \$233 ;
  wire [36:0] \$234 ;
  wire \$235 ;
  wire [36:0] \$236 ;
  wire [19:0] \$237 ;
  wire [19:0] \$238 ;
  wire [36:0] \$239 ;
  wire \$24 ;
  wire \$240 ;
  wire [36:0] \$241 ;
  wire \$242 ;
  wire [36:0] \$243 ;
  wire [19:0] \$244 ;
  wire [19:0] \$245 ;
  wire \$246 ;
  wire \$247 ;
  wire [18:0] \$248 ;
  wire [18:0] \$249 ;
  wire \$25 ;
  wire [36:0] \$250 ;
  wire \$251 ;
  wire [36:0] \$252 ;
  wire \$253 ;
  wire [36:0] \$254 ;
  wire [19:0] \$255 ;
  wire [19:0] \$256 ;
  wire [36:0] \$257 ;
  wire \$258 ;
  wire [36:0] \$259 ;
  wire [25:0] \$26 ;
  wire \$260 ;
  wire [36:0] \$261 ;
  wire [19:0] \$262 ;
  wire [19:0] \$263 ;
  reg [11:0] \$264 ;
  reg [11:0] \$265 ;
  reg [15:0] \$266 ;
  reg [15:0] \$267 ;
  reg [15:0] \$268 ;
  reg [15:0] \$269 ;
  wire [25:0] \$27 ;
  reg [15:0] \$270 ;
  reg [15:0] \$271 ;
  reg [4:0] \$272 ;
  reg [28:0] \$273 ;
  reg [28:0] \$274 ;
  reg [15:0] \$275 ;
  reg [15:0] \$276 ;
  reg [15:0] \$277 ;
  reg [15:0] \$278 ;
  reg [28:0] \$279 ;
  wire \$28 ;
  reg [53:0] \$280 ;
  reg [28:0] \$281 ;
  reg [15:0] \$282 ;
  reg [15:0] \$283 ;
  reg [15:0] \$284 ;
  reg [15:0] \$285 ;
  reg [25:0] \$286 ;
  reg [57:0] \$287 ;
  reg [28:0] \$288 ;
  reg [28:0] \$289 ;
  wire \$29 ;
  reg [17:0] \$290 ;
  reg [25:0] \$291 ;
  reg [53:0] \$292 ;
  reg [17:0] \$293 ;
  reg [17:0] \$294 ;
  reg [17:0] \$295 ;
  reg [17:0] \$296 ;
  wire \$3 ;
  wire [25:0] \$30 ;
  wire [25:0] \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire [25:0] \$34 ;
  wire [25:0] \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire [25:0] \$38 ;
  wire [25:0] \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire [25:0] \$42 ;
  wire [25:0] \$43 ;
  wire \$44 ;
  wire \$45 ;
  wire [25:0] \$46 ;
  wire [25:0] \$47 ;
  wire [41:0] \$479 ;
  wire \$48 ;
  wire \$481 ;
  wire [41:0] \$484 ;
  wire \$486 ;
  wire \$49 ;
  wire [41:0] \$491 ;
  wire \$493 ;
  wire [41:0] \$496 ;
  wire \$498 ;
  wire \$5 ;
  wire [25:0] \$50 ;
  wire [41:0] \$503 ;
  wire \$505 ;
  wire [41:0] \$508 ;
  wire [25:0] \$51 ;
  wire \$510 ;
  wire [41:0] \$517 ;
  wire \$519 ;
  wire \$52 ;
  wire [41:0] \$522 ;
  wire \$524 ;
  wire [41:0] \$529 ;
  wire \$53 ;
  wire \$531 ;
  wire [41:0] \$534 ;
  wire \$536 ;
  wire [25:0] \$54 ;
  wire [41:0] \$541 ;
  wire \$543 ;
  wire [41:0] \$546 ;
  wire \$548 ;
  wire [25:0] \$55 ;
  wire \$56 ;
  wire \$57 ;
  wire [25:0] \$58 ;
  wire [25:0] \$59 ;
  wire \$6 ;
  wire \$60 ;
  wire \$61 ;
  wire [17:0] \$62 ;
  wire [17:0] \$63 ;
  wire \$64 ;
  wire \$65 ;
  wire [17:0] \$66 ;
  wire [17:0] \$67 ;
  wire \$68 ;
  wire \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [17:0] \$71 ;
  wire \$72 ;
  wire \$73 ;
  wire [17:0] \$74 ;
  wire [17:0] \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire [17:0] \$78 ;
  wire [17:0] \$79 ;
  wire [52:0] \$8 ;
  wire \$80 ;
  wire \$81 ;
  wire \$82 ;
  wire \$83 ;
  wire \$84 ;
  wire \$85 ;
  wire \$86 ;
  wire \$87 ;
  wire \$88 ;
  wire \$89 ;
  wire \$9 ;
  wire \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire \$93 ;
  wire \$94 ;
  wire \$95 ;
  wire \$96 ;
  wire \$97 ;
  wire \$98 ;
  wire \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$46  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$47  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  reg [17:0] \$signal$48  = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [757:0] ctx;
  wire [757:0] ctx;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \ctx.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [47:0] \ctx.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [554:0] \ctx.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [184:0] \ctx.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [103:0] \ctx.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \ctx.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [53:0] \ctx.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \ctx.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  reg [15:0] d0_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  reg [15:0] d0_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  reg [15:0] d0_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  reg [15:0] d0_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  reg [15:0] d1_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  reg [15:0] d1_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  reg [15:0] d1_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  reg [15:0] d1_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  reg [15:0] d2_ba_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  reg [15:0] d2_ba_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  reg [15:0] d2_pa_x = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  reg [15:0] d2_pa_y = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  reg [17:0] depth_sat = 18'h00000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:549" *)
  reg [2:0] edge_neg;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:548" *)
  reg [2:0] edge_pos;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [4:0] fsm_state = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  reg [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  input [23:0] \i__payload$54 ;
  wire [23:0] \i__payload$54 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.px ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [11:0] \i__payload$54.py ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$60 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$53 ;
  wire \i__valid$53 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  reg [25:0] inv_w_sum = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  reg [25:0] inv_w_sum_recip = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:383" *)
  reg [15:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:426" *)
  reg [17:0] mul_a_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:384" *)
  reg [15:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:427" *)
  reg [17:0] mul_b_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:385" *)
  wire [28:0] mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:428" *)
  wire [35:0] mul_p_interp;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  output [110:0] o__payload;
  reg [110:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  wire [25:0] \o__payload$62 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [71:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [19:0] \o__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [9:0] \o__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:363" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input \o__ready$50 ;
  wire \o__ready$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$61 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:360" *)
  output o_done;
  reg o_done;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:420" *)
  reg [25:0] persp_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:421" *)
  reg [25:0] persp_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:422" *)
  wire [51:0] persp_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  reg [57:0] persp_pre = 58'h000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  reg [15:0] px_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  reg [11:0] px_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  reg [15:0] py_fp_reg = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  reg [11:0] py_lat = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  reg [28:0] tmp0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  reg [28:0] tmp1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  reg [28:0] tmp2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  reg [28:0] w0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  reg [28:0] w1 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  reg [28:0] w2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  reg [53:0] weight_linear = 54'h00000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:414" *)
  reg [28:0] weight_mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:415" *)
  reg [28:0] weight_mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:416" *)
  wire [57:0] weight_mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  reg [53:0] weight_persp = 54'h00000000000000;
  assign \$1  = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign weight_mul_p = $signed(weight_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(weight_mul_b);
  assign persp_mul_p = $signed(persp_mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_b);
  assign mul_p_interp = mul_a_interp * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b_interp;
  assign \$2  = $signed(w0) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$3  = $signed(w1) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$4  = $signed(w2) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$5  = $signed(w0) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$6  = $signed(w1) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$7  = $signed(w2) <= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$8  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$9  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$10  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$11  = \$9  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$10 ;
  assign \$12  = $signed(ctx[105:80]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$13  = $signed(ctx[105:80]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$14  = \$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[105:80];
  assign \$15  = \$12  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$14 ;
  assign \$16  = $signed(ctx[290:265]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$17  = $signed(ctx[290:265]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$18  = \$17  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[290:265];
  assign \$19  = \$16  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$18 ;
  assign \$20  = $signed(ctx[475:450]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$21  = $signed(ctx[475:450]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$22  = \$21  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[475:450];
  assign \$23  = \$20  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$22 ;
  assign \$24  = $signed(ctx[131:106]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$25  = $signed(ctx[131:106]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$26  = \$25  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[131:106];
  assign \$27  = \$24  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$26 ;
  assign \$28  = $signed(ctx[316:291]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$29  = $signed(ctx[316:291]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$30  = \$29  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[316:291];
  assign \$31  = \$28  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$30 ;
  assign \$32  = $signed(ctx[501:476]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$33  = $signed(ctx[501:476]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$34  = \$33  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[501:476];
  assign \$35  = \$32  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$34 ;
  assign \$36  = $signed(ctx[157:132]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$37  = $signed(ctx[157:132]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$38  = \$37  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[157:132];
  assign \$39  = \$36  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$38 ;
  assign \$40  = $signed(ctx[342:317]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$41  = $signed(ctx[342:317]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$42  = \$41  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[342:317];
  assign \$43  = \$40  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$42 ;
  assign \$44  = $signed(ctx[527:502]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$45  = $signed(ctx[527:502]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$46  = \$45  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[527:502];
  assign \$47  = \$44  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$46 ;
  assign \$48  = $signed(ctx[183:158]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$49  = $signed(ctx[183:158]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$50  = \$49  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[183:158];
  assign \$51  = \$48  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$50 ;
  assign \$52  = $signed(ctx[368:343]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$53  = $signed(ctx[368:343]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$54  = \$53  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[368:343];
  assign \$55  = \$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$54 ;
  assign \$56  = $signed(ctx[553:528]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(15'h2000);
  assign \$57  = $signed(ctx[553:528]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$58  = \$57  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0000000 : ctx[553:528];
  assign \$59  = \$56  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h0002000 : \$58 ;
  assign \$60  = depth_sat > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$61  = depth_sat < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$62  = \$61  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : depth_sat;
  assign \$63  = \$60  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$62 ;
  assign \$64  = \$signal  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$65  = \$signal  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$66  = \$65  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal ;
  assign \$67  = \$64  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$66 ;
  assign \$68  = \$signal$46  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$69  = \$signal$46  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$70  = \$69  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$46 ;
  assign \$71  = \$68  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$70 ;
  assign \$72  = \$signal$47  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$73  = \$signal$47  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$74  = \$73  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$47 ;
  assign \$75  = \$72  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$74 ;
  assign \$76  = \$signal$48  > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h20000;
  assign \$77  = \$signal$48  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$78  = \$77  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h00000 : \$signal$48 ;
  assign \$79  = \$76  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h20000 : \$78 ;
  assign \$80  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$81  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$82  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$83  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$84  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$85  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$86  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$87  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$88  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$89  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$90  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$91  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$92  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hc;
  assign \$93  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hd;
  assign \$94  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'he;
  assign \$95  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hf;
  assign \$96  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h10;
  assign \$97  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h11;
  assign \$98  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h12;
  assign \$99  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h13;
  assign \$100  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h14;
  assign \$101  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h15;
  assign \$102  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h16;
  assign \$103  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h17;
  assign \$104  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h18;
  assign \$105  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$106  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$107  = $signed(ctx[602:587]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$108  = $signed(ctx[650:635]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$109  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [11:0], 1'h0 };
  assign \$110  = $signed({ 1'h0, \$109 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[586:571]);
  assign \$111  = 1'h1 + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) { \i__payload$54 [23:12], 1'h0 };
  assign \$112  = $signed({ 1'h0, \$111 , 3'h0 }) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[634:619]);
  assign \$113  = $signed(tmp0) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$114  = $signed(ctx[570:555]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$115  = $signed(ctx[618:603]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$116  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[602:587]);
  assign \$117  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[650:635]);
  assign \$118  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$119  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$120  = \$119  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$121  = \$118  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$120 ;
  assign \$122  = $signed(tmp1) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$123  = $signed(ctx[586:571]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$124  = $signed(ctx[634:619]) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$125  = $signed(px_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[570:555]);
  assign \$126  = $signed(py_fp_reg) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(ctx[618:603]);
  assign \$127  = $signed(weight_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(31'h20000000);
  assign \$128  = $signed(weight_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$129  = \$128  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000000000000 : weight_mul_p;
  assign \$130  = \$127  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 58'h000000020000000 : \$129 ;
  assign \$131  = $signed(tmp2) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$132  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_linear[17:0];
  assign \$133  = $signed(\$132 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_linear[35:18] });
  assign \$134  = $signed({ inv_w_sum, 13'h0000 }) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(persp_mul_p);
  assign \$135  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_pos;
  assign \$136  = & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) edge_neg;
  assign \$137  = \$135  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:561" *) \$136 ;
  assign \$138  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$139  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$140  = \$139  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$141  = \$138  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$140 ;
  assign \$142  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$143  = \$142 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$144  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$145  = \$144 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$146  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$147  = \$145  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$146 [36:17];
  assign \$148  = \$143  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$147 ;
  assign \$149  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$150  = \$149 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$151  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$152  = \$151 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$153  = { depth_sat, 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$154  = \$152  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$153 [36:17];
  assign \$155  = \$150  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$154 ;
  assign \$156  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$157  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$158  = \$157  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$159  = \$156  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$158 ;
  assign \$160  = $signed(persp_mul_p) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(28'h4000000);
  assign \$161  = $signed(persp_mul_p) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$162  = \$161  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000000000000 : persp_mul_p;
  assign \$163  = \$160  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 52'h0000004000000 : \$162 ;
  assign \$164  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$165  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$166  = \$165  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$167  = \$164  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$166 ;
  assign \$168  = 18'h20000 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) weight_persp[17:0];
  assign \$169  = $signed(\$168 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, weight_persp[35:18] });
  assign \$170  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$171  = \$170 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$172  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$173  = \$172 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$174  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$175  = \$173  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$174 [36:17];
  assign \$176  = \$171  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$175 ;
  assign \$179  = weight_linear[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$479  = \$179  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$484  = \$180  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$183  = weight_linear[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$491  = \$183  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$496  = \$184  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$187  = weight_linear[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$503  = \$187  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$508  = \$188  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$192  = weight_persp[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$517  = \$192  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$522  = \$193  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$196  = weight_persp[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$529  = \$196  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$534  = \$197  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$200  = weight_persp[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$541  = \$200  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$546  = \$201  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$203  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$204  = \$203 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$205  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$206  = \$205 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$207  = { \$signal , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$208  = \$206  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$207 [36:17];
  assign \$209  = \$204  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$208 ;
  assign \$210  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$211  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$212  = \$211  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$213  = \$210  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$212 ;
  assign \$214  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$215  = \$214 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$216  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$217  = \$216 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$218  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$219  = \$217  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$218 [36:17];
  assign \$220  = \$215  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$219 ;
  assign \$221  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$222  = \$221 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$223  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$224  = \$223 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$225  = { \$signal$46 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$226  = \$224  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$225 [36:17];
  assign \$227  = \$222  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$226 ;
  assign \$228  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$229  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$230  = \$229  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$231  = \$228  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$230 ;
  assign \$232  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$233  = \$232 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$234  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$235  = \$234 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$236  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$237  = \$235  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$236 [36:17];
  assign \$238  = \$233  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$237 ;
  assign \$239  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$240  = \$239 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$241  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$242  = \$241 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$243  = { \$signal$47 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$244  = \$242  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$243 [36:17];
  assign \$245  = \$240  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$244 ;
  assign \$246  = mul_p_interp[35:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$247  = mul_p_interp[35:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$248  = \$247  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h00000 : mul_p_interp[35:17];
  assign \$249  = \$246  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 19'h3ffff : \$248 ;
  assign \$250  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$251  = \$250 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$252  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$253  = \$252 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$254  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$255  = \$253  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$254 [36:17];
  assign \$256  = \$251  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$255 ;
  assign \$257  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$258  = \$257 [36:17] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 18'h3ffff;
  assign \$259  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$260  = \$259 [36:17] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$261  = { \$signal$48 , 17'h00000 } + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_p_interp;
  assign \$262  = \$260  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h00000 : \$261 [36:17];
  assign \$263  = \$258  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 20'h3ffff : \$262 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:373" *)
  always @(posedge clk)
    px_lat <= \$264 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:374" *)
  always @(posedge clk)
    py_lat <= \$265 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:375" *)
  always @(posedge clk)
    px_fp_reg <= \$266 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:376" *)
  always @(posedge clk)
    py_fp_reg <= \$267 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:389" *)
  always @(posedge clk)
    d0_ba_x <= \$268 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:390" *)
  always @(posedge clk)
    d0_ba_y <= \$269 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:391" *)
  always @(posedge clk)
    d0_pa_x <= \$270 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:392" *)
  always @(posedge clk)
    d0_pa_y <= \$271 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$272 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:393" *)
  always @(posedge clk)
    tmp0 <= \$273 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:378" *)
  always @(posedge clk)
    w0 <= \$274 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:395" *)
  always @(posedge clk)
    d1_ba_x <= \$275 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:396" *)
  always @(posedge clk)
    d1_ba_y <= \$276 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:397" *)
  always @(posedge clk)
    d1_pa_x <= \$277 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:398" *)
  always @(posedge clk)
    d1_pa_y <= \$278 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:399" *)
  always @(posedge clk)
    tmp1 <= \$279 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:407" *)
  always @(posedge clk)
    weight_linear <= \$280 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:379" *)
  always @(posedge clk)
    w1 <= \$281 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:401" *)
  always @(posedge clk)
    d2_ba_x <= \$282 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:402" *)
  always @(posedge clk)
    d2_ba_y <= \$283 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:403" *)
  always @(posedge clk)
    d2_pa_x <= \$284 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:404" *)
  always @(posedge clk)
    d2_pa_y <= \$285 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:410" *)
  always @(posedge clk)
    inv_w_sum <= \$286 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:442" *)
  always @(posedge clk)
    persp_pre <= \$287 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:405" *)
  always @(posedge clk)
    tmp2 <= \$288 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:380" *)
  always @(posedge clk)
    w2 <= \$289 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:432" *)
  always @(posedge clk)
    depth_sat <= \$290 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:411" *)
  always @(posedge clk)
    inv_w_sum_recip <= \$291 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:408" *)
  always @(posedge clk)
    weight_persp <= \$292 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal  <= \$293 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$46  <= \$294 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$47  <= \$295 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:433" *)
  always @(posedge clk)
    \$signal$48  <= \$296 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:435" *)
  \top.pipeline.pipeline.rast.fg_4.inv  inv (
    .clk(clk),
    .i__payload(i__payload),
    .\i__ready$20 (\i__ready$60 ),
    .\i__valid$7 (i__valid),
    .\o__payload$18 (\o__payload$62 ),
    .o__ready(o__ready),
    .o__valid(\o__valid$61 ),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$177 ) begin
      $write("Weights linear  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$178 ), $unsigned(\$181 [23:0]), $unsigned(\$182 ), $unsigned(\$185 [23:0]), $unsigned(\$186 ), $unsigned(\$189 [23:0]));
    end
    if (\$190 ) begin
      $write("Weights persp  %0d.%07d %0d.%07d %0d.%07d\n", $unsigned(\$191 ), $unsigned(\$194 [23:0]), $unsigned(\$195 ), $unsigned(\$198 [23:0]), $unsigned(\$199 ), $unsigned(\$202 [23:0]));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$177  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$177  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$190  = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          \$190  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    mul_a = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_a = d0_ba_x;
      5'h02:
          mul_a = d0_ba_y;
      5'h03:
          mul_a = d1_ba_x;
      5'h04:
          mul_a = d1_ba_y;
      5'h05:
          mul_a = d2_ba_x;
      5'h06:
          mul_a = d2_ba_y;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    mul_b = 16'h0000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_b = d0_pa_y;
      5'h02:
          mul_b = d0_pa_x;
      5'h03:
          mul_b = d1_pa_y;
      5'h04:
          mul_b = d1_pa_x;
      5'h05:
          mul_b = d2_pa_y;
      5'h06:
          mul_b = d2_pa_x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    weight_mul_a = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_a = w0;
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_a = w1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    weight_mul_b = 29'h00000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          weight_mul_b = ctx[708:680];
      5'h04:
          /* empty */;
      5'h05:
          weight_mul_b = ctx[708:680];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    persp_mul_a = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_a = { 8'h00, weight_linear[17:0] };
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_a = { 8'h00, weight_linear[35:18] };
      5'h07:
          persp_mul_a = { 8'h00, weight_linear[53:36] };
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_a = { persp_pre[16:0], 9'h000 };
      5'h0c:
          persp_mul_a = { persp_pre[45:29], 9'h000 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    persp_mul_b = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          persp_mul_b = ctx[79:54];
      5'h05:
          /* empty */;
      5'h06:
          persp_mul_b = ctx[264:239];
      5'h07:
          persp_mul_b = ctx[449:424];
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          persp_mul_b = inv_w_sum_recip;
      5'h0c:
          persp_mul_b = inv_w_sum_recip;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    edge_pos = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_pos = { \$4 , \$3 , \$2  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    edge_neg = 3'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          edge_neg = { \$7 , \$6 , \$5  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    i__payload = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          i__payload = \$8 [38:13];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    i__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          if (\$11 ) begin
            i__valid = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    o_done = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$11 ) begin
          end else begin
            o_done = 1'h1;
          end
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          if (\o__ready$50 ) begin
            o_done = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    mul_a_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_a_interp = ctx[53:36];
      5'h09:
          mul_a_interp = ctx[238:221];
      5'h0a:
          mul_a_interp = ctx[423:406];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_a_interp = { \$15 [13:0], 4'h0 };
      5'h0d:
          mul_a_interp = { \$19 [13:0], 4'h0 };
      5'h0e:
          mul_a_interp = { \$23 [13:0], 4'h0 };
      5'h0f:
          mul_a_interp = { \$27 [13:0], 4'h0 };
      5'h10:
          mul_a_interp = { \$31 [13:0], 4'h0 };
      5'h11:
          mul_a_interp = { \$35 [13:0], 4'h0 };
      5'h12:
          mul_a_interp = { \$39 [13:0], 4'h0 };
      5'h13:
          mul_a_interp = { \$43 [13:0], 4'h0 };
      5'h14:
          mul_a_interp = { \$47 [13:0], 4'h0 };
      5'h15:
          mul_a_interp = { \$51 [13:0], 4'h0 };
      5'h16:
          mul_a_interp = { \$55 [13:0], 4'h0 };
      5'h17:
          mul_a_interp = { \$59 [13:0], 4'h0 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    mul_b_interp = 18'h00000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          mul_b_interp = weight_linear[17:0];
      5'h09:
          mul_b_interp = weight_linear[35:18];
      5'h0a:
          mul_b_interp = weight_linear[53:36];
      5'h0b:
          /* empty */;
      5'h0c:
          mul_b_interp = weight_persp[17:0];
      5'h0d:
          mul_b_interp = weight_persp[35:18];
      5'h0e:
          mul_b_interp = weight_persp[53:36];
      5'h0f:
          mul_b_interp = weight_persp[17:0];
      5'h10:
          mul_b_interp = weight_persp[35:18];
      5'h11:
          mul_b_interp = weight_persp[53:36];
      5'h12:
          mul_b_interp = weight_persp[17:0];
      5'h13:
          mul_b_interp = weight_persp[35:18];
      5'h14:
          mul_b_interp = weight_persp[53:36];
      5'h15:
          mul_b_interp = weight_persp[17:0];
      5'h16:
          mul_b_interp = weight_persp[35:18];
      5'h17:
          mul_b_interp = weight_persp[53:36];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    o__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          o__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    o__payload = 111'h0000000000000000000000000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
        begin
          o__payload[99:90] = px_lat[9:0];
          o__payload[109:100] = py_lat[9:0];
          o__payload[17:0] = \$63 ;
          o__payload[35:18] = \$67 ;
          o__payload[53:36] = \$71 ;
          o__payload[71:54] = \$75 ;
          o__payload[89:72] = \$79 ;
          o__payload[110] = ctx[757];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          /* empty */;
      5'h16:
          /* empty */;
      5'h17:
          /* empty */;
      5'h18:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$264  = px_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$264  = \i__payload$54 [11:0];
          end
    endcase
    if (rst) begin
      \$264  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$265  = py_lat;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$265  = \i__payload$54 [23:12];
          end
    endcase
    if (rst) begin
      \$265  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$266  = px_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$266  = { \$105 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$266  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$267  = py_fp_reg;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$267  = { \$106 [12:0], 3'h0 };
          end
    endcase
    if (rst) begin
      \$267  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$268  = d0_ba_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$268  = \$107 [15:0];
          end
    endcase
    if (rst) begin
      \$268  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$269  = d0_ba_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$269  = \$108 [15:0];
          end
    endcase
    if (rst) begin
      \$269  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$270  = d0_pa_x;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$270  = \$110 [15:0];
          end
    endcase
    if (rst) begin
      \$270  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$271  = d0_pa_y;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$271  = \$112 [15:0];
          end
    endcase
    if (rst) begin
      \$271  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$272  = fsm_state;
    casez (fsm_state)
      5'h00:
          if (\i__valid$53 ) begin
            \$272  = 5'h01;
          end
      5'h01:
          \$272  = 5'h02;
      5'h02:
          \$272  = 5'h03;
      5'h03:
          \$272  = 5'h04;
      5'h04:
          \$272  = 5'h05;
      5'h05:
          \$272  = 5'h06;
      5'h06:
          \$272  = 5'h07;
      5'h07:
          (* full_case = 32'd1 *)
          if (\$137 ) begin
            if (\i__ready$60 ) begin
              \$272  = 5'h08;
            end
          end else begin
            \$272  = 5'h00;
          end
      5'h08:
          \$272  = 5'h09;
      5'h09:
          \$272  = 5'h0a;
      5'h0a:
          if (\o__valid$61 ) begin
            \$272  = 5'h0b;
          end
      5'h0b:
          \$272  = 5'h0c;
      5'h0c:
          \$272  = 5'h0d;
      5'h0d:
          \$272  = 5'h0e;
      5'h0e:
          \$272  = 5'h0f;
      5'h0f:
          \$272  = 5'h10;
      5'h10:
          \$272  = 5'h11;
      5'h11:
          \$272  = 5'h12;
      5'h12:
          \$272  = 5'h13;
      5'h13:
          \$272  = 5'h14;
      5'h14:
          \$272  = 5'h15;
      5'h15:
          \$272  = 5'h16;
      5'h16:
          \$272  = 5'h17;
      5'h17:
          \$272  = 5'h18;
      5'h18:
          if (\o__ready$50 ) begin
            \$272  = 5'h00;
          end
    endcase
    if (rst) begin
      \$272  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$273  = tmp0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          \$273  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$273  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$274  = w0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$274  = \$113 [28:0];
    endcase
    if (rst) begin
      \$274  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$275  = d1_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$275  = \$114 [15:0];
    endcase
    if (rst) begin
      \$275  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$276  = d1_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$276  = \$115 [15:0];
    endcase
    if (rst) begin
      \$276  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$277  = d1_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$277  = \$116 [15:0];
    endcase
    if (rst) begin
      \$277  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$278  = d1_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          \$278  = \$117 [15:0];
    endcase
    if (rst) begin
      \$278  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$279  = tmp1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$279  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$279  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$280  = weight_linear;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$280 [17:0] = \$121 [29:12];
      5'h04:
          /* empty */;
      5'h05:
          \$280 [35:18] = \$130 [29:12];
      5'h06:
          \$280 [53:36] = \$133 [17:0];
    endcase
    if (rst) begin
      \$280  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$281  = w1;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$281  = \$122 [28:0];
    endcase
    if (rst) begin
      \$281  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$282  = d2_ba_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$282  = \$123 [15:0];
    endcase
    if (rst) begin
      \$282  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$283  = d2_ba_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$283  = \$124 [15:0];
    endcase
    if (rst) begin
      \$283  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$284  = d2_pa_x;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$284  = \$125 [15:0];
    endcase
    if (rst) begin
      \$284  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$285  = d2_pa_y;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$285  = \$126 [15:0];
    endcase
    if (rst) begin
      \$285  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$286  = inv_w_sum;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$286  = persp_mul_p[38:13];
      5'h05:
          /* empty */;
      5'h06:
          \$286  = \$134 [38:13];
    endcase
    if (rst) begin
      \$286  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$287  = persp_pre;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$287 [28:0] = persp_mul_p[50:22];
      5'h05:
          /* empty */;
      5'h06:
          \$287 [57:29] = persp_mul_p[50:22];
    endcase
    if (rst) begin
      \$287  = 58'h000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$288  = tmp2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          \$288  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$288  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$289  = w2;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          \$289  = \$131 [28:0];
    endcase
    if (rst) begin
      \$289  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$290  = depth_sat;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          \$290  = \$141 [17:0];
      5'h09:
          \$290  = \$148 [17:0];
      5'h0a:
          if (\o__valid$61 ) begin
            \$290  = \$155 [17:0];
          end
    endcase
    if (rst) begin
      \$290  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$291  = inv_w_sum_recip;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          if (\o__valid$61 ) begin
            \$291  = \o__payload$62 ;
          end
    endcase
    if (rst) begin
      \$291  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$292  = weight_persp;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          \$292 [17:0] = \$159 [26:9];
      5'h0c:
          \$292 [35:18] = \$163 [26:9];
      5'h0d:
          \$292 [53:36] = \$169 [17:0];
    endcase
    if (rst) begin
      \$292  = 54'h00000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$293  = \$signal ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          \$293  = \$167 [17:0];
      5'h0d:
          \$293  = \$176 [17:0];
      5'h0e:
          \$293  = \$209 [17:0];
    endcase
    if (rst) begin
      \$293  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$294  = \$signal$46 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          \$294  = \$213 [17:0];
      5'h10:
          \$294  = \$220 [17:0];
      5'h11:
          \$294  = \$227 [17:0];
    endcase
    if (rst) begin
      \$294  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$295  = \$signal$47 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          \$295  = \$231 [17:0];
      5'h13:
          \$295  = \$238 [17:0];
      5'h14:
          \$295  = \$245 [17:0];
    endcase
    if (rst) begin
      \$295  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$87 ) begin end
    \$296  = \$signal$48 ;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          /* empty */;
      5'h14:
          /* empty */;
      5'h15:
          \$296  = \$249 [17:0];
      5'h16:
          \$296  = \$256 [17:0];
      5'h17:
          \$296  = \$263 [17:0];
    endcase
    if (rst) begin
      \$296  = 18'h00000;
    end
  end
  assign mul_p = { \$1 [31], \$1 [31:4] };
  assign \ctx.vtx  = ctx[554:0];
  assign \ctx.vtx[0]  = ctx[184:0];
  assign \ctx.vtx[0].position_ndc  = ctx[53:0];
  assign \ctx.vtx[0].color  = ctx[183:80];
  assign \ctx.vtx[0].front_facing  = ctx[184];
  assign \ctx.vtx[1]  = ctx[369:185];
  assign \ctx.vtx[1].position_ndc  = ctx[238:185];
  assign \ctx.vtx[1].color  = ctx[368:265];
  assign \ctx.vtx[1].front_facing  = ctx[369];
  assign \ctx.vtx[2]  = ctx[554:370];
  assign \ctx.vtx[2].position_ndc  = ctx[423:370];
  assign \ctx.vtx[2].color  = ctx[553:450];
  assign \ctx.vtx[2].front_facing  = ctx[554];
  assign \ctx.screen_x  = ctx[602:555];
  assign \ctx.screen_y  = ctx[650:603];
  assign \ctx.min_x  = ctx[720:709];
  assign \ctx.min_y  = ctx[732:721];
  assign \ctx.max_x  = ctx[744:733];
  assign \ctx.max_y  = ctx[756:745];
  assign \ctx.front_facing  = ctx[757];
  assign \o__payload.color  = o__payload[89:18];
  assign \o__payload.coord_pos  = o__payload[109:90];
  assign \o__payload.coord_pos[0]  = o__payload[99:90];
  assign \o__payload.coord_pos[1]  = o__payload[109:100];
  assign \o__payload.front_facing  = o__payload[110];
  assign \i__payload$54.px  = \i__payload$54 [11:0];
  assign \i__payload$54.py  = \i__payload$54 [23:12];
  assign \$178  = { 17'h00000, weight_linear[17] };
  assign \$481  = 1'h1;
  assign \$180  = \$479 ;
  assign \$486  = 1'h1;
  assign \$181  = \$484 ;
  assign \$182  = { 17'h00000, weight_linear[35] };
  assign \$493  = 1'h1;
  assign \$184  = \$491 ;
  assign \$498  = 1'h1;
  assign \$185  = \$496 ;
  assign \$186  = { 17'h00000, weight_linear[53] };
  assign \$505  = 1'h1;
  assign \$188  = \$503 ;
  assign \$510  = 1'h1;
  assign \$189  = \$508 ;
  assign \$191  = { 17'h00000, weight_persp[17] };
  assign \$519  = 1'h1;
  assign \$193  = \$517 ;
  assign \$524  = 1'h1;
  assign \$194  = \$522 ;
  assign \$195  = { 17'h00000, weight_persp[35] };
  assign \$531  = 1'h1;
  assign \$197  = \$529 ;
  assign \$536  = 1'h1;
  assign \$198  = \$534 ;
  assign \$199  = { 17'h00000, weight_persp[53] };
  assign \$543  = 1'h1;
  assign \$201  = \$541 ;
  assign \$548  = 1'h1;
  assign \$202  = \$546 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:181" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_4.inv (rst, i__payload, \i__valid$7 , o__ready, o__valid, \o__payload$18 , \i__ready$20 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$88  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [5:0] \$11 ;
  wire \$12 ;
  wire [5:0] \$13 ;
  wire [88:0] \$14 ;
  wire [5:0] \$15 ;
  wire [6:0] \$16 ;
  wire [25:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [26:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [5:0] \$28 ;
  wire [6:0] \$29 ;
  wire [26:0] \$3 ;
  wire \$30 ;
  wire [5:0] \$31 ;
  wire [6:0] \$32 ;
  wire [152:0] \$33 ;
  wire [5:0] \$34 ;
  wire [6:0] \$35 ;
  wire [7:0] \$36 ;
  wire [280:0] \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [26:0] \$4 ;
  wire \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg \$43 ;
  reg [25:0] \$44 ;
  reg [25:0] \$45 ;
  reg \$46 ;
  reg [1:0] \$47 ;
  reg [4:0] \$48 ;
  reg [25:0] \$49 ;
  wire \$5 ;
  reg [25:0] \$50 ;
  wire [26:0] \$6 ;
  wire [26:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  reg [25:0] \i__payload$11  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  reg [25:0] \i__payload$16  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$20 ;
  reg \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$12  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$7 ;
  wire \i__valid$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  reg [4:0] lz = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:198" *)
  reg [25:0] norm_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  output [25:0] \o__payload$18 ;
  reg [25:0] \o__payload$18  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  wire [25:0] \o__payload$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  reg sgn = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  reg [25:0] v0 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    \i__payload$11  <= \$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    \i__valid$12  <= \$46 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  always @(posedge clk)
    lz <= \$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  always @(posedge clk)
    \i__payload$16  <= \$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  always @(posedge clk)
    \o__payload$18  <= \$50 ;
  assign \$1  = $signed(i__payload) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$4  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$3 ;
  assign \$5  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$6  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$7  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[25], i__payload } : \$6 ;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$10  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$9 ;
  assign \$11  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$12  = $signed(\$11 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:231" *) $signed(1'h0);
  assign \$13  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$14  = v0 << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:233" *) \$13 ;
  assign \$15  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$16  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) $signed(\$15 );
  assign \$17  = v0 >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) \$16 ;
  assign \$18  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$19  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$20  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$19 ;
  assign \$21  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) norm_value;
  assign \$22  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$23  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$24  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$23 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$26  = \$25  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$27  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$26 ;
  assign \$28  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$29  = $signed(\$28 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$30  = $signed(\$29 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:246" *) $signed(1'h0);
  assign \$31  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$32  = $signed(\$31 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$33  = \o__payload$23  << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:331" *) \$32 ;
  assign \$34  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 4'hb;
  assign \$35  = $signed(\$34 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$36  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:252" *) $signed(\$35 );
  assign \$37  = { \o__payload$23 , 255'h0000000000000000000000000000000000000000000000000000000000000000 } >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:347" *) \$36 ;
  assign \$38  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    i__valid <= \$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  always @(posedge clk)
    sgn <= \$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  always @(posedge clk)
    v0 <= \$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:200" *)
  \top.pipeline.pipeline.rast.fg_4.inv.clz  clz (
    .i__payload(\i__payload$11 ),
    .o__payload(o__payload),
    .o__ready(\o__ready$21 ),
    .o__valid(\i__valid$12 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:187" *)
  \top.pipeline.pipeline.rast.fg_4.inv.inv_small  inv_small (
    .clk(clk),
    .i__payload(\i__payload$16 ),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(\o__payload$23 ),
    .o__ready(\o__ready$22 ),
    .o__valid(\o__valid$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$46  = \i__valid$12 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$46  = 1'h1;
          end
    endcase
    if (rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$47  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$47  = 2'h1;
          end
      2'h1:
          if (\$10 ) begin
            \$47  = 2'h2;
          end
      2'h2:
          if (\$20 ) begin
            \$47  = 2'h0;
          end
    endcase
    if (rst) begin
      \$47  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$48  = lz;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$48  = o__payload;
          end
    endcase
    if (rst) begin
      \$48  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$49  = \i__payload$16 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            (* full_case = 32'd1 *)
            if (\$12 ) begin
              \$49  = \$14 [25:0];
            end else begin
              \$49  = \$17 ;
            end
          end
    endcase
    if (rst) begin
      \$49  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$50  = \o__payload$18 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            (* full_case = 32'd1 *)
            if (sgn) begin
              \$50  = \$21 [25:0];
            end else begin
              \$50  = norm_value;
            end
          end
    endcase
    if (rst) begin
      \$50  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \i__ready$20  = 1'h0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \i__ready$20  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \o__ready$21  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$24 ) begin
            \o__ready$21  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \o__ready$22  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            \o__ready$22  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    norm_value = 26'h0000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            (* full_case = 32'd1 *)
            if (\$30 ) begin
              norm_value = \$33 [36:11];
            end else begin
              norm_value = { 11'h000, \$37 [280:266] };
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$41  = i__valid;
    if (i__ready) begin
      \$41  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$41  = 1'h1;
          end
    endcase
    if (rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$42  = o__valid;
    if (o__ready) begin
      \$42  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            \$42  = 1'h1;
          end
    endcase
    if (rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$43  = sgn;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$43  = \$1 ;
          end
    endcase
    if (rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$44  = v0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$44  = \$4 [25:0];
          end
    endcase
    if (rst) begin
      \$44  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$88 ) begin end
    \$45  = \i__payload$11 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$45  = \$7 [25:0];
          end
    endcase
    if (rst) begin
      \$45  = 26'h0000000;
    end
  end
  assign \o__valid$13  = \i__valid$12 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:25" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_4.inv.clz (o__valid, o__ready, o__payload, i__payload);
  reg \$auto$verilog_backend.cc:2355:dump_module$89  = 0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [4:0] o__payload;
  reg [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input o__valid;
  wire o__valid;
  assign i__ready = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:29" *) o__valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$89 ) begin end
    (* full_case = 32'd1 *)
    casez (i__payload)
      26'b1?????????????????????????:
          o__payload = 5'h00;
      26'h1??????:
          o__payload = 5'h01;
      26'b001???????????????????????:
          o__payload = 5'h02;
      26'b0001??????????????????????:
          o__payload = 5'h03;
      26'b00001?????????????????????:
          o__payload = 5'h04;
      26'h01?????:
          o__payload = 5'h05;
      26'b0000001???????????????????:
          o__payload = 5'h06;
      26'b00000001??????????????????:
          o__payload = 5'h07;
      26'b000000001?????????????????:
          o__payload = 5'h08;
      26'h001????:
          o__payload = 5'h09;
      26'b00000000001???????????????:
          o__payload = 5'h0a;
      26'b000000000001??????????????:
          o__payload = 5'h0b;
      26'b0000000000001?????????????:
          o__payload = 5'h0c;
      26'h0001???:
          o__payload = 5'h0d;
      26'b000000000000001???????????:
          o__payload = 5'h0e;
      26'b0000000000000001??????????:
          o__payload = 5'h0f;
      26'b00000000000000001?????????:
          o__payload = 5'h10;
      26'h00001??:
          o__payload = 5'h11;
      26'b0000000000000000001???????:
          o__payload = 5'h12;
      26'b00000000000000000001??????:
          o__payload = 5'h13;
      26'b000000000000000000001?????:
          o__payload = 5'h14;
      26'h000001?:
          o__payload = 5'h15;
      26'b00000000000000000000001???:
          o__payload = 5'h16;
      26'b000000000000000000000001??:
          o__payload = 5'h17;
      26'b0000000000000000000000001?:
          o__payload = 5'h18;
      26'h0000001:
          o__payload = 5'h19;
      26'h0000000:
          o__payload = 5'h1a;
    endcase
  end
  assign i__valid = o__valid;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:62" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.fg_4.inv.inv_small (rst, i__valid, i__payload, o__ready, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$90  = 0;
  wire [51:0] \$1 ;
  wire [27:0] \$10 ;
  wire [2:0] \$11 ;
  wire \$12 ;
  reg [25:0] \$13 ;
  reg [2:0] \$14 ;
  reg [25:0] \$15 ;
  reg [1:0] \$16 ;
  reg [25:0] \$17 ;
  reg [25:0] \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  input [25:0] i__payload;
  wire [25:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [3:0] initial_guess__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:78" *)
  wire [25:0] initial_guess__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  reg [1:0] iter = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:84" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:85" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:86" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  output [25:0] o__payload;
  reg [25:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  reg [25:0] p = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  reg [25:0] vx2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  reg [25:0] x = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  reg [25:0] x2 = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:71" *)
  reg [25:0] rom [15:0];
  initial begin
    rom[0] = 26'h0f83e10;
    rom[1] = 26'h0ea0ea1;
    rom[2] = 26'h0dd67c9;
    rom[3] = 26'h0d20d21;
    rom[4] = 26'h0c7ce0c;
    rom[5] = 26'h0be82fa;
    rom[6] = 26'h0b60b61;
    rom[7] = 26'h0ae4c41;
    rom[8] = 26'h0a72f05;
    rom[9] = 26'h0a0a0a1;
    rom[10] = 26'h09a90e8;
    rom[11] = 26'h094f209;
    rom[12] = 26'h08fb824;
    rom[13] = 26'h08ad8f3;
    rom[14] = 26'h0864b8a;
    rom[15] = 26'h0820821;
  end
  reg [25:0] _0_;
  always @(posedge clk) begin
    _0_ <= rom[initial_guess__addr];
  end
  assign initial_guess__data = _0_;
  assign \$1  = mul_a * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b;
  assign \$2  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$9  = 25'h1000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$10  = { x, 1'h0 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) vx2;
  assign \$11  = iter + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:138" *) 1'h1;
  assign \$12  = iter < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:140" *) 2'h3;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  always @(posedge clk)
    p <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  always @(posedge clk)
    x <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  always @(posedge clk)
    iter <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  always @(posedge clk)
    x2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  always @(posedge clk)
    vx2 <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    initial_guess__addr = 4'h0;
    casez (fsm_state)
      3'h0:
          initial_guess__addr = i__payload[23:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    o__payload = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__payload = 26'h1000000;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__payload = x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__valid = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_a = x;
      3'h3:
          mul_a = p;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_b = x;
      3'h3:
          mul_b = x2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    \$13  = p;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$13  = i__payload;
          end
    endcase
    if (rst) begin
      \$13  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    \$14  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$14  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
            if (o__ready) begin
              \$14  = 3'h0;
            end
          end else begin
            \$14  = 3'h2;
          end
      3'h2:
          \$14  = 3'h3;
      3'h3:
          \$14  = 3'h4;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$12 ) begin
            \$14  = 3'h2;
          end else begin
            \$14  = 3'h5;
          end
      3'h5:
          if (o__ready) begin
            \$14  = 3'h0;
          end
    endcase
    if (rst) begin
      \$14  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    \$15  = x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$15  = initial_guess__data;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$15  = \$10 [25:0];
    endcase
    if (rst) begin
      \$15  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    \$16  = iter;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$16  = 2'h0;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$16  = \$11 [1:0];
    endcase
    if (rst) begin
      \$16  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    \$17  = x2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$17  = \$1 [49:24];
    endcase
    if (rst) begin
      \$17  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$90 ) begin end
    \$18  = vx2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$18  = \$1 [49:24];
    endcase
    if (rst) begin
      \$18  = 26'h0000000;
    end
  end
  assign mul_result = \$1 [49:24];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:322" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast.recomb (rst, o__ready, o__valid, o__payload, i__0__ready, i__1__ready, i__2__ready, i__3__ready, i__4__ready, i__0__payload, i__0__valid, i__1__payload, i__1__valid, i__2__payload, i__2__valid, i__3__payload, i__3__valid, i__4__payload, i__4__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$91  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  reg \$15 ;
  reg [110:0] \$16 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  input [110:0] i__0__payload;
  wire [110:0] i__0__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__0__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__0__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__0__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__0__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__0__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__0__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__0__ready;
  reg i__0__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__0__valid;
  wire i__0__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  input [110:0] i__1__payload;
  wire [110:0] i__1__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__1__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__1__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__1__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__1__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__1__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__1__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__1__ready;
  reg i__1__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__1__valid;
  wire i__1__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  input [110:0] i__2__payload;
  wire [110:0] i__2__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__2__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__2__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__2__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__2__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__2__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__2__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__2__ready;
  reg i__2__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__2__valid;
  wire i__2__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  input [110:0] i__3__payload;
  wire [110:0] i__3__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__3__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__3__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__3__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__3__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__3__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__3__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__3__ready;
  reg i__3__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__3__valid;
  wire i__3__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  input [110:0] i__4__payload;
  wire [110:0] i__4__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \i__4__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \i__4__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__4__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \i__4__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \i__4__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \i__4__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__4__ready;
  reg i__4__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__4__valid;
  wire i__4__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  output [110:0] o__payload;
  reg [110:0] o__payload = 111'h0000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [71:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [19:0] \o__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \o__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [9:0] \o__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:327" *)
  reg [2:0] sel;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:332" *) o__valid;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:332" *) o__ready;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) sel;
  assign \$4  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) 1'h1;
  assign \$5  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) 2'h2;
  assign \$6  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) 2'h3;
  assign \$7  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) 3'h4;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:332" *) o__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:332" *) o__ready;
  assign \$10  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) sel;
  assign \$11  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) 1'h1;
  assign \$12  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) 2'h2;
  assign \$13  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) 2'h3;
  assign \$14  = sel == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:334" *) 3'h4;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:313" *)
  always @(posedge clk)
    o__payload <= \$16 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$91 ) begin end
    \$15  = o__valid;
    if (o__ready) begin
      \$15  = 1'h0;
    end
    if (\$2 ) begin
      if (\$3 ) begin
        \$15  = 1'h1;
      end
      if (\$4 ) begin
        \$15  = 1'h1;
      end
      if (\$5 ) begin
        \$15  = 1'h1;
      end
      if (\$6 ) begin
        \$15  = 1'h1;
      end
      if (\$7 ) begin
        \$15  = 1'h1;
      end
    end
    if (rst) begin
      \$15  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$91 ) begin end
    \$16  = o__payload;
    if (\$2 ) begin
      if (\$3 ) begin
        \$16  = i__0__payload;
      end
      if (\$4 ) begin
        \$16  = i__1__payload;
      end
      if (\$5 ) begin
        \$16  = i__2__payload;
      end
      if (\$6 ) begin
        \$16  = i__3__payload;
      end
      if (\$7 ) begin
        \$16  = i__4__payload;
      end
    end
    if (rst) begin
      \$16  = 111'h0000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$91 ) begin end
    sel = 3'h5;
    if (i__0__valid) begin
      sel = 3'h0;
    end
    if (i__1__valid) begin
      sel = 3'h1;
    end
    if (i__2__valid) begin
      sel = 3'h2;
    end
    if (i__3__valid) begin
      sel = 3'h3;
    end
    if (i__4__valid) begin
      sel = 3'h4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$91 ) begin end
    i__0__ready = 1'h0;
    if (\$9 ) begin
      if (\$10 ) begin
        i__0__ready = 1'h1;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$91 ) begin end
    i__1__ready = 1'h0;
    if (\$9 ) begin
      if (\$11 ) begin
        i__1__ready = 1'h1;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$91 ) begin end
    i__2__ready = 1'h0;
    if (\$9 ) begin
      if (\$12 ) begin
        i__2__ready = 1'h1;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$91 ) begin end
    i__3__ready = 1'h0;
    if (\$9 ) begin
      if (\$13 ) begin
        i__3__ready = 1'h1;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$91 ) begin end
    i__4__ready = 1'h0;
    if (\$9 ) begin
      if (\$14 ) begin
        i__4__ready = 1'h1;
      end
    end
  end
  assign \o__payload.color  = o__payload[89:18];
  assign \o__payload.coord_pos  = o__payload[109:90];
  assign \o__payload.coord_pos[0]  = o__payload[99:90];
  assign \o__payload.coord_pos[1]  = o__payload[109:100];
  assign \o__payload.front_facing  = o__payload[110];
  assign \i__0__payload.color  = i__0__payload[89:18];
  assign \i__0__payload.coord_pos  = i__0__payload[109:90];
  assign \i__0__payload.coord_pos[0]  = i__0__payload[99:90];
  assign \i__0__payload.coord_pos[1]  = i__0__payload[109:100];
  assign \i__0__payload.front_facing  = i__0__payload[110];
  assign \i__1__payload.color  = i__1__payload[89:18];
  assign \i__1__payload.coord_pos  = i__1__payload[109:90];
  assign \i__1__payload.coord_pos[0]  = i__1__payload[99:90];
  assign \i__1__payload.coord_pos[1]  = i__1__payload[109:100];
  assign \i__1__payload.front_facing  = i__1__payload[110];
  assign \i__2__payload.color  = i__2__payload[89:18];
  assign \i__2__payload.coord_pos  = i__2__payload[109:90];
  assign \i__2__payload.coord_pos[0]  = i__2__payload[99:90];
  assign \i__2__payload.coord_pos[1]  = i__2__payload[109:100];
  assign \i__2__payload.front_facing  = i__2__payload[110];
  assign \i__3__payload.color  = i__3__payload[89:18];
  assign \i__3__payload.coord_pos  = i__3__payload[109:90];
  assign \i__3__payload.coord_pos[0]  = i__3__payload[99:90];
  assign \i__3__payload.coord_pos[1]  = i__3__payload[109:100];
  assign \i__3__payload.front_facing  = i__3__payload[110];
  assign \i__4__payload.color  = i__4__payload[89:18];
  assign \i__4__payload.coord_pos  = i__4__payload[109:90];
  assign \i__4__payload.coord_pos[0]  = i__4__payload[99:90];
  assign \i__4__payload.coord_pos[1]  = i__4__payload[109:100];
  assign \i__4__payload.front_facing  = i__4__payload[110];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.rast_to_tex_fifo (pixel_rst, w_rdy, r_data, r_en, w_en, w_port__data, r_rdy, pixel_clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$92  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_clk;
  wire pixel_clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_rst;
  wire pixel_rst;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [110:0] r_data;
  wire [110:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [110:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [110:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [110:0] w_port__data;
  wire [110:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [110:0] storage [254:0];
  initial begin
    storage[0] = 111'h0000000000000000000000000000;
    storage[1] = 111'h0000000000000000000000000000;
    storage[2] = 111'h0000000000000000000000000000;
    storage[3] = 111'h0000000000000000000000000000;
    storage[4] = 111'h0000000000000000000000000000;
    storage[5] = 111'h0000000000000000000000000000;
    storage[6] = 111'h0000000000000000000000000000;
    storage[7] = 111'h0000000000000000000000000000;
    storage[8] = 111'h0000000000000000000000000000;
    storage[9] = 111'h0000000000000000000000000000;
    storage[10] = 111'h0000000000000000000000000000;
    storage[11] = 111'h0000000000000000000000000000;
    storage[12] = 111'h0000000000000000000000000000;
    storage[13] = 111'h0000000000000000000000000000;
    storage[14] = 111'h0000000000000000000000000000;
    storage[15] = 111'h0000000000000000000000000000;
    storage[16] = 111'h0000000000000000000000000000;
    storage[17] = 111'h0000000000000000000000000000;
    storage[18] = 111'h0000000000000000000000000000;
    storage[19] = 111'h0000000000000000000000000000;
    storage[20] = 111'h0000000000000000000000000000;
    storage[21] = 111'h0000000000000000000000000000;
    storage[22] = 111'h0000000000000000000000000000;
    storage[23] = 111'h0000000000000000000000000000;
    storage[24] = 111'h0000000000000000000000000000;
    storage[25] = 111'h0000000000000000000000000000;
    storage[26] = 111'h0000000000000000000000000000;
    storage[27] = 111'h0000000000000000000000000000;
    storage[28] = 111'h0000000000000000000000000000;
    storage[29] = 111'h0000000000000000000000000000;
    storage[30] = 111'h0000000000000000000000000000;
    storage[31] = 111'h0000000000000000000000000000;
    storage[32] = 111'h0000000000000000000000000000;
    storage[33] = 111'h0000000000000000000000000000;
    storage[34] = 111'h0000000000000000000000000000;
    storage[35] = 111'h0000000000000000000000000000;
    storage[36] = 111'h0000000000000000000000000000;
    storage[37] = 111'h0000000000000000000000000000;
    storage[38] = 111'h0000000000000000000000000000;
    storage[39] = 111'h0000000000000000000000000000;
    storage[40] = 111'h0000000000000000000000000000;
    storage[41] = 111'h0000000000000000000000000000;
    storage[42] = 111'h0000000000000000000000000000;
    storage[43] = 111'h0000000000000000000000000000;
    storage[44] = 111'h0000000000000000000000000000;
    storage[45] = 111'h0000000000000000000000000000;
    storage[46] = 111'h0000000000000000000000000000;
    storage[47] = 111'h0000000000000000000000000000;
    storage[48] = 111'h0000000000000000000000000000;
    storage[49] = 111'h0000000000000000000000000000;
    storage[50] = 111'h0000000000000000000000000000;
    storage[51] = 111'h0000000000000000000000000000;
    storage[52] = 111'h0000000000000000000000000000;
    storage[53] = 111'h0000000000000000000000000000;
    storage[54] = 111'h0000000000000000000000000000;
    storage[55] = 111'h0000000000000000000000000000;
    storage[56] = 111'h0000000000000000000000000000;
    storage[57] = 111'h0000000000000000000000000000;
    storage[58] = 111'h0000000000000000000000000000;
    storage[59] = 111'h0000000000000000000000000000;
    storage[60] = 111'h0000000000000000000000000000;
    storage[61] = 111'h0000000000000000000000000000;
    storage[62] = 111'h0000000000000000000000000000;
    storage[63] = 111'h0000000000000000000000000000;
    storage[64] = 111'h0000000000000000000000000000;
    storage[65] = 111'h0000000000000000000000000000;
    storage[66] = 111'h0000000000000000000000000000;
    storage[67] = 111'h0000000000000000000000000000;
    storage[68] = 111'h0000000000000000000000000000;
    storage[69] = 111'h0000000000000000000000000000;
    storage[70] = 111'h0000000000000000000000000000;
    storage[71] = 111'h0000000000000000000000000000;
    storage[72] = 111'h0000000000000000000000000000;
    storage[73] = 111'h0000000000000000000000000000;
    storage[74] = 111'h0000000000000000000000000000;
    storage[75] = 111'h0000000000000000000000000000;
    storage[76] = 111'h0000000000000000000000000000;
    storage[77] = 111'h0000000000000000000000000000;
    storage[78] = 111'h0000000000000000000000000000;
    storage[79] = 111'h0000000000000000000000000000;
    storage[80] = 111'h0000000000000000000000000000;
    storage[81] = 111'h0000000000000000000000000000;
    storage[82] = 111'h0000000000000000000000000000;
    storage[83] = 111'h0000000000000000000000000000;
    storage[84] = 111'h0000000000000000000000000000;
    storage[85] = 111'h0000000000000000000000000000;
    storage[86] = 111'h0000000000000000000000000000;
    storage[87] = 111'h0000000000000000000000000000;
    storage[88] = 111'h0000000000000000000000000000;
    storage[89] = 111'h0000000000000000000000000000;
    storage[90] = 111'h0000000000000000000000000000;
    storage[91] = 111'h0000000000000000000000000000;
    storage[92] = 111'h0000000000000000000000000000;
    storage[93] = 111'h0000000000000000000000000000;
    storage[94] = 111'h0000000000000000000000000000;
    storage[95] = 111'h0000000000000000000000000000;
    storage[96] = 111'h0000000000000000000000000000;
    storage[97] = 111'h0000000000000000000000000000;
    storage[98] = 111'h0000000000000000000000000000;
    storage[99] = 111'h0000000000000000000000000000;
    storage[100] = 111'h0000000000000000000000000000;
    storage[101] = 111'h0000000000000000000000000000;
    storage[102] = 111'h0000000000000000000000000000;
    storage[103] = 111'h0000000000000000000000000000;
    storage[104] = 111'h0000000000000000000000000000;
    storage[105] = 111'h0000000000000000000000000000;
    storage[106] = 111'h0000000000000000000000000000;
    storage[107] = 111'h0000000000000000000000000000;
    storage[108] = 111'h0000000000000000000000000000;
    storage[109] = 111'h0000000000000000000000000000;
    storage[110] = 111'h0000000000000000000000000000;
    storage[111] = 111'h0000000000000000000000000000;
    storage[112] = 111'h0000000000000000000000000000;
    storage[113] = 111'h0000000000000000000000000000;
    storage[114] = 111'h0000000000000000000000000000;
    storage[115] = 111'h0000000000000000000000000000;
    storage[116] = 111'h0000000000000000000000000000;
    storage[117] = 111'h0000000000000000000000000000;
    storage[118] = 111'h0000000000000000000000000000;
    storage[119] = 111'h0000000000000000000000000000;
    storage[120] = 111'h0000000000000000000000000000;
    storage[121] = 111'h0000000000000000000000000000;
    storage[122] = 111'h0000000000000000000000000000;
    storage[123] = 111'h0000000000000000000000000000;
    storage[124] = 111'h0000000000000000000000000000;
    storage[125] = 111'h0000000000000000000000000000;
    storage[126] = 111'h0000000000000000000000000000;
    storage[127] = 111'h0000000000000000000000000000;
    storage[128] = 111'h0000000000000000000000000000;
    storage[129] = 111'h0000000000000000000000000000;
    storage[130] = 111'h0000000000000000000000000000;
    storage[131] = 111'h0000000000000000000000000000;
    storage[132] = 111'h0000000000000000000000000000;
    storage[133] = 111'h0000000000000000000000000000;
    storage[134] = 111'h0000000000000000000000000000;
    storage[135] = 111'h0000000000000000000000000000;
    storage[136] = 111'h0000000000000000000000000000;
    storage[137] = 111'h0000000000000000000000000000;
    storage[138] = 111'h0000000000000000000000000000;
    storage[139] = 111'h0000000000000000000000000000;
    storage[140] = 111'h0000000000000000000000000000;
    storage[141] = 111'h0000000000000000000000000000;
    storage[142] = 111'h0000000000000000000000000000;
    storage[143] = 111'h0000000000000000000000000000;
    storage[144] = 111'h0000000000000000000000000000;
    storage[145] = 111'h0000000000000000000000000000;
    storage[146] = 111'h0000000000000000000000000000;
    storage[147] = 111'h0000000000000000000000000000;
    storage[148] = 111'h0000000000000000000000000000;
    storage[149] = 111'h0000000000000000000000000000;
    storage[150] = 111'h0000000000000000000000000000;
    storage[151] = 111'h0000000000000000000000000000;
    storage[152] = 111'h0000000000000000000000000000;
    storage[153] = 111'h0000000000000000000000000000;
    storage[154] = 111'h0000000000000000000000000000;
    storage[155] = 111'h0000000000000000000000000000;
    storage[156] = 111'h0000000000000000000000000000;
    storage[157] = 111'h0000000000000000000000000000;
    storage[158] = 111'h0000000000000000000000000000;
    storage[159] = 111'h0000000000000000000000000000;
    storage[160] = 111'h0000000000000000000000000000;
    storage[161] = 111'h0000000000000000000000000000;
    storage[162] = 111'h0000000000000000000000000000;
    storage[163] = 111'h0000000000000000000000000000;
    storage[164] = 111'h0000000000000000000000000000;
    storage[165] = 111'h0000000000000000000000000000;
    storage[166] = 111'h0000000000000000000000000000;
    storage[167] = 111'h0000000000000000000000000000;
    storage[168] = 111'h0000000000000000000000000000;
    storage[169] = 111'h0000000000000000000000000000;
    storage[170] = 111'h0000000000000000000000000000;
    storage[171] = 111'h0000000000000000000000000000;
    storage[172] = 111'h0000000000000000000000000000;
    storage[173] = 111'h0000000000000000000000000000;
    storage[174] = 111'h0000000000000000000000000000;
    storage[175] = 111'h0000000000000000000000000000;
    storage[176] = 111'h0000000000000000000000000000;
    storage[177] = 111'h0000000000000000000000000000;
    storage[178] = 111'h0000000000000000000000000000;
    storage[179] = 111'h0000000000000000000000000000;
    storage[180] = 111'h0000000000000000000000000000;
    storage[181] = 111'h0000000000000000000000000000;
    storage[182] = 111'h0000000000000000000000000000;
    storage[183] = 111'h0000000000000000000000000000;
    storage[184] = 111'h0000000000000000000000000000;
    storage[185] = 111'h0000000000000000000000000000;
    storage[186] = 111'h0000000000000000000000000000;
    storage[187] = 111'h0000000000000000000000000000;
    storage[188] = 111'h0000000000000000000000000000;
    storage[189] = 111'h0000000000000000000000000000;
    storage[190] = 111'h0000000000000000000000000000;
    storage[191] = 111'h0000000000000000000000000000;
    storage[192] = 111'h0000000000000000000000000000;
    storage[193] = 111'h0000000000000000000000000000;
    storage[194] = 111'h0000000000000000000000000000;
    storage[195] = 111'h0000000000000000000000000000;
    storage[196] = 111'h0000000000000000000000000000;
    storage[197] = 111'h0000000000000000000000000000;
    storage[198] = 111'h0000000000000000000000000000;
    storage[199] = 111'h0000000000000000000000000000;
    storage[200] = 111'h0000000000000000000000000000;
    storage[201] = 111'h0000000000000000000000000000;
    storage[202] = 111'h0000000000000000000000000000;
    storage[203] = 111'h0000000000000000000000000000;
    storage[204] = 111'h0000000000000000000000000000;
    storage[205] = 111'h0000000000000000000000000000;
    storage[206] = 111'h0000000000000000000000000000;
    storage[207] = 111'h0000000000000000000000000000;
    storage[208] = 111'h0000000000000000000000000000;
    storage[209] = 111'h0000000000000000000000000000;
    storage[210] = 111'h0000000000000000000000000000;
    storage[211] = 111'h0000000000000000000000000000;
    storage[212] = 111'h0000000000000000000000000000;
    storage[213] = 111'h0000000000000000000000000000;
    storage[214] = 111'h0000000000000000000000000000;
    storage[215] = 111'h0000000000000000000000000000;
    storage[216] = 111'h0000000000000000000000000000;
    storage[217] = 111'h0000000000000000000000000000;
    storage[218] = 111'h0000000000000000000000000000;
    storage[219] = 111'h0000000000000000000000000000;
    storage[220] = 111'h0000000000000000000000000000;
    storage[221] = 111'h0000000000000000000000000000;
    storage[222] = 111'h0000000000000000000000000000;
    storage[223] = 111'h0000000000000000000000000000;
    storage[224] = 111'h0000000000000000000000000000;
    storage[225] = 111'h0000000000000000000000000000;
    storage[226] = 111'h0000000000000000000000000000;
    storage[227] = 111'h0000000000000000000000000000;
    storage[228] = 111'h0000000000000000000000000000;
    storage[229] = 111'h0000000000000000000000000000;
    storage[230] = 111'h0000000000000000000000000000;
    storage[231] = 111'h0000000000000000000000000000;
    storage[232] = 111'h0000000000000000000000000000;
    storage[233] = 111'h0000000000000000000000000000;
    storage[234] = 111'h0000000000000000000000000000;
    storage[235] = 111'h0000000000000000000000000000;
    storage[236] = 111'h0000000000000000000000000000;
    storage[237] = 111'h0000000000000000000000000000;
    storage[238] = 111'h0000000000000000000000000000;
    storage[239] = 111'h0000000000000000000000000000;
    storage[240] = 111'h0000000000000000000000000000;
    storage[241] = 111'h0000000000000000000000000000;
    storage[242] = 111'h0000000000000000000000000000;
    storage[243] = 111'h0000000000000000000000000000;
    storage[244] = 111'h0000000000000000000000000000;
    storage[245] = 111'h0000000000000000000000000000;
    storage[246] = 111'h0000000000000000000000000000;
    storage[247] = 111'h0000000000000000000000000000;
    storage[248] = 111'h0000000000000000000000000000;
    storage[249] = 111'h0000000000000000000000000000;
    storage[250] = 111'h0000000000000000000000000000;
    storage[251] = 111'h0000000000000000000000000000;
    storage[252] = 111'h0000000000000000000000000000;
    storage[253] = 111'h0000000000000000000000000000;
    storage[254] = 111'h0000000000000000000000000000;
  end
  always @(posedge pixel_clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [110:0] _0_;
  always @(posedge pixel_clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge pixel_clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge pixel_clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge pixel_clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge pixel_clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$92 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (pixel_rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$92 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (pixel_rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$92 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (pixel_rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$92 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (pixel_rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:406" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.sc (clk, rst, i__payload, fb_info, conf, wb_bus__ack, i__ready, ready, wb_bus__cyc, wb_bus__adr, wb_bus__we, wb_bus__stb, wb_bus__sel, wb_bus__dat_w, i__valid, wb_bus__dat_r);
  reg \$auto$verilog_backend.cc:2355:dump_module$93  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [9:0] \$100 ;
  wire [29:0] \$101 ;
  wire [29:0] \$102 ;
  wire [9:0] \$103 ;
  wire [29:0] \$104 ;
  wire [29:0] \$105 ;
  wire [9:0] \$106 ;
  wire \$107 ;
  wire \$108 ;
  wire \$109 ;
  wire [20:0] \$11 ;
  wire \$110 ;
  wire \$111 ;
  wire \$112 ;
  wire \$113 ;
  wire [30:0] \$114 ;
  wire [23:0] \$115 ;
  wire [31:0] \$116 ;
  reg \$117 ;
  reg \$118 ;
  reg \$119 ;
  wire [20:0] \$12 ;
  reg \$120 ;
  reg \$121 ;
  reg \$122 ;
  reg \$123 ;
  reg \$124 ;
  reg \$125 ;
  reg \$126 ;
  reg \$127 ;
  reg \$128 ;
  reg \$129 ;
  wire \$13 ;
  reg \$130 ;
  reg \$131 ;
  reg \$132 ;
  wire [18:0] \$133 ;
  wire [18:0] \$134 ;
  wire [18:0] \$135 ;
  wire \$136 ;
  wire \$137 ;
  wire [18:0] \$138 ;
  wire [18:0] \$139 ;
  wire \$14 ;
  wire [18:0] \$140 ;
  wire \$141 ;
  wire \$142 ;
  wire [18:0] \$143 ;
  wire [18:0] \$144 ;
  wire [18:0] \$145 ;
  wire \$146 ;
  wire \$147 ;
  wire [18:0] \$148 ;
  wire [18:0] \$149 ;
  wire [20:0] \$15 ;
  wire [18:0] \$150 ;
  wire \$151 ;
  wire \$152 ;
  reg [110:0] \$153 ;
  reg [2:0] \$154 ;
  reg [35:0] \$155 ;
  reg [83:0] \$156 ;
  reg [29:0] \$157 ;
  reg [35:0] \$158 ;
  reg [8:0] \$159 ;
  wire [20:0] \$16 ;
  reg [8:0] \$160 ;
  reg [8:0] \$161 ;
  reg [8:0] \$162 ;
  wire [17:0] \$17 ;
  wire [17:0] \$18 ;
  wire [17:0] \$19 ;
  wire \$2 ;
  wire [17:0] \$20 ;
  wire [17:0] \$21 ;
  wire [17:0] \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire [9:0] \$25 ;
  wire [9:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire [9:0] \$29 ;
  wire [20:0] \$3 ;
  wire [9:0] \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire [9:0] \$33 ;
  wire [9:0] \$34 ;
  wire \$35 ;
  wire \$36 ;
  wire [9:0] \$37 ;
  wire [9:0] \$38 ;
  wire \$39 ;
  wire [20:0] \$4 ;
  wire \$40 ;
  wire [9:0] \$41 ;
  wire [9:0] \$42 ;
  wire \$43 ;
  wire \$44 ;
  wire [9:0] \$45 ;
  wire [9:0] \$46 ;
  wire [10:0] \$47 ;
  wire \$48 ;
  wire \$49 ;
  wire \$5 ;
  wire [9:0] \$50 ;
  wire [9:0] \$51 ;
  wire [10:0] \$52 ;
  wire \$53 ;
  wire \$54 ;
  wire [9:0] \$55 ;
  wire [9:0] \$56 ;
  wire \$57 ;
  wire \$58 ;
  wire [9:0] \$59 ;
  wire \$6 ;
  wire [9:0] \$60 ;
  wire [10:0] \$61 ;
  wire \$62 ;
  wire \$63 ;
  wire [9:0] \$64 ;
  wire [9:0] \$65 ;
  wire [10:0] \$66 ;
  wire \$67 ;
  wire \$68 ;
  wire [9:0] \$69 ;
  wire [20:0] \$7 ;
  wire [9:0] \$70 ;
  wire \$71 ;
  wire \$72 ;
  wire [9:0] \$73 ;
  wire [9:0] \$74 ;
  wire [10:0] \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire [9:0] \$78 ;
  wire [9:0] \$79 ;
  wire [20:0] \$8 ;
  wire [10:0] \$80 ;
  wire \$81 ;
  wire \$82 ;
  wire [9:0] \$83 ;
  wire [9:0] \$84 ;
  wire \$85 ;
  wire \$86 ;
  wire [9:0] \$87 ;
  wire [9:0] \$88 ;
  wire [10:0] \$89 ;
  wire \$9 ;
  wire \$90 ;
  wire \$91 ;
  wire [9:0] \$92 ;
  wire [9:0] \$93 ;
  wire [10:0] \$94 ;
  wire [29:0] \$95 ;
  wire [29:0] \$96 ;
  wire [9:0] \$97 ;
  wire [29:0] \$98 ;
  wire [29:0] \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:510" *)
  reg [7:0] \$signal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:510" *)
  reg [7:0] \$signal$19 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:510" *)
  reg [7:0] \$signal$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:510" *)
  reg [7:0] \$signal$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:424" *)
  reg [29:0] color_addr = 30'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  input [31:0] conf;
  wire [31:0] conf;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire \conf._1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf._2 ;
  (* enum_base_type = "BlendOp" *)
  (* enum_value_000 = "ADD" *)
  (* enum_value_001 = "SUBTRACT" *)
  (* enum_value_010 = "REVERSE_SUBTRACT" *)
  (* enum_value_011 = "MIN" *)
  (* enum_value_100 = "MAX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [2:0] \conf.blend_a_op ;
  (* enum_base_type = "BlendOp" *)
  (* enum_value_000 = "ADD" *)
  (* enum_value_001 = "SUBTRACT" *)
  (* enum_value_010 = "REVERSE_SUBTRACT" *)
  (* enum_value_011 = "MIN" *)
  (* enum_value_100 = "MAX" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [2:0] \conf.blend_op ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.color_write_mask ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.dst_a_factor ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.dst_factor ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire \conf.enabled ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.src_a_factor ;
  (* enum_base_type = "BlendFactor" *)
  (* enum_value_0000 = "ZERO" *)
  (* enum_value_0001 = "ONE" *)
  (* enum_value_0010 = "SRC_COLOR" *)
  (* enum_value_0011 = "ONE_MINUS_SRC_COLOR" *)
  (* enum_value_0100 = "DST_COLOR" *)
  (* enum_value_0101 = "ONE_MINUS_DST_COLOR" *)
  (* enum_value_0110 = "SRC_ALPHA" *)
  (* enum_value_0111 = "ONE_MINUS_SRC_ALPHA" *)
  (* enum_value_1000 = "DST_ALPHA" *)
  (* enum_value_1001 = "ONE_MINUS_DST_ALPHA" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [3:0] \conf.src_factor ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:413" *)
  reg [35:0] dst_data = 36'h000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:565" *)
  reg [17:0] dst_scaled;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:434" *)
  reg [8:0] factor_dst_a = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:432" *)
  reg [8:0] factor_dst_rgb = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:433" *)
  reg [8:0] factor_src_a = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:431" *)
  reg [8:0] factor_src_rgb = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  input [339:0] fb_info;
  wire [339:0] fb_info;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [15:0] \fb_info.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [15:0] \fb_info.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [9:0] \fb_info.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [31:0] \fb_info.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [9:0] \fb_info.width ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  input [110:0] i__payload;
  wire [110:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [71:0] \i__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [19:0] \i__payload.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [9:0] \i__payload.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [9:0] \i__payload.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire \i__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:390" *)
  wire [-1:0] \i__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:411" *)
  reg [35:0] in_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:437" *)
  reg [53:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:438" *)
  reg [53:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:439" *)
  wire [107:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:416" *)
  reg [83:0] out_data = 84'h000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:418" *)
  wire [71:0] out_data_clamped;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:401" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:443" *)
  reg [8:0] ret;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:443" *)
  reg [8:0] \ret$26 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:443" *)
  reg [8:0] \ret$27 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:443" *)
  reg [8:0] \ret$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:596" *)
  reg [31:0] ret_v;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:596" *)
  wire [7:0] \ret_v[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:596" *)
  wire [7:0] \ret_v[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:596" *)
  wire [7:0] \ret_v[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:596" *)
  wire [7:0] \ret_v[3] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:412" *)
  reg [35:0] src_data = 36'h000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:564" *)
  reg [17:0] src_scaled;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:475" *)
  reg [110:0] v = 111'h0000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:475" *)
  wire [71:0] \v.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:475" *)
  wire [19:0] \v.coord_pos ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:475" *)
  wire [9:0] \v.coord_pos[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:475" *)
  wire [9:0] \v.coord_pos[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:475" *)
  wire \v.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:475" *)
  wire [-1:0] \v.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input wb_bus__ack;
  wire wb_bus__ack;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] wb_bus__adr;
  reg [29:0] wb_bus__adr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output wb_bus__cyc;
  reg wb_bus__cyc;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] wb_bus__dat_r;
  wire [31:0] wb_bus__dat_r;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] wb_bus__dat_w;
  reg [31:0] wb_bus__dat_w;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output wb_bus__sel;
  reg wb_bus__sel;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output wb_bus__stb;
  reg wb_bus__stb;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output wb_bus__we;
  reg wb_bus__we;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:609" *)
  reg [3:0] write_mask_swizzled;
  assign \$1  = $signed(out_data[20:0]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(19'h3ffff);
  assign \$2  = $signed(out_data[20:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$3  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 21'h000000 : out_data[20:0];
  assign \$4  = \$1  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 21'h03ffff : \$3 ;
  assign \$5  = $signed(out_data[41:21]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(19'h3ffff);
  assign \$6  = $signed(out_data[41:21]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$7  = \$6  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 21'h000000 : out_data[41:21];
  assign \$8  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 21'h03ffff : \$7 ;
  assign \$9  = $signed(out_data[62:42]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(19'h3ffff);
  assign \$10  = $signed(out_data[62:42]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$11  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 21'h000000 : out_data[62:42];
  assign \$12  = \$9  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 21'h03ffff : \$11 ;
  assign \$13  = $signed(out_data[83:63]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(19'h3ffff);
  assign \$14  = $signed(out_data[83:63]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$15  = \$14  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 21'h000000 : out_data[83:63];
  assign \$16  = \$13  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 21'h03ffff : \$15 ;
  assign \$17  = mul_a[8:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b[8:0];
  assign \$18  = mul_a[17:9] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b[17:9];
  assign \$19  = mul_a[26:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b[26:18];
  assign \$20  = mul_a[35:27] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b[35:27];
  assign \$21  = mul_a[44:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b[44:36];
  assign \$22  = mul_a[53:45] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b[53:45];
  assign \$23  = v[35:26] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 9'h1ff;
  assign \$24  = v[35:26] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$25  = \$24  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 10'h000 : v[35:26];
  assign \$26  = \$23  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 10'h1ff : \$25 ;
  assign \$27  = v[53:44] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 9'h1ff;
  assign \$28  = v[53:44] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$29  = \$28  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 10'h000 : v[53:44];
  assign \$30  = \$27  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 10'h1ff : \$29 ;
  assign \$31  = v[71:62] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 9'h1ff;
  assign \$32  = v[71:62] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$33  = \$32  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 10'h000 : v[71:62];
  assign \$34  = \$31  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 10'h1ff : \$33 ;
  assign \$35  = v[89:80] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 9'h1ff;
  assign \$36  = v[89:80] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) 1'h0;
  assign \$37  = \$36  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 10'h000 : v[89:80];
  assign \$38  = \$35  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 10'h1ff : \$37 ;
  assign \$47  = 10'h1ff - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) src_data[35:27];
  assign \$52  = 10'h1ff - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[35:27];
  assign \$61  = 10'h1ff - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) src_data[35:27];
  assign \$66  = 10'h1ff - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[35:27];
  assign \$75  = 10'h1ff - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) src_data[35:27];
  assign \$80  = 10'h1ff - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[35:27];
  assign \$89  = 10'h1ff - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) src_data[35:27];
  assign \$94  = 10'h1ff - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[35:27];
  assign \$95  = { out_data_clamped[17:0], 11'h000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) out_data_clamped[17:0];
  assign \$96  = { out_data_clamped[17:0], 11'h000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) out_data_clamped[17:0];
  assign \$97  = $signed(\$95 [29:21]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:206" *) $signed({ 1'h0, \$96 [20] });
  assign \$98  = { out_data_clamped[35:18], 11'h000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) out_data_clamped[35:18];
  assign \$99  = { out_data_clamped[35:18], 11'h000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) out_data_clamped[35:18];
  assign \$100  = $signed(\$98 [29:21]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:206" *) $signed({ 1'h0, \$99 [20] });
  assign \$101  = { out_data_clamped[53:36], 11'h000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) out_data_clamped[53:36];
  assign \$102  = { out_data_clamped[53:36], 11'h000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) out_data_clamped[53:36];
  assign \$103  = $signed(\$101 [29:21]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:206" *) $signed({ 1'h0, \$102 [20] });
  assign \$104  = { out_data_clamped[71:54], 11'h000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) out_data_clamped[71:54];
  assign \$105  = { out_data_clamped[71:54], 11'h000 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) out_data_clamped[71:54];
  assign \$106  = $signed(\$104 [29:21]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:206" *) $signed({ 1'h0, \$105 [20] });
  assign \$107  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$108  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$109  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$110  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$111  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$112  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$113  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$114  = fb_info[275:246] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:492" *) v[99:90];
  assign \$115  = v[109:100] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:493" *) fb_info[291:278];
  assign \$116  = \$114  + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:492" *) \$115 ;
  assign \$133  = mul_result[17:0] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[71:54];
  assign \$134  = mul_result[17:0] - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[71:54];
  assign \$135  = mul_result[71:54] - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[17:0];
  assign \$136  = src_data[8:0] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[8:0];
  assign \$137  = src_data[8:0] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[8:0];
  assign \$138  = mul_result[35:18] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[89:72];
  assign \$139  = mul_result[35:18] - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[89:72];
  assign \$140  = mul_result[89:72] - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[35:18];
  assign \$141  = src_data[17:9] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[17:9];
  assign \$142  = src_data[17:9] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[17:9];
  assign \$143  = mul_result[53:36] + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[107:90];
  assign \$144  = mul_result[53:36] - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[107:90];
  assign \$145  = mul_result[107:90] - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_result[53:36];
  assign \$146  = src_data[26:18] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[26:18];
  assign \$147  = src_data[26:18] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[26:18];
  assign \$148  = src_scaled + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_scaled;
  assign \$149  = src_scaled - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_scaled;
  assign \$150  = dst_scaled - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) src_scaled;
  assign \$151  = src_data[35:27] < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[35:27];
  assign \$152  = src_data[35:27] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) dst_data[35:27];
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:475" *)
  always @(posedge clk)
    v <= \$153 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$154 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:412" *)
  always @(posedge clk)
    src_data <= \$155 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:416" *)
  always @(posedge clk)
    out_data <= \$156 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:424" *)
  always @(posedge clk)
    color_addr <= \$157 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:413" *)
  always @(posedge clk)
    dst_data <= \$158 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:431" *)
  always @(posedge clk)
    factor_src_rgb <= \$159 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:432" *)
  always @(posedge clk)
    factor_dst_rgb <= \$160 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:433" *)
  always @(posedge clk)
    factor_src_a <= \$161 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/pixel_shading/cores.py:434" *)
  always @(posedge clk)
    factor_dst_a <= \$162 ;
  always @(posedge clk) begin
    if (\$117 ) begin
      if (!1'h0)
        $write("Not implemented: SRC_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$118 ) begin
      if (!1'h0)
        $write("Not implemented: ONE_MINUS_SRC_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$119 ) begin
      if (!1'h0)
        $write("Not implemented: DST_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$120 ) begin
      if (!1'h0)
        $write("Not implemented: ONE_MINUS_DST_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$121 ) begin
      if (!1'h0)
        $write("Not implemented: SRC_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$122 ) begin
      if (!1'h0)
        $write("Not implemented: ONE_MINUS_SRC_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$123 ) begin
      if (!1'h0)
        $write("Not implemented: DST_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$124 ) begin
      if (!1'h0)
        $write("Not implemented: ONE_MINUS_DST_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$125 ) begin
      if (!1'h0)
        $write("Not implemented: SRC_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$126 ) begin
      if (!1'h0)
        $write("Not implemented: ONE_MINUS_SRC_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$127 ) begin
      if (!1'h0)
        $write("Not implemented: DST_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$128 ) begin
      if (!1'h0)
        $write("Not implemented: ONE_MINUS_DST_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$129 ) begin
      if (!1'h0)
        $write("Not implemented: SRC_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$130 ) begin
      if (!1'h0)
        $write("Not implemented: ONE_MINUS_SRC_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$131 ) begin
      if (!1'h0)
        $write("Not implemented: DST_COLOR factor in blending");
      assert (1'h0);
    end
    if (\$132 ) begin
      if (!1'h0)
        $write("Not implemented: ONE_MINUS_DST_COLOR factor in blending");
      assert (1'h0);
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$117  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[3:0])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                \$117  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$118  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[3:0])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                \$118  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$119  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[3:0])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                \$119  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$120  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[3:0])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                /* empty */;
            4'h5:
                \$120  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$121  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[7:4])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                \$121  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$122  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[7:4])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                \$122  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$123  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[7:4])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                \$123  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$124  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[7:4])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                /* empty */;
            4'h5:
                \$124  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$125  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[11:8])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                \$125  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$126  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[11:8])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                \$126  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$127  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[11:8])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                \$127  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$128  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[11:8])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                /* empty */;
            4'h5:
                \$128  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$129  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[15:12])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                \$129  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$130  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[15:12])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                \$130  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$131  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[15:12])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                \$131  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$132  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[15:12])
            4'h0:
                /* empty */;
            4'h1:
                /* empty */;
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                /* empty */;
            4'h5:
                \$132  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      3'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    in_data = 36'h000000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
        begin
          in_data[8:0] = \$26 [8:0];
          in_data[17:9] = \$30 [8:0];
          in_data[26:18] = \$34 [8:0];
          in_data[35:27] = \$38 [8:0];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    wb_bus__cyc = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__cyc = 1'h1;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h3:
          wb_bus__cyc = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    wb_bus__adr = 30'h00000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__adr = color_addr;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h3:
          wb_bus__adr = color_addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    wb_bus__we = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__we = 1'h0;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h3:
          wb_bus__we = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    wb_bus__stb = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__stb = 1'h1;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h3:
          wb_bus__stb = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    wb_bus__sel = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          wb_bus__sel = 1'h1;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h3:
          wb_bus__sel = write_mask_swizzled[0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$signal  = 8'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (wb_bus__ack) begin
            \$signal  = wb_bus__dat_r[23:16];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$signal$19  = 8'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (wb_bus__ack) begin
            \$signal$19  = wb_bus__dat_r[15:8];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$signal$20  = 8'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (wb_bus__ack) begin
            \$signal$20  = wb_bus__dat_r[7:0];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$signal$21  = 8'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (wb_bus__ack) begin
            \$signal$21  = wb_bus__dat_r[31:24];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    ret = 9'h000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[3:0])
            4'h0:
                ret = 9'h000;
            4'h1:
                ret = \$42 [8:0];
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                /* empty */;
            4'h5:
                /* empty */;
            4'h6:
                ret = src_data[35:27];
            4'h7:
                ret = \$47 [8:0];
            4'h8:
                ret = dst_data[35:27];
            4'h9:
                ret = \$52 [8:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \ret$26  = 9'h000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[7:4])
            4'h0:
                \ret$26  = 9'h000;
            4'h1:
                \ret$26  = \$56 [8:0];
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                /* empty */;
            4'h5:
                /* empty */;
            4'h6:
                \ret$26  = src_data[35:27];
            4'h7:
                \ret$26  = \$61 [8:0];
            4'h8:
                \ret$26  = dst_data[35:27];
            4'h9:
                \ret$26  = \$66 [8:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \ret$27  = 9'h000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[11:8])
            4'h0:
                \ret$27  = 9'h000;
            4'h1:
                \ret$27  = \$70 [8:0];
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                /* empty */;
            4'h5:
                /* empty */;
            4'h6:
                \ret$27  = src_data[35:27];
            4'h7:
                \ret$27  = \$75 [8:0];
            4'h8:
                \ret$27  = dst_data[35:27];
            4'h9:
                \ret$27  = \$80 [8:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \ret$28  = 9'h000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          casez (conf[15:12])
            4'h0:
                \ret$28  = 9'h000;
            4'h1:
                \ret$28  = \$84 [8:0];
            4'h2:
                /* empty */;
            4'h3:
                /* empty */;
            4'h4:
                /* empty */;
            4'h5:
                /* empty */;
            4'h6:
                \ret$28  = src_data[35:27];
            4'h7:
                \ret$28  = \$89 [8:0];
            4'h8:
                \ret$28  = dst_data[35:27];
            4'h9:
                \ret$28  = \$94 [8:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    mul_a = 54'h00000000000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
        begin
          mul_a[8:0] = src_data[8:0];
          mul_a[35:27] = dst_data[8:0];
          mul_a[17:9] = src_data[17:9];
          mul_a[44:36] = dst_data[17:9];
          mul_a[26:18] = src_data[26:18];
          mul_a[53:45] = dst_data[26:18];
        end
      3'h6:
        begin
          mul_a[8:0] = src_data[35:27];
          mul_a[35:27] = dst_data[35:27];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    mul_b = 54'h00000000000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
        begin
          mul_b[8:0] = factor_src_rgb;
          mul_b[35:27] = factor_dst_rgb;
          mul_b[17:9] = factor_src_rgb;
          mul_b[44:36] = factor_dst_rgb;
          mul_b[26:18] = factor_src_rgb;
          mul_b[53:45] = factor_dst_rgb;
        end
      3'h6:
        begin
          mul_b[8:0] = factor_src_a;
          mul_b[35:27] = factor_dst_a;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    src_scaled = 18'h00000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          src_scaled = mul_result[17:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    dst_scaled = 18'h00000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          dst_scaled = mul_result[71:54];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    ret_v = 32'd0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h3:
        begin
          ret_v[23:16] = \$97 [7:0];
          ret_v[15:8] = \$100 [7:0];
          ret_v[7:0] = \$103 [7:0];
          ret_v[31:24] = \$106 [7:0];
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    write_mask_swizzled = 4'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h3:
          write_mask_swizzled = { conf[27], conf[24], conf[25], conf[26] };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    wb_bus__dat_w = 32'd0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h3:
          wb_bus__dat_w = ret_v;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$153  = v;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$153  = i__payload;
          end
    endcase
    if (rst) begin
      \$153  = 111'h0000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$154  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$154  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (conf[16]) begin
            \$154  = 3'h2;
          end else begin
            \$154  = 3'h3;
          end
      3'h2:
          if (wb_bus__ack) begin
            \$154  = 3'h4;
          end
      3'h4:
          \$154  = 3'h5;
      3'h5:
          \$154  = 3'h6;
      3'h6:
          \$154  = 3'h3;
      3'h3:
          if (wb_bus__ack) begin
            \$154  = 3'h0;
          end
    endcase
    if (rst) begin
      \$154  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$155  = src_data;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          \$155  = in_data;
    endcase
    if (rst) begin
      \$155  = 36'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$156  = out_data;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
        begin
          \$156 [20:0] = { 3'h0, in_data[8:0], 9'h000 };
          \$156 [41:21] = { 3'h0, in_data[17:9], 9'h000 };
          \$156 [62:42] = { 3'h0, in_data[26:18], 9'h000 };
          \$156 [83:63] = { 3'h0, in_data[35:27], 9'h000 };
        end
      3'h2:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
        begin
          casez (conf[19:17])
            3'h0:
                \$156 [20:0] = { 2'h0, \$133  };
            3'h1:
                \$156 [20:0] = { \$134 [18], \$134 [18], \$134  };
            3'h2:
                \$156 [20:0] = { \$135 [18], \$135 [18], \$135  };
            3'h3:
                (* full_case = 32'd1 *)
                if (\$136 ) begin
                  \$156 [20:0] = { 3'h0, mul_result[17:0] };
                end else begin
                  \$156 [20:0] = { 3'h0, mul_result[71:54] };
                end
            3'h4:
                (* full_case = 32'd1 *)
                if (\$137 ) begin
                  \$156 [20:0] = { 3'h0, mul_result[17:0] };
                end else begin
                  \$156 [20:0] = { 3'h0, mul_result[71:54] };
                end
          endcase
          casez (conf[19:17])
            3'h0:
                \$156 [41:21] = { 2'h0, \$138  };
            3'h1:
                \$156 [41:21] = { \$139 [18], \$139 [18], \$139  };
            3'h2:
                \$156 [41:21] = { \$140 [18], \$140 [18], \$140  };
            3'h3:
                (* full_case = 32'd1 *)
                if (\$141 ) begin
                  \$156 [41:21] = { 3'h0, mul_result[35:18] };
                end else begin
                  \$156 [41:21] = { 3'h0, mul_result[89:72] };
                end
            3'h4:
                (* full_case = 32'd1 *)
                if (\$142 ) begin
                  \$156 [41:21] = { 3'h0, mul_result[35:18] };
                end else begin
                  \$156 [41:21] = { 3'h0, mul_result[89:72] };
                end
          endcase
          casez (conf[19:17])
            3'h0:
                \$156 [62:42] = { 2'h0, \$143  };
            3'h1:
                \$156 [62:42] = { \$144 [18], \$144 [18], \$144  };
            3'h2:
                \$156 [62:42] = { \$145 [18], \$145 [18], \$145  };
            3'h3:
                (* full_case = 32'd1 *)
                if (\$146 ) begin
                  \$156 [62:42] = { 3'h0, mul_result[53:36] };
                end else begin
                  \$156 [62:42] = { 3'h0, mul_result[107:90] };
                end
            3'h4:
                (* full_case = 32'd1 *)
                if (\$147 ) begin
                  \$156 [62:42] = { 3'h0, mul_result[53:36] };
                end else begin
                  \$156 [62:42] = { 3'h0, mul_result[107:90] };
                end
          endcase
        end
      3'h6:
          casez (conf[22:20])
            3'h0:
                \$156 [83:63] = { 2'h0, \$148  };
            3'h1:
                \$156 [83:63] = { \$149 [18], \$149 [18], \$149  };
            3'h2:
                \$156 [83:63] = { \$150 [18], \$150 [18], \$150  };
            3'h3:
                (* full_case = 32'd1 *)
                if (\$151 ) begin
                  \$156 [83:63] = { 3'h0, src_scaled };
                end else begin
                  \$156 [83:63] = { 3'h0, dst_scaled };
                end
            3'h4:
                (* full_case = 32'd1 *)
                if (\$152 ) begin
                  \$156 [83:63] = { 3'h0, src_scaled };
                end else begin
                  \$156 [83:63] = { 3'h0, dst_scaled };
                end
          endcase
    endcase
    if (rst) begin
      \$156  = 84'h000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$157  = color_addr;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          \$157  = \$116 [29:0];
    endcase
    if (rst) begin
      \$157  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$158  = dst_data;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          if (wb_bus__ack) begin
            \$158 [8:0] = { \$signal , \$signal [7] };
            \$158 [17:9] = { \$signal$19 , \$signal$19 [7] };
            \$158 [26:18] = { \$signal$20 , \$signal$20 [7] };
            \$158 [35:27] = { \$signal$21 , \$signal$21 [7] };
          end
    endcase
    if (rst) begin
      \$158  = 36'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$159  = factor_src_rgb;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          \$159  = ret;
    endcase
    if (rst) begin
      \$159  = 9'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$160  = factor_dst_rgb;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          \$160  = \ret$26 ;
    endcase
    if (rst) begin
      \$160  = 9'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$161  = factor_src_a;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          \$161  = \ret$27 ;
    endcase
    if (rst) begin
      \$161  = 9'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$93 ) begin end
    \$162  = factor_dst_a;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h4:
          \$162  = \ret$28 ;
    endcase
    if (rst) begin
      \$162  = 9'h000;
    end
  end
  assign \v.color  = v[89:18];
  assign \v.coord_pos  = v[109:90];
  assign \v.coord_pos[0]  = v[99:90];
  assign \v.coord_pos[1]  = v[109:100];
  assign \v.front_facing  = v[110];
  assign \conf.src_factor  = conf[3:0];
  assign \conf.dst_factor  = conf[7:4];
  assign \conf.src_a_factor  = conf[11:8];
  assign \conf.dst_a_factor  = conf[15:12];
  assign \conf.enabled  = conf[16];
  assign \conf.blend_op  = conf[19:17];
  assign \conf.blend_a_op  = conf[22:20];
  assign \conf._1  = conf[23];
  assign \conf.color_write_mask  = conf[27:24];
  assign \conf._2  = conf[31:28];
  assign \ret_v[0]  = ret_v[7:0];
  assign \ret_v[1]  = ret_v[15:8];
  assign \ret_v[2]  = ret_v[23:16];
  assign \ret_v[3]  = ret_v[31:24];
  assign \i__payload.color  = i__payload[89:18];
  assign \i__payload.coord_pos  = i__payload[109:90];
  assign \i__payload.coord_pos[0]  = i__payload[99:90];
  assign \i__payload.coord_pos[1]  = i__payload[109:100];
  assign \i__payload.front_facing  = i__payload[110];
  assign \fb_info.width  = fb_info[9:0];
  assign \fb_info.height  = fb_info[19:10];
  assign \fb_info.scissor_offset_x  = fb_info[147:116];
  assign \fb_info.scissor_offset_y  = fb_info[179:148];
  assign \fb_info.scissor_width  = fb_info[211:180];
  assign \fb_info.scissor_height  = fb_info[243:212];
  assign \fb_info.color_address  = fb_info[275:244];
  assign \fb_info.color_pitch  = fb_info[291:276];
  assign \fb_info.depthstencil_address  = fb_info[323:292];
  assign \fb_info.depthstencil_pitch  = fb_info[339:324];
  assign mul_result[107:90] = \$22 ;
  assign mul_result[89:72] = \$21 ;
  assign mul_result[71:54] = \$20 ;
  assign mul_result[53:36] = \$19 ;
  assign mul_result[35:18] = \$18 ;
  assign mul_result[17:0] = \$17 ;
  assign out_data_clamped[71:54] = \$16 [17:0];
  assign out_data_clamped[53:36] = \$12 [17:0];
  assign out_data_clamped[35:18] = \$8 [17:0];
  assign out_data_clamped[17:0] = \$4 [17:0];
  assign \$39  = 1'h1;
  assign \$40  = 1'h0;
  assign \$41  = 10'h200;
  assign \$42  = 10'h1ff;
  assign \$43  = 1'h1;
  assign \$44  = 1'h0;
  assign \$45  = 10'h200;
  assign \$46  = 10'h1ff;
  assign \$48  = 1'h1;
  assign \$49  = 1'h0;
  assign \$50  = 10'h200;
  assign \$51  = 10'h1ff;
  assign \$53  = 1'h1;
  assign \$54  = 1'h0;
  assign \$55  = 10'h200;
  assign \$56  = 10'h1ff;
  assign \$57  = 1'h1;
  assign \$58  = 1'h0;
  assign \$59  = 10'h200;
  assign \$60  = 10'h1ff;
  assign \$62  = 1'h1;
  assign \$63  = 1'h0;
  assign \$64  = 10'h200;
  assign \$65  = 10'h1ff;
  assign \$67  = 1'h1;
  assign \$68  = 1'h0;
  assign \$69  = 10'h200;
  assign \$70  = 10'h1ff;
  assign \$71  = 1'h1;
  assign \$72  = 1'h0;
  assign \$73  = 10'h200;
  assign \$74  = 10'h1ff;
  assign \$76  = 1'h1;
  assign \$77  = 1'h0;
  assign \$78  = 10'h200;
  assign \$79  = 10'h1ff;
  assign \$81  = 1'h1;
  assign \$82  = 1'h0;
  assign \$83  = 10'h200;
  assign \$84  = 10'h1ff;
  assign \$85  = 1'h1;
  assign \$86  = 1'h0;
  assign \$87  = 10'h200;
  assign \$88  = 10'h1ff;
  assign \$90  = 1'h1;
  assign \$91  = 1'h0;
  assign \$92  = 10'h200;
  assign \$93  = 10'h1ff;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.tex_to_ds_fifo (pixel_rst, w_port__data, w_rdy, r_data, r_en, w_en, r_rdy, pixel_clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$94  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_clk;
  wire pixel_clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_rst;
  wire pixel_rst;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [110:0] r_data;
  wire [110:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [110:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [110:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [110:0] w_port__data;
  wire [110:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [110:0] storage [254:0];
  initial begin
    storage[0] = 111'h0000000000000000000000000000;
    storage[1] = 111'h0000000000000000000000000000;
    storage[2] = 111'h0000000000000000000000000000;
    storage[3] = 111'h0000000000000000000000000000;
    storage[4] = 111'h0000000000000000000000000000;
    storage[5] = 111'h0000000000000000000000000000;
    storage[6] = 111'h0000000000000000000000000000;
    storage[7] = 111'h0000000000000000000000000000;
    storage[8] = 111'h0000000000000000000000000000;
    storage[9] = 111'h0000000000000000000000000000;
    storage[10] = 111'h0000000000000000000000000000;
    storage[11] = 111'h0000000000000000000000000000;
    storage[12] = 111'h0000000000000000000000000000;
    storage[13] = 111'h0000000000000000000000000000;
    storage[14] = 111'h0000000000000000000000000000;
    storage[15] = 111'h0000000000000000000000000000;
    storage[16] = 111'h0000000000000000000000000000;
    storage[17] = 111'h0000000000000000000000000000;
    storage[18] = 111'h0000000000000000000000000000;
    storage[19] = 111'h0000000000000000000000000000;
    storage[20] = 111'h0000000000000000000000000000;
    storage[21] = 111'h0000000000000000000000000000;
    storage[22] = 111'h0000000000000000000000000000;
    storage[23] = 111'h0000000000000000000000000000;
    storage[24] = 111'h0000000000000000000000000000;
    storage[25] = 111'h0000000000000000000000000000;
    storage[26] = 111'h0000000000000000000000000000;
    storage[27] = 111'h0000000000000000000000000000;
    storage[28] = 111'h0000000000000000000000000000;
    storage[29] = 111'h0000000000000000000000000000;
    storage[30] = 111'h0000000000000000000000000000;
    storage[31] = 111'h0000000000000000000000000000;
    storage[32] = 111'h0000000000000000000000000000;
    storage[33] = 111'h0000000000000000000000000000;
    storage[34] = 111'h0000000000000000000000000000;
    storage[35] = 111'h0000000000000000000000000000;
    storage[36] = 111'h0000000000000000000000000000;
    storage[37] = 111'h0000000000000000000000000000;
    storage[38] = 111'h0000000000000000000000000000;
    storage[39] = 111'h0000000000000000000000000000;
    storage[40] = 111'h0000000000000000000000000000;
    storage[41] = 111'h0000000000000000000000000000;
    storage[42] = 111'h0000000000000000000000000000;
    storage[43] = 111'h0000000000000000000000000000;
    storage[44] = 111'h0000000000000000000000000000;
    storage[45] = 111'h0000000000000000000000000000;
    storage[46] = 111'h0000000000000000000000000000;
    storage[47] = 111'h0000000000000000000000000000;
    storage[48] = 111'h0000000000000000000000000000;
    storage[49] = 111'h0000000000000000000000000000;
    storage[50] = 111'h0000000000000000000000000000;
    storage[51] = 111'h0000000000000000000000000000;
    storage[52] = 111'h0000000000000000000000000000;
    storage[53] = 111'h0000000000000000000000000000;
    storage[54] = 111'h0000000000000000000000000000;
    storage[55] = 111'h0000000000000000000000000000;
    storage[56] = 111'h0000000000000000000000000000;
    storage[57] = 111'h0000000000000000000000000000;
    storage[58] = 111'h0000000000000000000000000000;
    storage[59] = 111'h0000000000000000000000000000;
    storage[60] = 111'h0000000000000000000000000000;
    storage[61] = 111'h0000000000000000000000000000;
    storage[62] = 111'h0000000000000000000000000000;
    storage[63] = 111'h0000000000000000000000000000;
    storage[64] = 111'h0000000000000000000000000000;
    storage[65] = 111'h0000000000000000000000000000;
    storage[66] = 111'h0000000000000000000000000000;
    storage[67] = 111'h0000000000000000000000000000;
    storage[68] = 111'h0000000000000000000000000000;
    storage[69] = 111'h0000000000000000000000000000;
    storage[70] = 111'h0000000000000000000000000000;
    storage[71] = 111'h0000000000000000000000000000;
    storage[72] = 111'h0000000000000000000000000000;
    storage[73] = 111'h0000000000000000000000000000;
    storage[74] = 111'h0000000000000000000000000000;
    storage[75] = 111'h0000000000000000000000000000;
    storage[76] = 111'h0000000000000000000000000000;
    storage[77] = 111'h0000000000000000000000000000;
    storage[78] = 111'h0000000000000000000000000000;
    storage[79] = 111'h0000000000000000000000000000;
    storage[80] = 111'h0000000000000000000000000000;
    storage[81] = 111'h0000000000000000000000000000;
    storage[82] = 111'h0000000000000000000000000000;
    storage[83] = 111'h0000000000000000000000000000;
    storage[84] = 111'h0000000000000000000000000000;
    storage[85] = 111'h0000000000000000000000000000;
    storage[86] = 111'h0000000000000000000000000000;
    storage[87] = 111'h0000000000000000000000000000;
    storage[88] = 111'h0000000000000000000000000000;
    storage[89] = 111'h0000000000000000000000000000;
    storage[90] = 111'h0000000000000000000000000000;
    storage[91] = 111'h0000000000000000000000000000;
    storage[92] = 111'h0000000000000000000000000000;
    storage[93] = 111'h0000000000000000000000000000;
    storage[94] = 111'h0000000000000000000000000000;
    storage[95] = 111'h0000000000000000000000000000;
    storage[96] = 111'h0000000000000000000000000000;
    storage[97] = 111'h0000000000000000000000000000;
    storage[98] = 111'h0000000000000000000000000000;
    storage[99] = 111'h0000000000000000000000000000;
    storage[100] = 111'h0000000000000000000000000000;
    storage[101] = 111'h0000000000000000000000000000;
    storage[102] = 111'h0000000000000000000000000000;
    storage[103] = 111'h0000000000000000000000000000;
    storage[104] = 111'h0000000000000000000000000000;
    storage[105] = 111'h0000000000000000000000000000;
    storage[106] = 111'h0000000000000000000000000000;
    storage[107] = 111'h0000000000000000000000000000;
    storage[108] = 111'h0000000000000000000000000000;
    storage[109] = 111'h0000000000000000000000000000;
    storage[110] = 111'h0000000000000000000000000000;
    storage[111] = 111'h0000000000000000000000000000;
    storage[112] = 111'h0000000000000000000000000000;
    storage[113] = 111'h0000000000000000000000000000;
    storage[114] = 111'h0000000000000000000000000000;
    storage[115] = 111'h0000000000000000000000000000;
    storage[116] = 111'h0000000000000000000000000000;
    storage[117] = 111'h0000000000000000000000000000;
    storage[118] = 111'h0000000000000000000000000000;
    storage[119] = 111'h0000000000000000000000000000;
    storage[120] = 111'h0000000000000000000000000000;
    storage[121] = 111'h0000000000000000000000000000;
    storage[122] = 111'h0000000000000000000000000000;
    storage[123] = 111'h0000000000000000000000000000;
    storage[124] = 111'h0000000000000000000000000000;
    storage[125] = 111'h0000000000000000000000000000;
    storage[126] = 111'h0000000000000000000000000000;
    storage[127] = 111'h0000000000000000000000000000;
    storage[128] = 111'h0000000000000000000000000000;
    storage[129] = 111'h0000000000000000000000000000;
    storage[130] = 111'h0000000000000000000000000000;
    storage[131] = 111'h0000000000000000000000000000;
    storage[132] = 111'h0000000000000000000000000000;
    storage[133] = 111'h0000000000000000000000000000;
    storage[134] = 111'h0000000000000000000000000000;
    storage[135] = 111'h0000000000000000000000000000;
    storage[136] = 111'h0000000000000000000000000000;
    storage[137] = 111'h0000000000000000000000000000;
    storage[138] = 111'h0000000000000000000000000000;
    storage[139] = 111'h0000000000000000000000000000;
    storage[140] = 111'h0000000000000000000000000000;
    storage[141] = 111'h0000000000000000000000000000;
    storage[142] = 111'h0000000000000000000000000000;
    storage[143] = 111'h0000000000000000000000000000;
    storage[144] = 111'h0000000000000000000000000000;
    storage[145] = 111'h0000000000000000000000000000;
    storage[146] = 111'h0000000000000000000000000000;
    storage[147] = 111'h0000000000000000000000000000;
    storage[148] = 111'h0000000000000000000000000000;
    storage[149] = 111'h0000000000000000000000000000;
    storage[150] = 111'h0000000000000000000000000000;
    storage[151] = 111'h0000000000000000000000000000;
    storage[152] = 111'h0000000000000000000000000000;
    storage[153] = 111'h0000000000000000000000000000;
    storage[154] = 111'h0000000000000000000000000000;
    storage[155] = 111'h0000000000000000000000000000;
    storage[156] = 111'h0000000000000000000000000000;
    storage[157] = 111'h0000000000000000000000000000;
    storage[158] = 111'h0000000000000000000000000000;
    storage[159] = 111'h0000000000000000000000000000;
    storage[160] = 111'h0000000000000000000000000000;
    storage[161] = 111'h0000000000000000000000000000;
    storage[162] = 111'h0000000000000000000000000000;
    storage[163] = 111'h0000000000000000000000000000;
    storage[164] = 111'h0000000000000000000000000000;
    storage[165] = 111'h0000000000000000000000000000;
    storage[166] = 111'h0000000000000000000000000000;
    storage[167] = 111'h0000000000000000000000000000;
    storage[168] = 111'h0000000000000000000000000000;
    storage[169] = 111'h0000000000000000000000000000;
    storage[170] = 111'h0000000000000000000000000000;
    storage[171] = 111'h0000000000000000000000000000;
    storage[172] = 111'h0000000000000000000000000000;
    storage[173] = 111'h0000000000000000000000000000;
    storage[174] = 111'h0000000000000000000000000000;
    storage[175] = 111'h0000000000000000000000000000;
    storage[176] = 111'h0000000000000000000000000000;
    storage[177] = 111'h0000000000000000000000000000;
    storage[178] = 111'h0000000000000000000000000000;
    storage[179] = 111'h0000000000000000000000000000;
    storage[180] = 111'h0000000000000000000000000000;
    storage[181] = 111'h0000000000000000000000000000;
    storage[182] = 111'h0000000000000000000000000000;
    storage[183] = 111'h0000000000000000000000000000;
    storage[184] = 111'h0000000000000000000000000000;
    storage[185] = 111'h0000000000000000000000000000;
    storage[186] = 111'h0000000000000000000000000000;
    storage[187] = 111'h0000000000000000000000000000;
    storage[188] = 111'h0000000000000000000000000000;
    storage[189] = 111'h0000000000000000000000000000;
    storage[190] = 111'h0000000000000000000000000000;
    storage[191] = 111'h0000000000000000000000000000;
    storage[192] = 111'h0000000000000000000000000000;
    storage[193] = 111'h0000000000000000000000000000;
    storage[194] = 111'h0000000000000000000000000000;
    storage[195] = 111'h0000000000000000000000000000;
    storage[196] = 111'h0000000000000000000000000000;
    storage[197] = 111'h0000000000000000000000000000;
    storage[198] = 111'h0000000000000000000000000000;
    storage[199] = 111'h0000000000000000000000000000;
    storage[200] = 111'h0000000000000000000000000000;
    storage[201] = 111'h0000000000000000000000000000;
    storage[202] = 111'h0000000000000000000000000000;
    storage[203] = 111'h0000000000000000000000000000;
    storage[204] = 111'h0000000000000000000000000000;
    storage[205] = 111'h0000000000000000000000000000;
    storage[206] = 111'h0000000000000000000000000000;
    storage[207] = 111'h0000000000000000000000000000;
    storage[208] = 111'h0000000000000000000000000000;
    storage[209] = 111'h0000000000000000000000000000;
    storage[210] = 111'h0000000000000000000000000000;
    storage[211] = 111'h0000000000000000000000000000;
    storage[212] = 111'h0000000000000000000000000000;
    storage[213] = 111'h0000000000000000000000000000;
    storage[214] = 111'h0000000000000000000000000000;
    storage[215] = 111'h0000000000000000000000000000;
    storage[216] = 111'h0000000000000000000000000000;
    storage[217] = 111'h0000000000000000000000000000;
    storage[218] = 111'h0000000000000000000000000000;
    storage[219] = 111'h0000000000000000000000000000;
    storage[220] = 111'h0000000000000000000000000000;
    storage[221] = 111'h0000000000000000000000000000;
    storage[222] = 111'h0000000000000000000000000000;
    storage[223] = 111'h0000000000000000000000000000;
    storage[224] = 111'h0000000000000000000000000000;
    storage[225] = 111'h0000000000000000000000000000;
    storage[226] = 111'h0000000000000000000000000000;
    storage[227] = 111'h0000000000000000000000000000;
    storage[228] = 111'h0000000000000000000000000000;
    storage[229] = 111'h0000000000000000000000000000;
    storage[230] = 111'h0000000000000000000000000000;
    storage[231] = 111'h0000000000000000000000000000;
    storage[232] = 111'h0000000000000000000000000000;
    storage[233] = 111'h0000000000000000000000000000;
    storage[234] = 111'h0000000000000000000000000000;
    storage[235] = 111'h0000000000000000000000000000;
    storage[236] = 111'h0000000000000000000000000000;
    storage[237] = 111'h0000000000000000000000000000;
    storage[238] = 111'h0000000000000000000000000000;
    storage[239] = 111'h0000000000000000000000000000;
    storage[240] = 111'h0000000000000000000000000000;
    storage[241] = 111'h0000000000000000000000000000;
    storage[242] = 111'h0000000000000000000000000000;
    storage[243] = 111'h0000000000000000000000000000;
    storage[244] = 111'h0000000000000000000000000000;
    storage[245] = 111'h0000000000000000000000000000;
    storage[246] = 111'h0000000000000000000000000000;
    storage[247] = 111'h0000000000000000000000000000;
    storage[248] = 111'h0000000000000000000000000000;
    storage[249] = 111'h0000000000000000000000000000;
    storage[250] = 111'h0000000000000000000000000000;
    storage[251] = 111'h0000000000000000000000000000;
    storage[252] = 111'h0000000000000000000000000000;
    storage[253] = 111'h0000000000000000000000000000;
    storage[254] = 111'h0000000000000000000000000000;
  end
  always @(posedge pixel_clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [110:0] _0_;
  always @(posedge pixel_clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge pixel_clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge pixel_clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge pixel_clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge pixel_clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$94 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (pixel_rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$94 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (pixel_rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$94 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (pixel_rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$94 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (pixel_rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:182" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.topo (rst, ready, i__payload, o__ready, start, i__ready, o__payload, o__valid, i__valid, c_input_topology, c_primitive_restart_enable, c_primitive_restart_index, c_base_vertex, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$95  = 0;
  wire \$1 ;
  reg [231:0] \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  reg \$14 ;
  reg [1:0] \$15 ;
  reg [15:0] \$16 ;
  reg [15:0] \$17 ;
  wire \$2 ;
  wire [32:0] \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  reg \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:176" *)
  input [31:0] c_base_vertex;
  wire [31:0] c_base_vertex;
  (* enum_base_type = "InputTopology" *)
  (* enum_value_0000 = "POINT_LIST" *)
  (* enum_value_0001 = "LINE_LIST" *)
  (* enum_value_0010 = "LINE_STRIP" *)
  (* enum_value_0011 = "TRIANGLE_LIST" *)
  (* enum_value_0100 = "TRIANGLE_STRIP" *)
  (* enum_value_0101 = "TRIANGLE_FAN" *)
  (* enum_value_0110 = "LINE_LIST_WITH_ADJACENCY" *)
  (* enum_value_0111 = "LINE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1000 = "TRIANGLE_LIST_WITH_ADJACENCY" *)
  (* enum_value_1001 = "TRIANGLE_STRIP_WITH_ADJACENCY" *)
  (* enum_value_1010 = "PATCH_LIST" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:179" *)
  input [3:0] c_input_topology;
  wire [3:0] c_input_topology;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:174" *)
  input c_primitive_restart_enable;
  wire c_primitive_restart_enable;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:175" *)
  input [31:0] c_primitive_restart_index;
  wire [31:0] c_primitive_restart_index;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [15:0] i__payload;
  wire [15:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  reg [49:0] \i__payload$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [47:0] \i__payload$17.data ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [15:0] \i__payload$17.data[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [15:0] \i__payload$17.data[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [15:0] \i__payload$17.data[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [1:0] \i__payload$17.n ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$18 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:200" *)
  wire [15:0] idx;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [15:0] o__payload;
  wire [15:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [15:0] \o__payload$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \o__ready$3 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  wire o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$5 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:169" *)
  output ready;
  wire ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:193" *)
  wire reset_sig;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:171" *)
  input start;
  wire start;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:185" *)
  reg [15:0] v1 = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:186" *)
  reg [15:0] v2 = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:187" *)
  reg [1:0] vertex_count = 2'h0;
  assign \$1  = i__valid & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:195" *) c_primitive_restart_enable;
  assign \$2  = i__payload == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:197" *) c_primitive_restart_index;
  assign reset_sig = \$1  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:195" *) \$2 ;
  assign \$3  = i__payload + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:201" *) c_base_vertex;
  assign \$4  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:203" *) \i__valid$14 ;
  assign \$5  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:203" *) o__valid;
  assign ready = \$4  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:203" *) \$5 ;
  assign \$6  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:213" *) reset_sig;
  assign \$7  = i__valid & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:213" *) \$6 ;
  assign \$8  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:266" *) vertex_count;
  assign \$11  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:213" *) reset_sig;
  assign \$12  = i__valid & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:213" *) \$11 ;
  assign \$13  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:266" *) vertex_count;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:187" *)
  always @(posedge clk)
    vertex_count <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:185" *)
  always @(posedge clk)
    v1 <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:186" *)
  always @(posedge clk)
    v2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/input_assembly/cores.py:190" *)
  \top.pipeline.pipeline.topo.w_out  w_out (
    .clk(clk),
    .i__payload(\i__payload$17 ),
    .i__ready(\i__ready$18 ),
    .i__valid(\i__valid$14 ),
    .o__payload(o__payload),
    .o__ready(o__ready),
    .o__valid(o__valid),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$9 ) begin
      $write("InputTopologyProcessor started  %-s\n", $unsigned({ \$10 [7:0], \$10 [15:8], \$10 [23:16], \$10 [31:24], \$10 [39:32], \$10 [47:40], \$10 [55:48], \$10 [63:56], \$10 [71:64], \$10 [79:72], \$10 [87:80], \$10 [95:88], \$10 [103:96], \$10 [111:104], \$10 [119:112], \$10 [127:120], \$10 [135:128], \$10 [143:136], \$10 [151:144], \$10 [159:152], \$10 [167:160], \$10 [175:168], \$10 [183:176], \$10 [191:184], \$10 [199:192], \$10 [207:200], \$10 [215:208], \$10 [223:216], \$10 [231:224] }));
    end
    if (\$14 ) begin
      if (!1'h0)
        $write("unsupported topology");
      assert (1'h0);
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    \$9  = 1'h0;
    if (start) begin
      \$9  = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    (* full_case = 32'd1 *)
    casez (c_input_topology)
      4'h0:
          \$10  = 232'h000000000000000000000000000000000000005453494c5f544e494f50;
      4'h1:
          \$10  = 232'h00000000000000000000000000000000000000005453494c5f454e494c;
      4'h2:
          \$10  = 232'h0000000000000000000000000000000000000050495254535f454e494c;
      4'h3:
          \$10  = 232'h000000000000000000000000000000005453494c5f454c474e41495254;
      4'h4:
          \$10  = 232'h00000000000000000000000000000050495254535f454c474e41495254;
      4'h5:
          \$10  = 232'h00000000000000000000000000000000004e41465f454c474e41495254;
      4'h6:
          \$10  = 232'h000000000059434e4543414a44415f485449575f5453494c5f454e494c;
      4'h7:
          \$10  = 232'h0000000059434e4543414a44415f485449575f50495254535f454e494c;
      4'h8:
          \$10  = 232'h0059434e4543414a44415f485449575f5453494c5f454c474e41495254;
      4'h9:
          \$10  = 232'h59434e4543414a44415f485449575f50495254535f454c474e41495254;
      4'ha:
          \$10  = 232'h000000000000000000000000000000000000005453494c5f4843544150;
      default:
          \$10  = 232'h00000000000000000000000000000000000000005d6e776f6e6b6e755b;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    \$14  = 1'h0;
    if (\$12 ) begin
      (* full_case = 32'd1 *)
      casez (c_input_topology)
        4'h0:
            /* empty */;
        4'h1:
            /* empty */;
        4'h3:
            /* empty */;
        4'h2:
            /* empty */;
        4'h4:
            /* empty */;
        4'h5:
            /* empty */;
        default:
            \$14  = 1'h1;
      endcase
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    i__ready = 1'h0;
    if (reset_sig) begin
      i__ready = 1'h1;
    end
    if (\$7 ) begin
      casez (c_input_topology)
        4'h0:
            i__ready = \i__ready$18 ;
        4'h1:
            casez (vertex_count)
              2'h0:
                  i__ready = 1'h1;
              2'h1:
                  i__ready = \i__ready$18 ;
            endcase
        4'h3:
            casez (vertex_count)
              2'h0:
                  i__ready = 1'h1;
              2'h1:
                  i__ready = 1'h1;
              2'h2:
                  i__ready = \i__ready$18 ;
            endcase
        4'h2:
            (* full_case = 32'd1 *)
            if (\$8 ) begin
              i__ready = 1'h1;
            end else begin
              i__ready = \i__ready$18 ;
            end
        4'h4:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  i__ready = 1'h1;
              2'h1:
                  i__ready = 1'h1;
              2'h2:
                  i__ready = \i__ready$18 ;
              2'h3:
                  i__ready = \i__ready$18 ;
            endcase
        4'h5:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  i__ready = 1'h1;
              2'h1:
                  i__ready = 1'h1;
              default:
                  i__ready = \i__ready$18 ;
            endcase
      endcase
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    \i__payload$17  = 50'h0000000000000;
    if (\$7 ) begin
      casez (c_input_topology)
        4'h0:
          begin
            \i__payload$17 [15:0] = \$3 [15:0];
            \i__payload$17 [49:48] = 2'h1;
          end
        4'h1:
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                begin
                  \i__payload$17 [15:0] = v1;
                  \i__payload$17 [31:16] = \$3 [15:0];
                  \i__payload$17 [49:48] = 2'h2;
                end
            endcase
        4'h3:
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  /* empty */;
              2'h2:
                begin
                  \i__payload$17 [15:0] = v1;
                  \i__payload$17 [31:16] = v2;
                  \i__payload$17 [47:32] = \$3 [15:0];
                  \i__payload$17 [49:48] = 2'h3;
                end
            endcase
        4'h2:
            (* full_case = 32'd1 *)
            if (\$8 ) begin
            end else begin
              \i__payload$17 [15:0] = v1;
              \i__payload$17 [31:16] = \$3 [15:0];
              \i__payload$17 [49:48] = 2'h2;
            end
        4'h4:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  /* empty */;
              2'h2:
                begin
                  \i__payload$17 [15:0] = v1;
                  \i__payload$17 [31:16] = v2;
                  \i__payload$17 [47:32] = \$3 [15:0];
                  \i__payload$17 [49:48] = 2'h3;
                end
              2'h3:
                begin
                  \i__payload$17 [15:0] = v2;
                  \i__payload$17 [31:16] = v1;
                  \i__payload$17 [47:32] = \$3 [15:0];
                  \i__payload$17 [49:48] = 2'h3;
                end
            endcase
        4'h5:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  /* empty */;
              default:
                begin
                  \i__payload$17 [15:0] = v1;
                  \i__payload$17 [31:16] = v2;
                  \i__payload$17 [47:32] = \$3 [15:0];
                  \i__payload$17 [49:48] = 2'h3;
                end
            endcase
      endcase
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    \i__valid$14  = 1'h0;
    if (\$7 ) begin
      casez (c_input_topology)
        4'h0:
            \i__valid$14  = 1'h1;
        4'h1:
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  \i__valid$14  = 1'h1;
            endcase
        4'h3:
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  /* empty */;
              2'h2:
                  \i__valid$14  = 1'h1;
            endcase
        4'h2:
            (* full_case = 32'd1 *)
            if (\$8 ) begin
            end else begin
              \i__valid$14  = 1'h1;
            end
        4'h4:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  /* empty */;
              2'h2:
                  \i__valid$14  = 1'h1;
              2'h3:
                  \i__valid$14  = 1'h1;
            endcase
        4'h5:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  /* empty */;
              default:
                  \i__valid$14  = 1'h1;
            endcase
      endcase
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    \$15  = vertex_count;
    if (start) begin
      \$15  = 2'h0;
    end
    if (reset_sig) begin
      \$15  = 2'h0;
    end
    if (\$12 ) begin
      casez (c_input_topology)
        4'h0:
            /* empty */;
        4'h1:
            casez (vertex_count)
              2'h0:
                  \$15  = 2'h1;
              2'h1:
                  if (\i__ready$18 ) begin
                    \$15  = 2'h0;
                  end
            endcase
        4'h3:
            casez (vertex_count)
              2'h0:
                  \$15  = 2'h1;
              2'h1:
                  \$15  = 2'h2;
              2'h2:
                  if (\i__ready$18 ) begin
                    \$15  = 2'h0;
                  end
            endcase
        4'h2:
            if (\$13 ) begin
              \$15  = 2'h1;
            end
        4'h4:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  \$15  = 2'h1;
              2'h1:
                  \$15  = 2'h2;
              2'h2:
                  if (\i__ready$18 ) begin
                    \$15  = 2'h3;
                  end
              2'h3:
                  if (\i__ready$18 ) begin
                    \$15  = 2'h2;
                  end
            endcase
        4'h5:
            casez (vertex_count)
              2'h0:
                  \$15  = 2'h1;
              2'h1:
                  \$15  = 2'h2;
            endcase
      endcase
    end
    if (rst) begin
      \$15  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    \$16  = v1;
    if (\$12 ) begin
      casez (c_input_topology)
        4'h0:
            /* empty */;
        4'h1:
            casez (vertex_count)
              2'h0:
                  \$16  = \$3 [15:0];
            endcase
        4'h3:
            casez (vertex_count)
              2'h0:
                  \$16  = \$3 [15:0];
            endcase
        4'h2:
            (* full_case = 32'd1 *)
            if (\$13 ) begin
              \$16  = \$3 [15:0];
            end else begin
              if (\i__ready$18 ) begin
                \$16  = \$3 [15:0];
              end
            end
        4'h4:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  \$16  = \$3 [15:0];
              2'h1:
                  /* empty */;
              2'h2:
                  if (\i__ready$18 ) begin
                    \$16  = v2;
                  end
              2'h3:
                  if (\i__ready$18 ) begin
                    \$16  = v2;
                  end
            endcase
        4'h5:
            casez (vertex_count)
              2'h0:
                  \$16  = \$3 [15:0];
            endcase
      endcase
    end
    if (rst) begin
      \$16  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$95 ) begin end
    \$17  = v2;
    if (\$12 ) begin
      casez (c_input_topology)
        4'h0:
            /* empty */;
        4'h1:
            /* empty */;
        4'h3:
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  \$17  = \$3 [15:0];
            endcase
        4'h2:
            /* empty */;
        4'h4:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  \$17  = \$3 [15:0];
              2'h2:
                  if (\i__ready$18 ) begin
                    \$17  = \$3 [15:0];
                  end
              2'h3:
                  if (\i__ready$18 ) begin
                    \$17  = \$3 [15:0];
                  end
            endcase
        4'h5:
            (* full_case = 32'd1 *)
            casez (vertex_count)
              2'h0:
                  /* empty */;
              2'h1:
                  \$17  = \$3 [15:0];
              default:
                  if (\i__ready$18 ) begin
                    \$17  = \$3 [15:0];
                  end
            endcase
      endcase
    end
    if (rst) begin
      \$17  = 16'h0000;
    end
  end
  assign \o__payload$1  = o__payload;
  assign \o__ready$3  = o__ready;
  assign \o__valid$5  = o__valid;
  assign idx = \$3 [15:0];
  assign \i__payload$17.data  = \i__payload$17 [47:0];
  assign \i__payload$17.data[0]  = \i__payload$17 [15:0];
  assign \i__payload$17.data[1]  = \i__payload$17 [31:16];
  assign \i__payload$17.data[2]  = \i__payload$17 [47:32];
  assign \i__payload$17.n  = \i__payload$17 [49:48];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:364" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.topo.w_out (rst, o__ready, i__payload, i__valid, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$96  = 0;
  wire \$1 ;
  reg [1:0] \$10 ;
  reg [47:0] \$11 ;
  reg [15:0] \$12 ;
  reg \$13 ;
  reg \$14 ;
  wire \$2 ;
  wire [7:0] \$22 ;
  wire \$3 ;
  wire [2:0] \$4 ;
  wire \$5 ;
  wire [2:0] \$6 ;
  wire [2:0] \$7 ;
  wire [15:0] \$8 ;
  reg [1:0] \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg fsm_state = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:367" *)
  reg [1:0] i = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  input [49:0] i__payload;
  wire [49:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [47:0] \i__payload.data ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [15:0] \i__payload.data[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [15:0] \i__payload.data[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [15:0] \i__payload.data[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:356" *)
  wire [1:0] \i__payload.n ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:366" *)
  reg [1:0] n = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [15:0] o__payload;
  reg [15:0] o__payload = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  reg [47:0] p = 48'h000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [15:0] \p[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [15:0] \p[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  wire [15:0] \p[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  assign \$1  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$3  = i__payload[49:48] > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:374" *) 1'h0;
  assign \$4  = i + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:385" *) 1'h1;
  assign \$5  = \$4  < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:385" *) n;
  assign \$6  = i + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:387" *) 1'h1;
  assign \$7  = i + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:388" *) 1'h1;
  assign \$22  = \$7  * (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/data.py:831" *) 5'h10;
  assign \$8  = p >> \$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:366" *)
  always @(posedge clk)
    n <= \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:367" *)
  always @(posedge clk)
    i <= \$10 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/stream.py:368" *)
  always @(posedge clk)
    p <= \$11 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    o__payload <= \$12 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$96 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      1'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$96 ) begin end
    \$9  = n;
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$9  = i__payload[49:48];
            end
          end
    endcase
    if (rst) begin
      \$9  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$96 ) begin end
    \$10  = i;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$10  = 2'h0;
            end
          end
      1'h1:
          if (o__ready) begin
            if (\$5 ) begin
              \$10  = \$6 [1:0];
            end
          end
    endcase
    if (rst) begin
      \$10  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$96 ) begin end
    \$11  = p;
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$11  = i__payload[47:0];
            end
          end
    endcase
    if (rst) begin
      \$11  = 48'h000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$96 ) begin end
    \$12  = o__payload;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$12  = i__payload[15:0];
            end
          end
      1'h1:
          if (o__ready) begin
            if (\$5 ) begin
              \$12  = \$8 ;
            end
          end
    endcase
    if (rst) begin
      \$12  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$96 ) begin end
    \$13  = o__valid;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$13  = 1'h1;
            end
          end
      1'h1:
          if (o__ready) begin
            (* full_case = 32'd1 *)
            if (\$5 ) begin
            end else begin
              \$13  = 1'h0;
            end
          end
    endcase
    if (rst) begin
      \$13  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$96 ) begin end
    \$14  = fsm_state;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (i__valid) begin
            if (\$3 ) begin
              \$14  = 1'h1;
            end
          end
      1'h1:
          if (o__ready) begin
            (* full_case = 32'd1 *)
            if (\$5 ) begin
            end else begin
              \$14  = 1'h0;
            end
          end
    endcase
    if (rst) begin
      \$14  = 1'h0;
    end
  end
  assign \i__payload.data  = i__payload[47:0];
  assign \i__payload.data[0]  = i__payload[15:0];
  assign \i__payload.data[1]  = i__payload[31:16];
  assign \i__payload.data[2]  = i__payload[47:32];
  assign \i__payload.n  = i__payload[49:48];
  assign \p[0]  = p[15:0];
  assign \p[1]  = p[31:16];
  assign \p[2]  = p[47:32];
  assign \$2  = fsm_state;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.topo_to_ia_fifo (rst, w_rdy, r_data, w_port__data, w_en, r_en, r_rdy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$97  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [15:0] r_data;
  wire [15:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [15:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [15:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [15:0] w_port__data;
  wire [15:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [15:0] storage [254:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
    storage[64] = 16'h0000;
    storage[65] = 16'h0000;
    storage[66] = 16'h0000;
    storage[67] = 16'h0000;
    storage[68] = 16'h0000;
    storage[69] = 16'h0000;
    storage[70] = 16'h0000;
    storage[71] = 16'h0000;
    storage[72] = 16'h0000;
    storage[73] = 16'h0000;
    storage[74] = 16'h0000;
    storage[75] = 16'h0000;
    storage[76] = 16'h0000;
    storage[77] = 16'h0000;
    storage[78] = 16'h0000;
    storage[79] = 16'h0000;
    storage[80] = 16'h0000;
    storage[81] = 16'h0000;
    storage[82] = 16'h0000;
    storage[83] = 16'h0000;
    storage[84] = 16'h0000;
    storage[85] = 16'h0000;
    storage[86] = 16'h0000;
    storage[87] = 16'h0000;
    storage[88] = 16'h0000;
    storage[89] = 16'h0000;
    storage[90] = 16'h0000;
    storage[91] = 16'h0000;
    storage[92] = 16'h0000;
    storage[93] = 16'h0000;
    storage[94] = 16'h0000;
    storage[95] = 16'h0000;
    storage[96] = 16'h0000;
    storage[97] = 16'h0000;
    storage[98] = 16'h0000;
    storage[99] = 16'h0000;
    storage[100] = 16'h0000;
    storage[101] = 16'h0000;
    storage[102] = 16'h0000;
    storage[103] = 16'h0000;
    storage[104] = 16'h0000;
    storage[105] = 16'h0000;
    storage[106] = 16'h0000;
    storage[107] = 16'h0000;
    storage[108] = 16'h0000;
    storage[109] = 16'h0000;
    storage[110] = 16'h0000;
    storage[111] = 16'h0000;
    storage[112] = 16'h0000;
    storage[113] = 16'h0000;
    storage[114] = 16'h0000;
    storage[115] = 16'h0000;
    storage[116] = 16'h0000;
    storage[117] = 16'h0000;
    storage[118] = 16'h0000;
    storage[119] = 16'h0000;
    storage[120] = 16'h0000;
    storage[121] = 16'h0000;
    storage[122] = 16'h0000;
    storage[123] = 16'h0000;
    storage[124] = 16'h0000;
    storage[125] = 16'h0000;
    storage[126] = 16'h0000;
    storage[127] = 16'h0000;
    storage[128] = 16'h0000;
    storage[129] = 16'h0000;
    storage[130] = 16'h0000;
    storage[131] = 16'h0000;
    storage[132] = 16'h0000;
    storage[133] = 16'h0000;
    storage[134] = 16'h0000;
    storage[135] = 16'h0000;
    storage[136] = 16'h0000;
    storage[137] = 16'h0000;
    storage[138] = 16'h0000;
    storage[139] = 16'h0000;
    storage[140] = 16'h0000;
    storage[141] = 16'h0000;
    storage[142] = 16'h0000;
    storage[143] = 16'h0000;
    storage[144] = 16'h0000;
    storage[145] = 16'h0000;
    storage[146] = 16'h0000;
    storage[147] = 16'h0000;
    storage[148] = 16'h0000;
    storage[149] = 16'h0000;
    storage[150] = 16'h0000;
    storage[151] = 16'h0000;
    storage[152] = 16'h0000;
    storage[153] = 16'h0000;
    storage[154] = 16'h0000;
    storage[155] = 16'h0000;
    storage[156] = 16'h0000;
    storage[157] = 16'h0000;
    storage[158] = 16'h0000;
    storage[159] = 16'h0000;
    storage[160] = 16'h0000;
    storage[161] = 16'h0000;
    storage[162] = 16'h0000;
    storage[163] = 16'h0000;
    storage[164] = 16'h0000;
    storage[165] = 16'h0000;
    storage[166] = 16'h0000;
    storage[167] = 16'h0000;
    storage[168] = 16'h0000;
    storage[169] = 16'h0000;
    storage[170] = 16'h0000;
    storage[171] = 16'h0000;
    storage[172] = 16'h0000;
    storage[173] = 16'h0000;
    storage[174] = 16'h0000;
    storage[175] = 16'h0000;
    storage[176] = 16'h0000;
    storage[177] = 16'h0000;
    storage[178] = 16'h0000;
    storage[179] = 16'h0000;
    storage[180] = 16'h0000;
    storage[181] = 16'h0000;
    storage[182] = 16'h0000;
    storage[183] = 16'h0000;
    storage[184] = 16'h0000;
    storage[185] = 16'h0000;
    storage[186] = 16'h0000;
    storage[187] = 16'h0000;
    storage[188] = 16'h0000;
    storage[189] = 16'h0000;
    storage[190] = 16'h0000;
    storage[191] = 16'h0000;
    storage[192] = 16'h0000;
    storage[193] = 16'h0000;
    storage[194] = 16'h0000;
    storage[195] = 16'h0000;
    storage[196] = 16'h0000;
    storage[197] = 16'h0000;
    storage[198] = 16'h0000;
    storage[199] = 16'h0000;
    storage[200] = 16'h0000;
    storage[201] = 16'h0000;
    storage[202] = 16'h0000;
    storage[203] = 16'h0000;
    storage[204] = 16'h0000;
    storage[205] = 16'h0000;
    storage[206] = 16'h0000;
    storage[207] = 16'h0000;
    storage[208] = 16'h0000;
    storage[209] = 16'h0000;
    storage[210] = 16'h0000;
    storage[211] = 16'h0000;
    storage[212] = 16'h0000;
    storage[213] = 16'h0000;
    storage[214] = 16'h0000;
    storage[215] = 16'h0000;
    storage[216] = 16'h0000;
    storage[217] = 16'h0000;
    storage[218] = 16'h0000;
    storage[219] = 16'h0000;
    storage[220] = 16'h0000;
    storage[221] = 16'h0000;
    storage[222] = 16'h0000;
    storage[223] = 16'h0000;
    storage[224] = 16'h0000;
    storage[225] = 16'h0000;
    storage[226] = 16'h0000;
    storage[227] = 16'h0000;
    storage[228] = 16'h0000;
    storage[229] = 16'h0000;
    storage[230] = 16'h0000;
    storage[231] = 16'h0000;
    storage[232] = 16'h0000;
    storage[233] = 16'h0000;
    storage[234] = 16'h0000;
    storage[235] = 16'h0000;
    storage[236] = 16'h0000;
    storage[237] = 16'h0000;
    storage[238] = 16'h0000;
    storage[239] = 16'h0000;
    storage[240] = 16'h0000;
    storage[241] = 16'h0000;
    storage[242] = 16'h0000;
    storage[243] = 16'h0000;
    storage[244] = 16'h0000;
    storage[245] = 16'h0000;
    storage[246] = 16'h0000;
    storage[247] = 16'h0000;
    storage[248] = 16'h0000;
    storage[249] = 16'h0000;
    storage[250] = 16'h0000;
    storage[251] = 16'h0000;
    storage[252] = 16'h0000;
    storage[253] = 16'h0000;
    storage[254] = 16'h0000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [15:0] _0_;
  always @(posedge clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$97 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$97 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$97 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$97 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:154" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.tri_prep (rst, \i__payload$46 , \o__ready$51 , pa_conf, fb_info, i__ready, ready, o__payload, o__valid, \i__valid$45 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$98  = 0;
  wire [31:0] \$1 ;
  wire [33:0] \$10 ;
  wire \$100 ;
  wire [26:0] \$1000 ;
  wire \$1001 ;
  wire [25:0] \$1002 ;
  wire \$1003 ;
  wire [25:0] \$1004 ;
  wire \$1005 ;
  wire \$1006 ;
  wire [25:0] \$1007 ;
  wire [26:0] \$1008 ;
  wire [25:0] \$1009 ;
  wire [15:0] \$101 ;
  wire [26:0] \$1010 ;
  wire [25:0] \$1011 ;
  wire \$1012 ;
  wire [25:0] \$1013 ;
  wire \$1014 ;
  wire \$1015 ;
  wire [25:0] \$1016 ;
  wire [26:0] \$1017 ;
  wire [25:0] \$1018 ;
  wire [26:0] \$1019 ;
  wire \$102 ;
  wire [27:0] \$1020 ;
  wire [27:0] \$1021 ;
  wire [25:0] \$1022 ;
  wire \$1023 ;
  wire [25:0] \$1024 ;
  wire \$1025 ;
  wire \$1026 ;
  wire [42:0] \$1027 ;
  wire [42:0] \$1028 ;
  wire [42:0] \$1029 ;
  wire \$103 ;
  wire [17:0] \$1030 ;
  wire [42:0] \$1031 ;
  wire [42:0] \$1032 ;
  wire [42:0] \$1033 ;
  wire [17:0] \$1034 ;
  wire [16:0] \$1035 ;
  wire [16:0] \$1036 ;
  wire [16:0] \$1037 ;
  wire [16:0] \$1038 ;
  wire \$1039 ;
  wire [15:0] \$104 ;
  wire [11:0] \$1040 ;
  wire \$1041 ;
  wire \$1042 ;
  wire [11:0] \$1043 ;
  wire [11:0] \$1044 ;
  wire \$1045 ;
  wire [11:0] \$1046 ;
  wire \$1047 ;
  wire \$1048 ;
  wire [11:0] \$1049 ;
  wire [16:0] \$105 ;
  wire [11:0] \$1050 ;
  wire \$1051 ;
  wire [11:0] \$1052 ;
  wire \$1053 ;
  wire \$1054 ;
  wire [11:0] \$1055 ;
  wire [11:0] \$1056 ;
  wire \$1057 ;
  wire [11:0] \$1058 ;
  wire \$1059 ;
  wire [15:0] \$106 ;
  wire \$1060 ;
  wire [11:0] \$1061 ;
  wire [11:0] \$1062 ;
  wire [29:0] \$1063 ;
  wire \$1064 ;
  wire [31:0] \$1065 ;
  wire [33:0] \$1066 ;
  wire [34:0] \$1067 ;
  wire \$1068 ;
  wire [33:0] \$1069 ;
  wire [16:0] \$107 ;
  wire [34:0] \$1070 ;
  wire [34:0] \$1071 ;
  wire \$1072 ;
  wire [31:0] \$1073 ;
  wire [33:0] \$1074 ;
  wire [34:0] \$1075 ;
  wire \$1076 ;
  wire [33:0] \$1077 ;
  wire [34:0] \$1078 ;
  wire [34:0] \$1079 ;
  wire \$108 ;
  wire [1:0] \$1080 ;
  wire \$1081 ;
  wire \$1082 ;
  wire \$1083 ;
  wire [1:0] \$1084 ;
  wire \$1085 ;
  wire \$1086 ;
  wire \$1087 ;
  wire \$1088 ;
  wire \$1089 ;
  wire [15:0] \$109 ;
  reg \$1090 ;
  reg \$1091 ;
  reg \$1092 ;
  reg \$1093 ;
  reg \$1094 ;
  wire \$1095 ;
  wire [15:0] \$1096 ;
  wire [28:0] \$1097 ;
  wire \$1098 ;
  wire [28:0] \$1099 ;
  wire [34:0] \$11 ;
  wire \$110 ;
  wire \$1100 ;
  wire \$1101 ;
  wire [28:0] \$1102 ;
  wire [29:0] \$1103 ;
  wire [28:0] \$1104 ;
  wire [29:0] \$1105 ;
  wire \$1106 ;
  wire [28:0] \$1107 ;
  wire \$1108 ;
  wire [28:0] \$1109 ;
  wire [15:0] \$111 ;
  wire \$1110 ;
  wire \$1111 ;
  wire [28:0] \$1112 ;
  wire [29:0] \$1113 ;
  wire [28:0] \$1114 ;
  wire [29:0] \$1115 ;
  wire [28:0] \$1116 ;
  wire \$1117 ;
  wire [28:0] \$1118 ;
  wire \$1119 ;
  wire \$112 ;
  wire \$1120 ;
  wire [28:0] \$1121 ;
  wire [29:0] \$1122 ;
  wire [28:0] \$1123 ;
  wire [29:0] \$1124 ;
  wire [30:0] \$1125 ;
  wire [30:0] \$1126 ;
  wire [28:0] \$1127 ;
  wire \$1128 ;
  wire [28:0] \$1129 ;
  wire \$113 ;
  wire \$1130 ;
  wire \$1131 ;
  wire [38:0] \$1132 ;
  wire [38:0] \$1133 ;
  wire [38:0] \$1134 ;
  wire [10:0] \$1135 ;
  wire [38:0] \$1136 ;
  wire [38:0] \$1137 ;
  wire [38:0] \$1138 ;
  wire [10:0] \$1139 ;
  wire [15:0] \$114 ;
  reg \$1140 ;
  wire [17:0] \$1141 ;
  wire [41:0] \$1142 ;
  wire [41:0] \$1143 ;
  wire [41:0] \$1144 ;
  wire [17:0] \$1145 ;
  wire [41:0] \$1146 ;
  wire [41:0] \$1147 ;
  wire [41:0] \$1148 ;
  wire [17:0] \$1149 ;
  wire [16:0] \$115 ;
  wire [41:0] \$1150 ;
  wire [41:0] \$1151 ;
  wire [41:0] \$1152 ;
  wire \$1153 ;
  wire [15:0] \$1154 ;
  wire [25:0] \$1155 ;
  wire \$1156 ;
  wire [25:0] \$1157 ;
  wire \$1158 ;
  wire \$1159 ;
  wire [15:0] \$116 ;
  wire [25:0] \$1160 ;
  wire [26:0] \$1161 ;
  wire [25:0] \$1162 ;
  wire [26:0] \$1163 ;
  wire \$1164 ;
  wire [25:0] \$1165 ;
  wire \$1166 ;
  wire [25:0] \$1167 ;
  wire \$1168 ;
  wire \$1169 ;
  wire [16:0] \$117 ;
  wire [25:0] \$1170 ;
  wire [26:0] \$1171 ;
  wire [25:0] \$1172 ;
  wire [26:0] \$1173 ;
  wire [25:0] \$1174 ;
  wire \$1175 ;
  wire [25:0] \$1176 ;
  wire \$1177 ;
  wire \$1178 ;
  wire [25:0] \$1179 ;
  wire [15:0] \$118 ;
  wire [26:0] \$1180 ;
  wire [25:0] \$1181 ;
  wire [26:0] \$1182 ;
  wire [27:0] \$1183 ;
  wire [27:0] \$1184 ;
  wire [25:0] \$1185 ;
  wire \$1186 ;
  wire [25:0] \$1187 ;
  wire \$1188 ;
  wire \$1189 ;
  wire \$119 ;
  wire [42:0] \$1190 ;
  wire [42:0] \$1191 ;
  wire [42:0] \$1192 ;
  wire [17:0] \$1193 ;
  wire [42:0] \$1194 ;
  wire [42:0] \$1195 ;
  wire [42:0] \$1196 ;
  wire [17:0] \$1197 ;
  wire \$1198 ;
  wire [15:0] \$1199 ;
  wire \$12 ;
  wire [15:0] \$120 ;
  wire [25:0] \$1200 ;
  wire \$1201 ;
  wire [25:0] \$1202 ;
  wire \$1203 ;
  wire \$1204 ;
  wire [25:0] \$1205 ;
  wire [26:0] \$1206 ;
  wire [25:0] \$1207 ;
  wire [26:0] \$1208 ;
  wire \$1209 ;
  wire \$121 ;
  wire [25:0] \$1210 ;
  wire \$1211 ;
  wire [25:0] \$1212 ;
  wire \$1213 ;
  wire \$1214 ;
  wire [25:0] \$1215 ;
  wire [26:0] \$1216 ;
  wire [25:0] \$1217 ;
  wire [26:0] \$1218 ;
  wire [25:0] \$1219 ;
  wire \$122 ;
  wire \$1220 ;
  wire [25:0] \$1221 ;
  wire \$1222 ;
  wire \$1223 ;
  wire [25:0] \$1224 ;
  wire [26:0] \$1225 ;
  wire [25:0] \$1226 ;
  wire [26:0] \$1227 ;
  wire [27:0] \$1228 ;
  wire [27:0] \$1229 ;
  wire [15:0] \$123 ;
  wire [25:0] \$1230 ;
  wire \$1231 ;
  wire [25:0] \$1232 ;
  wire \$1233 ;
  wire \$1234 ;
  wire [42:0] \$1235 ;
  wire [42:0] \$1236 ;
  wire [42:0] \$1237 ;
  wire [17:0] \$1238 ;
  wire [42:0] \$1239 ;
  wire [16:0] \$124 ;
  wire [42:0] \$1240 ;
  wire [42:0] \$1241 ;
  wire [17:0] \$1242 ;
  wire \$1243 ;
  wire [15:0] \$1244 ;
  wire [25:0] \$1245 ;
  wire \$1246 ;
  wire [25:0] \$1247 ;
  wire \$1248 ;
  wire \$1249 ;
  wire [15:0] \$125 ;
  wire [25:0] \$1250 ;
  wire [26:0] \$1251 ;
  wire [25:0] \$1252 ;
  wire [26:0] \$1253 ;
  wire \$1254 ;
  wire [25:0] \$1255 ;
  wire \$1256 ;
  wire [25:0] \$1257 ;
  wire \$1258 ;
  wire \$1259 ;
  wire [16:0] \$126 ;
  wire [25:0] \$1260 ;
  wire [26:0] \$1261 ;
  wire [25:0] \$1262 ;
  wire [26:0] \$1263 ;
  wire [25:0] \$1264 ;
  wire \$1265 ;
  wire [25:0] \$1266 ;
  wire \$1267 ;
  wire \$1268 ;
  wire [25:0] \$1269 ;
  wire [17:0] \$127 ;
  wire [26:0] \$1270 ;
  wire [25:0] \$1271 ;
  wire [26:0] \$1272 ;
  wire [27:0] \$1273 ;
  wire [27:0] \$1274 ;
  wire [25:0] \$1275 ;
  wire \$1276 ;
  wire [25:0] \$1277 ;
  wire \$1278 ;
  wire \$1279 ;
  wire [17:0] \$128 ;
  wire [42:0] \$1280 ;
  wire [42:0] \$1281 ;
  wire [42:0] \$1282 ;
  wire [17:0] \$1283 ;
  wire [42:0] \$1284 ;
  wire [42:0] \$1285 ;
  wire [42:0] \$1286 ;
  wire [17:0] \$1287 ;
  wire \$1288 ;
  wire [15:0] \$1289 ;
  wire [15:0] \$129 ;
  wire [25:0] \$1290 ;
  wire \$1291 ;
  wire [25:0] \$1292 ;
  wire \$1293 ;
  wire \$1294 ;
  wire [25:0] \$1295 ;
  wire [26:0] \$1296 ;
  wire [25:0] \$1297 ;
  wire [26:0] \$1298 ;
  wire \$1299 ;
  wire [33:0] \$13 ;
  wire \$130 ;
  wire [25:0] \$1300 ;
  wire \$1301 ;
  wire [25:0] \$1302 ;
  wire \$1303 ;
  wire \$1304 ;
  wire [25:0] \$1305 ;
  wire [26:0] \$1306 ;
  wire [25:0] \$1307 ;
  wire [26:0] \$1308 ;
  wire [25:0] \$1309 ;
  wire [15:0] \$131 ;
  wire \$1310 ;
  wire [25:0] \$1311 ;
  wire \$1312 ;
  wire \$1313 ;
  wire [25:0] \$1314 ;
  wire [26:0] \$1315 ;
  wire [25:0] \$1316 ;
  wire [26:0] \$1317 ;
  wire [27:0] \$1318 ;
  wire [27:0] \$1319 ;
  wire \$132 ;
  wire [25:0] \$1320 ;
  wire \$1321 ;
  wire [25:0] \$1322 ;
  wire \$1323 ;
  wire \$1324 ;
  wire [42:0] \$1325 ;
  wire [42:0] \$1326 ;
  wire [42:0] \$1327 ;
  wire [17:0] \$1328 ;
  wire [42:0] \$1329 ;
  wire \$133 ;
  wire [42:0] \$1330 ;
  wire [42:0] \$1331 ;
  wire [17:0] \$1332 ;
  wire \$1333 ;
  wire [15:0] \$1334 ;
  wire [25:0] \$1335 ;
  wire \$1336 ;
  wire [25:0] \$1337 ;
  wire \$1338 ;
  wire \$1339 ;
  wire [25:0] \$134 ;
  wire [25:0] \$1340 ;
  wire [26:0] \$1341 ;
  wire [25:0] \$1342 ;
  wire [26:0] \$1343 ;
  wire \$1344 ;
  wire [25:0] \$1345 ;
  wire \$1346 ;
  wire [25:0] \$1347 ;
  wire \$1348 ;
  wire \$1349 ;
  wire [25:0] \$135 ;
  wire [25:0] \$1350 ;
  wire [26:0] \$1351 ;
  wire [25:0] \$1352 ;
  wire [26:0] \$1353 ;
  wire [25:0] \$1354 ;
  wire \$1355 ;
  wire [25:0] \$1356 ;
  wire \$1357 ;
  wire \$1358 ;
  wire [25:0] \$1359 ;
  wire [25:0] \$136 ;
  wire [26:0] \$1360 ;
  wire [25:0] \$1361 ;
  wire [26:0] \$1362 ;
  wire [27:0] \$1363 ;
  wire [27:0] \$1364 ;
  wire [25:0] \$1365 ;
  wire \$1366 ;
  wire [25:0] \$1367 ;
  wire \$1368 ;
  wire \$1369 ;
  wire [10:0] \$137 ;
  wire [42:0] \$1370 ;
  wire [42:0] \$1371 ;
  wire [42:0] \$1372 ;
  wire [17:0] \$1373 ;
  wire [42:0] \$1374 ;
  wire [42:0] \$1375 ;
  wire [42:0] \$1376 ;
  wire [17:0] \$1377 ;
  wire [17:0] \$1378 ;
  wire [41:0] \$1379 ;
  wire [25:0] \$138 ;
  wire [41:0] \$1380 ;
  wire [41:0] \$1381 ;
  wire [17:0] \$1382 ;
  wire [41:0] \$1383 ;
  wire [41:0] \$1384 ;
  wire [41:0] \$1385 ;
  wire [17:0] \$1386 ;
  wire [41:0] \$1387 ;
  wire [41:0] \$1388 ;
  wire [41:0] \$1389 ;
  wire [25:0] \$139 ;
  wire \$1390 ;
  wire [15:0] \$1391 ;
  wire [25:0] \$1392 ;
  wire \$1393 ;
  wire [25:0] \$1394 ;
  wire \$1395 ;
  wire \$1396 ;
  wire [25:0] \$1397 ;
  wire [26:0] \$1398 ;
  wire [25:0] \$1399 ;
  wire [34:0] \$14 ;
  wire [25:0] \$140 ;
  wire [26:0] \$1400 ;
  wire \$1401 ;
  wire [25:0] \$1402 ;
  wire \$1403 ;
  wire [25:0] \$1404 ;
  wire \$1405 ;
  wire \$1406 ;
  wire [25:0] \$1407 ;
  wire [26:0] \$1408 ;
  wire [25:0] \$1409 ;
  wire [10:0] \$141 ;
  wire [26:0] \$1410 ;
  wire [25:0] \$1411 ;
  wire \$1412 ;
  wire [25:0] \$1413 ;
  wire \$1414 ;
  wire \$1415 ;
  wire [25:0] \$1416 ;
  wire [26:0] \$1417 ;
  wire [25:0] \$1418 ;
  wire [26:0] \$1419 ;
  wire \$142 ;
  wire [27:0] \$1420 ;
  wire [27:0] \$1421 ;
  wire [25:0] \$1422 ;
  wire \$1423 ;
  wire [25:0] \$1424 ;
  wire \$1425 ;
  wire \$1426 ;
  wire [42:0] \$1427 ;
  wire [42:0] \$1428 ;
  wire [42:0] \$1429 ;
  wire [15:0] \$143 ;
  wire [17:0] \$1430 ;
  wire [42:0] \$1431 ;
  wire [42:0] \$1432 ;
  wire [42:0] \$1433 ;
  wire [17:0] \$1434 ;
  wire \$1435 ;
  wire [15:0] \$1436 ;
  wire [25:0] \$1437 ;
  wire \$1438 ;
  wire [25:0] \$1439 ;
  wire [15:0] \$144 ;
  wire \$1440 ;
  wire \$1441 ;
  wire [25:0] \$1442 ;
  wire [26:0] \$1443 ;
  wire [25:0] \$1444 ;
  wire [26:0] \$1445 ;
  wire \$1446 ;
  wire [25:0] \$1447 ;
  wire \$1448 ;
  wire [25:0] \$1449 ;
  wire \$145 ;
  wire \$1450 ;
  wire \$1451 ;
  wire [25:0] \$1452 ;
  wire [26:0] \$1453 ;
  wire [25:0] \$1454 ;
  wire [26:0] \$1455 ;
  wire [25:0] \$1456 ;
  wire \$1457 ;
  wire [25:0] \$1458 ;
  wire \$1459 ;
  wire [15:0] \$146 ;
  wire \$1460 ;
  wire [25:0] \$1461 ;
  wire [26:0] \$1462 ;
  wire [25:0] \$1463 ;
  wire [26:0] \$1464 ;
  wire [27:0] \$1465 ;
  wire [27:0] \$1466 ;
  wire [25:0] \$1467 ;
  wire \$1468 ;
  wire [25:0] \$1469 ;
  wire \$147 ;
  wire \$1470 ;
  wire \$1471 ;
  wire [42:0] \$1472 ;
  wire [42:0] \$1473 ;
  wire [42:0] \$1474 ;
  wire [17:0] \$1475 ;
  wire [42:0] \$1476 ;
  wire [42:0] \$1477 ;
  wire [42:0] \$1478 ;
  wire [17:0] \$1479 ;
  wire \$148 ;
  wire \$1480 ;
  wire [15:0] \$1481 ;
  wire [25:0] \$1482 ;
  wire \$1483 ;
  wire [25:0] \$1484 ;
  wire \$1485 ;
  wire \$1486 ;
  wire [25:0] \$1487 ;
  wire [26:0] \$1488 ;
  wire [25:0] \$1489 ;
  wire [15:0] \$149 ;
  wire [26:0] \$1490 ;
  wire \$1491 ;
  wire [25:0] \$1492 ;
  wire \$1493 ;
  wire [25:0] \$1494 ;
  wire \$1495 ;
  wire \$1496 ;
  wire [25:0] \$1497 ;
  wire [26:0] \$1498 ;
  wire [25:0] \$1499 ;
  wire [17:0] \$15 ;
  wire [16:0] \$150 ;
  wire [26:0] \$1500 ;
  wire [25:0] \$1501 ;
  wire \$1502 ;
  wire [25:0] \$1503 ;
  wire \$1504 ;
  wire \$1505 ;
  wire [25:0] \$1506 ;
  wire [26:0] \$1507 ;
  wire [25:0] \$1508 ;
  wire [26:0] \$1509 ;
  wire [15:0] \$151 ;
  wire [27:0] \$1510 ;
  wire [27:0] \$1511 ;
  wire [25:0] \$1512 ;
  wire \$1513 ;
  wire [25:0] \$1514 ;
  wire \$1515 ;
  wire \$1516 ;
  wire [42:0] \$1517 ;
  wire [42:0] \$1518 ;
  wire [42:0] \$1519 ;
  wire [16:0] \$152 ;
  wire [17:0] \$1520 ;
  wire [42:0] \$1521 ;
  wire [42:0] \$1522 ;
  wire [42:0] \$1523 ;
  wire [17:0] \$1524 ;
  wire \$1525 ;
  wire [15:0] \$1526 ;
  wire [25:0] \$1527 ;
  wire \$1528 ;
  wire [25:0] \$1529 ;
  wire \$153 ;
  wire \$1530 ;
  wire \$1531 ;
  wire [25:0] \$1532 ;
  wire [26:0] \$1533 ;
  wire [25:0] \$1534 ;
  wire [26:0] \$1535 ;
  wire \$1536 ;
  wire [25:0] \$1537 ;
  wire \$1538 ;
  wire [25:0] \$1539 ;
  wire [15:0] \$154 ;
  wire \$1540 ;
  wire \$1541 ;
  wire [25:0] \$1542 ;
  wire [26:0] \$1543 ;
  wire [25:0] \$1544 ;
  wire [26:0] \$1545 ;
  wire [25:0] \$1546 ;
  wire \$1547 ;
  wire [25:0] \$1548 ;
  wire \$1549 ;
  wire \$155 ;
  wire \$1550 ;
  wire [25:0] \$1551 ;
  wire [26:0] \$1552 ;
  wire [25:0] \$1553 ;
  wire [26:0] \$1554 ;
  wire [27:0] \$1555 ;
  wire [27:0] \$1556 ;
  wire [25:0] \$1557 ;
  wire \$1558 ;
  wire [25:0] \$1559 ;
  wire [15:0] \$156 ;
  wire \$1560 ;
  wire \$1561 ;
  wire [42:0] \$1562 ;
  wire [42:0] \$1563 ;
  wire [42:0] \$1564 ;
  wire [17:0] \$1565 ;
  wire [42:0] \$1566 ;
  wire [42:0] \$1567 ;
  wire [42:0] \$1568 ;
  wire [17:0] \$1569 ;
  wire \$157 ;
  wire \$1570 ;
  wire [15:0] \$1571 ;
  wire [25:0] \$1572 ;
  wire \$1573 ;
  wire [25:0] \$1574 ;
  wire \$1575 ;
  wire \$1576 ;
  wire [25:0] \$1577 ;
  wire [26:0] \$1578 ;
  wire [25:0] \$1579 ;
  wire \$158 ;
  wire [26:0] \$1580 ;
  wire \$1581 ;
  wire [25:0] \$1582 ;
  wire \$1583 ;
  wire [25:0] \$1584 ;
  wire \$1585 ;
  wire \$1586 ;
  wire [25:0] \$1587 ;
  wire [26:0] \$1588 ;
  wire [25:0] \$1589 ;
  wire [15:0] \$159 ;
  wire [26:0] \$1590 ;
  wire [25:0] \$1591 ;
  wire \$1592 ;
  wire [25:0] \$1593 ;
  wire \$1594 ;
  wire \$1595 ;
  wire [25:0] \$1596 ;
  wire [26:0] \$1597 ;
  wire [25:0] \$1598 ;
  wire [26:0] \$1599 ;
  wire [17:0] \$16 ;
  wire [16:0] \$160 ;
  wire [27:0] \$1600 ;
  wire [27:0] \$1601 ;
  wire [25:0] \$1602 ;
  wire \$1603 ;
  wire [25:0] \$1604 ;
  wire \$1605 ;
  wire \$1606 ;
  wire [42:0] \$1607 ;
  wire [42:0] \$1608 ;
  wire [42:0] \$1609 ;
  wire [15:0] \$161 ;
  wire [17:0] \$1610 ;
  wire [42:0] \$1611 ;
  wire [42:0] \$1612 ;
  wire [42:0] \$1613 ;
  wire [17:0] \$1614 ;
  wire [17:0] \$1615 ;
  wire [41:0] \$1616 ;
  wire [41:0] \$1617 ;
  wire [41:0] \$1618 ;
  wire [17:0] \$1619 ;
  wire [16:0] \$162 ;
  wire [41:0] \$1620 ;
  wire [41:0] \$1621 ;
  wire [41:0] \$1622 ;
  wire [17:0] \$1623 ;
  wire [41:0] \$1624 ;
  wire [41:0] \$1625 ;
  wire [41:0] \$1626 ;
  wire \$1627 ;
  wire [15:0] \$1628 ;
  wire [25:0] \$1629 ;
  wire [15:0] \$163 ;
  wire \$1630 ;
  wire [25:0] \$1631 ;
  wire \$1632 ;
  wire \$1633 ;
  wire [25:0] \$1634 ;
  wire [26:0] \$1635 ;
  wire [25:0] \$1636 ;
  wire [26:0] \$1637 ;
  wire \$1638 ;
  wire [25:0] \$1639 ;
  wire \$164 ;
  wire \$1640 ;
  wire [25:0] \$1641 ;
  wire \$1642 ;
  wire \$1643 ;
  wire [25:0] \$1644 ;
  wire [26:0] \$1645 ;
  wire [25:0] \$1646 ;
  wire [26:0] \$1647 ;
  wire [25:0] \$1648 ;
  wire \$1649 ;
  wire [15:0] \$165 ;
  wire [25:0] \$1650 ;
  wire \$1651 ;
  wire \$1652 ;
  wire [25:0] \$1653 ;
  wire [26:0] \$1654 ;
  wire [25:0] \$1655 ;
  wire [26:0] \$1656 ;
  wire [27:0] \$1657 ;
  wire [27:0] \$1658 ;
  wire [25:0] \$1659 ;
  wire \$166 ;
  wire \$1660 ;
  wire [25:0] \$1661 ;
  wire \$1662 ;
  wire \$1663 ;
  wire [42:0] \$1664 ;
  wire [42:0] \$1665 ;
  wire [42:0] \$1666 ;
  wire [17:0] \$1667 ;
  wire [42:0] \$1668 ;
  wire [42:0] \$1669 ;
  wire \$167 ;
  wire [42:0] \$1670 ;
  wire [17:0] \$1671 ;
  wire \$1672 ;
  wire [15:0] \$1673 ;
  wire [25:0] \$1674 ;
  wire \$1675 ;
  wire [25:0] \$1676 ;
  wire \$1677 ;
  wire \$1678 ;
  wire [25:0] \$1679 ;
  wire [15:0] \$168 ;
  wire [26:0] \$1680 ;
  wire [25:0] \$1681 ;
  wire [26:0] \$1682 ;
  wire \$1683 ;
  wire [25:0] \$1684 ;
  wire \$1685 ;
  wire [25:0] \$1686 ;
  wire \$1687 ;
  wire \$1688 ;
  wire [25:0] \$1689 ;
  wire [16:0] \$169 ;
  wire [26:0] \$1690 ;
  wire [25:0] \$1691 ;
  wire [26:0] \$1692 ;
  wire [25:0] \$1693 ;
  wire \$1694 ;
  wire [25:0] \$1695 ;
  wire \$1696 ;
  wire \$1697 ;
  wire [25:0] \$1698 ;
  wire [26:0] \$1699 ;
  wire \$17 ;
  wire [15:0] \$170 ;
  wire [25:0] \$1700 ;
  wire [26:0] \$1701 ;
  wire [27:0] \$1702 ;
  wire [27:0] \$1703 ;
  wire [25:0] \$1704 ;
  wire \$1705 ;
  wire [25:0] \$1706 ;
  wire \$1707 ;
  wire \$1708 ;
  wire [42:0] \$1709 ;
  wire [16:0] \$171 ;
  wire [42:0] \$1710 ;
  wire [42:0] \$1711 ;
  wire [17:0] \$1712 ;
  wire [42:0] \$1713 ;
  wire [42:0] \$1714 ;
  wire [42:0] \$1715 ;
  wire [17:0] \$1716 ;
  wire \$1717 ;
  wire [15:0] \$1718 ;
  wire [25:0] \$1719 ;
  wire [17:0] \$172 ;
  wire \$1720 ;
  wire [25:0] \$1721 ;
  wire \$1722 ;
  wire \$1723 ;
  wire [25:0] \$1724 ;
  wire [26:0] \$1725 ;
  wire [25:0] \$1726 ;
  wire [26:0] \$1727 ;
  wire \$1728 ;
  wire [25:0] \$1729 ;
  wire [17:0] \$173 ;
  wire \$1730 ;
  wire [25:0] \$1731 ;
  wire \$1732 ;
  wire \$1733 ;
  wire [25:0] \$1734 ;
  wire [26:0] \$1735 ;
  wire [25:0] \$1736 ;
  wire [26:0] \$1737 ;
  wire [25:0] \$1738 ;
  wire \$1739 ;
  wire [15:0] \$174 ;
  wire [25:0] \$1740 ;
  wire \$1741 ;
  wire \$1742 ;
  wire [25:0] \$1743 ;
  wire [26:0] \$1744 ;
  wire [25:0] \$1745 ;
  wire [26:0] \$1746 ;
  wire [27:0] \$1747 ;
  wire [27:0] \$1748 ;
  wire [25:0] \$1749 ;
  wire \$175 ;
  wire \$1750 ;
  wire [25:0] \$1751 ;
  wire \$1752 ;
  wire \$1753 ;
  wire [42:0] \$1754 ;
  wire [42:0] \$1755 ;
  wire [42:0] \$1756 ;
  wire [17:0] \$1757 ;
  wire [42:0] \$1758 ;
  wire [42:0] \$1759 ;
  wire [15:0] \$176 ;
  wire [42:0] \$1760 ;
  wire [17:0] \$1761 ;
  wire \$1762 ;
  wire [15:0] \$1763 ;
  wire [25:0] \$1764 ;
  wire \$1765 ;
  wire [25:0] \$1766 ;
  wire \$1767 ;
  wire \$1768 ;
  wire [25:0] \$1769 ;
  wire \$177 ;
  wire [26:0] \$1770 ;
  wire [25:0] \$1771 ;
  wire [26:0] \$1772 ;
  wire \$1773 ;
  wire [25:0] \$1774 ;
  wire \$1775 ;
  wire [25:0] \$1776 ;
  wire \$1777 ;
  wire \$1778 ;
  wire [25:0] \$1779 ;
  wire \$178 ;
  wire [26:0] \$1780 ;
  wire [25:0] \$1781 ;
  wire [26:0] \$1782 ;
  wire [25:0] \$1783 ;
  wire \$1784 ;
  wire [25:0] \$1785 ;
  wire \$1786 ;
  wire \$1787 ;
  wire [25:0] \$1788 ;
  wire [26:0] \$1789 ;
  wire [25:0] \$179 ;
  wire [25:0] \$1790 ;
  wire [26:0] \$1791 ;
  wire [27:0] \$1792 ;
  wire [27:0] \$1793 ;
  wire [25:0] \$1794 ;
  wire \$1795 ;
  wire [25:0] \$1796 ;
  wire \$1797 ;
  wire \$1798 ;
  wire [42:0] \$1799 ;
  wire \$18 ;
  wire [25:0] \$180 ;
  wire [42:0] \$1800 ;
  wire [42:0] \$1801 ;
  wire [17:0] \$1802 ;
  wire [42:0] \$1803 ;
  wire [42:0] \$1804 ;
  wire [42:0] \$1805 ;
  wire [17:0] \$1806 ;
  wire \$1807 ;
  wire [15:0] \$1808 ;
  wire [25:0] \$1809 ;
  wire [25:0] \$181 ;
  wire \$1810 ;
  wire [25:0] \$1811 ;
  wire \$1812 ;
  wire \$1813 ;
  wire [25:0] \$1814 ;
  wire [26:0] \$1815 ;
  wire [25:0] \$1816 ;
  wire [26:0] \$1817 ;
  wire \$1818 ;
  wire [25:0] \$1819 ;
  wire [10:0] \$182 ;
  wire \$1820 ;
  wire [25:0] \$1821 ;
  wire \$1822 ;
  wire \$1823 ;
  wire [25:0] \$1824 ;
  wire [26:0] \$1825 ;
  wire [25:0] \$1826 ;
  wire [26:0] \$1827 ;
  wire [25:0] \$1828 ;
  wire \$1829 ;
  wire [25:0] \$183 ;
  wire [25:0] \$1830 ;
  wire \$1831 ;
  wire \$1832 ;
  wire [25:0] \$1833 ;
  wire [26:0] \$1834 ;
  wire [25:0] \$1835 ;
  wire [26:0] \$1836 ;
  wire [27:0] \$1837 ;
  wire [27:0] \$1838 ;
  wire [25:0] \$1839 ;
  wire [25:0] \$184 ;
  wire \$1840 ;
  wire [25:0] \$1841 ;
  wire \$1842 ;
  wire \$1843 ;
  wire [42:0] \$1844 ;
  wire [42:0] \$1845 ;
  wire [42:0] \$1846 ;
  wire [17:0] \$1847 ;
  wire [42:0] \$1848 ;
  wire [42:0] \$1849 ;
  wire [25:0] \$185 ;
  wire [42:0] \$1850 ;
  wire [17:0] \$1851 ;
  wire \$1852 ;
  wire [15:0] \$1853 ;
  wire [15:0] \$1854 ;
  wire \$1855 ;
  wire [15:0] \$1856 ;
  wire \$1857 ;
  wire \$1858 ;
  wire [15:0] \$1859 ;
  wire [10:0] \$186 ;
  wire [16:0] \$1860 ;
  wire [15:0] \$1861 ;
  wire [16:0] \$1862 ;
  wire \$1863 ;
  wire [15:0] \$1864 ;
  wire \$1865 ;
  wire [15:0] \$1866 ;
  wire \$1867 ;
  wire \$1868 ;
  wire [15:0] \$1869 ;
  reg \$187 ;
  wire [16:0] \$1870 ;
  wire [15:0] \$1871 ;
  wire [16:0] \$1872 ;
  wire [15:0] \$1873 ;
  wire \$1874 ;
  wire [15:0] \$1875 ;
  wire \$1876 ;
  wire \$1877 ;
  wire [15:0] \$1878 ;
  wire [16:0] \$1879 ;
  wire \$188 ;
  wire [15:0] \$1880 ;
  wire [16:0] \$1881 ;
  wire [17:0] \$1882 ;
  wire [17:0] \$1883 ;
  wire [15:0] \$1884 ;
  wire \$1885 ;
  wire [15:0] \$1886 ;
  wire \$1887 ;
  wire \$1888 ;
  wire [25:0] \$1889 ;
  wire [15:0] \$189 ;
  wire [25:0] \$1890 ;
  wire [25:0] \$1891 ;
  wire [10:0] \$1892 ;
  wire [25:0] \$1893 ;
  wire [25:0] \$1894 ;
  wire [25:0] \$1895 ;
  wire [10:0] \$1896 ;
  wire \$1897 ;
  wire [15:0] \$1898 ;
  wire [15:0] \$1899 ;
  wire [33:0] \$19 ;
  wire [15:0] \$190 ;
  wire \$1900 ;
  wire [15:0] \$1901 ;
  wire \$1902 ;
  wire \$1903 ;
  wire [15:0] \$1904 ;
  wire [16:0] \$1905 ;
  wire [15:0] \$1906 ;
  wire [16:0] \$1907 ;
  wire \$1908 ;
  wire [15:0] \$1909 ;
  wire \$191 ;
  wire \$1910 ;
  wire [15:0] \$1911 ;
  wire \$1912 ;
  wire \$1913 ;
  wire [15:0] \$1914 ;
  wire [16:0] \$1915 ;
  wire [15:0] \$1916 ;
  wire [16:0] \$1917 ;
  wire [15:0] \$1918 ;
  wire \$1919 ;
  wire [15:0] \$192 ;
  wire [15:0] \$1920 ;
  wire \$1921 ;
  wire \$1922 ;
  wire [15:0] \$1923 ;
  wire [16:0] \$1924 ;
  wire [15:0] \$1925 ;
  wire [16:0] \$1926 ;
  wire [17:0] \$1927 ;
  wire [17:0] \$1928 ;
  wire [15:0] \$1929 ;
  wire \$193 ;
  wire \$1930 ;
  wire [15:0] \$1931 ;
  wire \$1932 ;
  wire \$1933 ;
  wire [25:0] \$1934 ;
  wire [25:0] \$1935 ;
  wire [25:0] \$1936 ;
  wire [10:0] \$1937 ;
  wire [25:0] \$1938 ;
  wire [25:0] \$1939 ;
  wire \$194 ;
  wire [25:0] \$1940 ;
  wire [10:0] \$1941 ;
  wire \$1942 ;
  wire [15:0] \$1943 ;
  wire [15:0] \$1944 ;
  wire \$1945 ;
  wire [15:0] \$1946 ;
  wire \$1947 ;
  wire \$1948 ;
  wire [15:0] \$1949 ;
  wire [15:0] \$195 ;
  wire [16:0] \$1950 ;
  wire [15:0] \$1951 ;
  wire [16:0] \$1952 ;
  wire \$1953 ;
  wire [15:0] \$1954 ;
  wire \$1955 ;
  wire [15:0] \$1956 ;
  wire \$1957 ;
  wire \$1958 ;
  wire [15:0] \$1959 ;
  wire [16:0] \$196 ;
  wire [16:0] \$1960 ;
  wire [15:0] \$1961 ;
  wire [16:0] \$1962 ;
  wire [15:0] \$1963 ;
  wire \$1964 ;
  wire [15:0] \$1965 ;
  wire \$1966 ;
  wire \$1967 ;
  wire [15:0] \$1968 ;
  wire [16:0] \$1969 ;
  wire [15:0] \$197 ;
  wire [15:0] \$1970 ;
  wire [16:0] \$1971 ;
  wire [17:0] \$1972 ;
  wire [17:0] \$1973 ;
  wire [15:0] \$1974 ;
  wire \$1975 ;
  wire [15:0] \$1976 ;
  wire \$1977 ;
  wire \$1978 ;
  wire [25:0] \$1979 ;
  wire [16:0] \$198 ;
  wire [25:0] \$1980 ;
  wire [25:0] \$1981 ;
  wire [10:0] \$1982 ;
  wire [25:0] \$1983 ;
  wire [25:0] \$1984 ;
  wire [25:0] \$1985 ;
  wire [10:0] \$1986 ;
  wire \$1987 ;
  wire [15:0] \$1988 ;
  wire [15:0] \$1989 ;
  wire \$199 ;
  wire \$1990 ;
  wire [15:0] \$1991 ;
  wire \$1992 ;
  wire \$1993 ;
  wire [15:0] \$1994 ;
  wire [16:0] \$1995 ;
  wire [15:0] \$1996 ;
  wire [16:0] \$1997 ;
  wire \$1998 ;
  wire [15:0] \$1999 ;
  wire \$2 ;
  wire [34:0] \$20 ;
  wire [15:0] \$200 ;
  wire \$2000 ;
  wire [15:0] \$2001 ;
  wire \$2002 ;
  wire \$2003 ;
  wire [15:0] \$2004 ;
  wire [16:0] \$2005 ;
  wire [15:0] \$2006 ;
  wire [16:0] \$2007 ;
  wire [15:0] \$2008 ;
  wire \$2009 ;
  wire \$201 ;
  wire [15:0] \$2010 ;
  wire \$2011 ;
  wire \$2012 ;
  wire [15:0] \$2013 ;
  wire [16:0] \$2014 ;
  wire [15:0] \$2015 ;
  wire [16:0] \$2016 ;
  wire [17:0] \$2017 ;
  wire [17:0] \$2018 ;
  wire [15:0] \$2019 ;
  wire [15:0] \$202 ;
  wire \$2020 ;
  wire [15:0] \$2021 ;
  wire \$2022 ;
  wire \$2023 ;
  wire [25:0] \$2024 ;
  wire [25:0] \$2025 ;
  wire [25:0] \$2026 ;
  wire [10:0] \$2027 ;
  wire [25:0] \$2028 ;
  wire [25:0] \$2029 ;
  wire \$203 ;
  wire [25:0] \$2030 ;
  wire [10:0] \$2031 ;
  wire \$2032 ;
  wire [15:0] \$2033 ;
  wire [15:0] \$2034 ;
  wire \$2035 ;
  wire [15:0] \$2036 ;
  wire \$2037 ;
  wire \$2038 ;
  wire [15:0] \$2039 ;
  wire \$204 ;
  wire [16:0] \$2040 ;
  wire [15:0] \$2041 ;
  wire [16:0] \$2042 ;
  wire \$2043 ;
  wire [15:0] \$2044 ;
  wire \$2045 ;
  wire [15:0] \$2046 ;
  wire \$2047 ;
  wire \$2048 ;
  wire [15:0] \$2049 ;
  wire [15:0] \$205 ;
  wire [16:0] \$2050 ;
  wire [15:0] \$2051 ;
  wire [16:0] \$2052 ;
  wire [15:0] \$2053 ;
  wire \$2054 ;
  wire [15:0] \$2055 ;
  wire \$2056 ;
  wire \$2057 ;
  wire [15:0] \$2058 ;
  wire [16:0] \$2059 ;
  wire [16:0] \$206 ;
  wire [15:0] \$2060 ;
  wire [16:0] \$2061 ;
  wire [17:0] \$2062 ;
  wire [17:0] \$2063 ;
  wire [15:0] \$2064 ;
  wire \$2065 ;
  wire [15:0] \$2066 ;
  wire \$2067 ;
  wire \$2068 ;
  wire [25:0] \$2069 ;
  wire [15:0] \$207 ;
  wire [25:0] \$2070 ;
  wire [25:0] \$2071 ;
  wire [10:0] \$2072 ;
  wire [25:0] \$2073 ;
  wire [25:0] \$2074 ;
  wire [25:0] \$2075 ;
  wire [10:0] \$2076 ;
  wire \$2077 ;
  wire [15:0] \$2078 ;
  wire [15:0] \$2079 ;
  wire [16:0] \$208 ;
  wire \$2080 ;
  wire [15:0] \$2081 ;
  wire \$2082 ;
  wire \$2083 ;
  wire [15:0] \$2084 ;
  wire [16:0] \$2085 ;
  wire [15:0] \$2086 ;
  wire [16:0] \$2087 ;
  wire \$2088 ;
  wire [15:0] \$2089 ;
  wire [15:0] \$209 ;
  wire \$2090 ;
  wire [15:0] \$2091 ;
  wire \$2092 ;
  wire \$2093 ;
  wire [15:0] \$2094 ;
  wire [16:0] \$2095 ;
  wire [15:0] \$2096 ;
  wire [16:0] \$2097 ;
  wire [15:0] \$2098 ;
  wire \$2099 ;
  wire \$21 ;
  wire \$210 ;
  wire [15:0] \$2100 ;
  wire \$2101 ;
  wire \$2102 ;
  wire [15:0] \$2103 ;
  wire [16:0] \$2104 ;
  wire [15:0] \$2105 ;
  wire [16:0] \$2106 ;
  wire [17:0] \$2107 ;
  wire [17:0] \$2108 ;
  wire [15:0] \$2109 ;
  wire [15:0] \$211 ;
  wire \$2110 ;
  wire [15:0] \$2111 ;
  wire \$2112 ;
  wire \$2113 ;
  wire [25:0] \$2114 ;
  wire [25:0] \$2115 ;
  wire [25:0] \$2116 ;
  wire [10:0] \$2117 ;
  wire [25:0] \$2118 ;
  wire [25:0] \$2119 ;
  wire \$212 ;
  wire [25:0] \$2120 ;
  wire [10:0] \$2121 ;
  wire \$2122 ;
  wire [15:0] \$2123 ;
  wire [28:0] \$2124 ;
  wire \$2125 ;
  wire [28:0] \$2126 ;
  wire \$2127 ;
  wire \$2128 ;
  wire [28:0] \$2129 ;
  wire \$213 ;
  wire [29:0] \$2130 ;
  wire [28:0] \$2131 ;
  wire [29:0] \$2132 ;
  wire \$2133 ;
  wire [28:0] \$2134 ;
  wire \$2135 ;
  wire [28:0] \$2136 ;
  wire \$2137 ;
  wire \$2138 ;
  wire [28:0] \$2139 ;
  wire [15:0] \$214 ;
  wire [29:0] \$2140 ;
  wire [28:0] \$2141 ;
  wire [29:0] \$2142 ;
  wire [28:0] \$2143 ;
  wire \$2144 ;
  wire [28:0] \$2145 ;
  wire \$2146 ;
  wire \$2147 ;
  wire [28:0] \$2148 ;
  wire [29:0] \$2149 ;
  wire [16:0] \$215 ;
  wire [28:0] \$2150 ;
  wire [29:0] \$2151 ;
  wire [30:0] \$2152 ;
  wire [30:0] \$2153 ;
  wire [28:0] \$2154 ;
  wire \$2155 ;
  wire [28:0] \$2156 ;
  wire \$2157 ;
  wire \$2158 ;
  wire [38:0] \$2159 ;
  wire [15:0] \$216 ;
  wire [38:0] \$2160 ;
  wire [38:0] \$2161 ;
  wire [10:0] \$2162 ;
  wire [38:0] \$2163 ;
  wire [38:0] \$2164 ;
  wire [38:0] \$2165 ;
  wire [10:0] \$2166 ;
  wire \$2167 ;
  wire [15:0] \$2168 ;
  wire [28:0] \$2169 ;
  wire [16:0] \$217 ;
  wire \$2170 ;
  wire [28:0] \$2171 ;
  wire \$2172 ;
  wire \$2173 ;
  wire [28:0] \$2174 ;
  wire [29:0] \$2175 ;
  wire [28:0] \$2176 ;
  wire [29:0] \$2177 ;
  wire \$2178 ;
  wire [28:0] \$2179 ;
  wire [17:0] \$218 ;
  wire \$2180 ;
  wire [28:0] \$2181 ;
  wire \$2182 ;
  wire \$2183 ;
  wire [28:0] \$2184 ;
  wire [29:0] \$2185 ;
  wire [28:0] \$2186 ;
  wire [29:0] \$2187 ;
  wire [28:0] \$2188 ;
  wire \$2189 ;
  wire [17:0] \$219 ;
  wire [28:0] \$2190 ;
  wire \$2191 ;
  wire \$2192 ;
  wire [28:0] \$2193 ;
  wire [29:0] \$2194 ;
  wire [28:0] \$2195 ;
  wire [29:0] \$2196 ;
  wire [30:0] \$2197 ;
  wire [30:0] \$2198 ;
  wire [28:0] \$2199 ;
  wire [33:0] \$22 ;
  wire [15:0] \$220 ;
  wire \$2200 ;
  wire [28:0] \$2201 ;
  wire \$2202 ;
  wire \$2203 ;
  wire [58:0] \$2204 ;
  wire [58:0] \$2205 ;
  wire [58:0] \$2206 ;
  wire [30:0] \$2207 ;
  wire [58:0] \$2208 ;
  wire [58:0] \$2209 ;
  wire \$221 ;
  wire [58:0] \$2210 ;
  wire [30:0] \$2211 ;
  reg [554:0] \$2212 ;
  reg [1:0] \$2213 ;
  reg [2:0] \$2214 ;
  reg [2:0] \$2215 ;
  reg [15:0] \$2216 ;
  reg [15:0] \$2217 ;
  reg [15:0] \$2218 ;
  reg [15:0] \$2219 ;
  wire [15:0] \$222 ;
  reg [15:0] \$2220 ;
  reg [15:0] \$2221 ;
  reg [15:0] \$2222 ;
  reg [15:0] \$2223 ;
  reg [15:0] \$2224 ;
  reg [15:0] \$2225 ;
  reg [12:0] \$2226 ;
  reg [12:0] \$2227 ;
  reg [12:0] \$2228 ;
  reg [12:0] \$2229 ;
  wire \$223 ;
  reg [28:0] \$2230 ;
  reg [28:0] \$2231 ;
  reg [11:0] \$2232 ;
  reg [11:0] \$2233 ;
  reg [11:0] \$2234 ;
  reg [11:0] \$2235 ;
  reg \$2236 ;
  reg [28:0] \$2237 ;
  wire \$224 ;
  wire [10:0] \$2241 ;
  wire [11:0] \$2245 ;
  wire [25:0] \$225 ;
  wire [25:0] \$226 ;
  wire [25:0] \$227 ;
  wire [10:0] \$228 ;
  wire [25:0] \$229 ;
  wire [34:0] \$23 ;
  wire [25:0] \$230 ;
  wire [25:0] \$231 ;
  wire [10:0] \$232 ;
  wire \$233 ;
  wire [25:0] \$2331 ;
  wire \$2333 ;
  wire [25:0] \$2336 ;
  wire \$2338 ;
  wire [15:0] \$234 ;
  wire [25:0] \$2343 ;
  wire \$2345 ;
  wire [25:0] \$2348 ;
  wire [15:0] \$235 ;
  wire \$2350 ;
  wire \$236 ;
  wire [15:0] \$237 ;
  wire \$238 ;
  wire \$239 ;
  wire [25:0] \$2392 ;
  wire \$2394 ;
  wire [25:0] \$2397 ;
  wire \$2399 ;
  wire \$24 ;
  wire [15:0] \$240 ;
  wire [25:0] \$2404 ;
  wire \$2406 ;
  wire [25:0] \$2409 ;
  wire [16:0] \$241 ;
  wire \$2411 ;
  wire [15:0] \$242 ;
  wire [16:0] \$243 ;
  wire \$244 ;
  wire [15:0] \$245 ;
  wire [25:0] \$2453 ;
  wire \$2455 ;
  wire [25:0] \$2458 ;
  wire \$246 ;
  wire \$2460 ;
  wire [25:0] \$2465 ;
  wire \$2467 ;
  wire [15:0] \$247 ;
  wire [25:0] \$2470 ;
  wire \$2472 ;
  wire \$248 ;
  wire \$249 ;
  wire \$25 ;
  wire [15:0] \$250 ;
  wire [16:0] \$251 ;
  wire [25:0] \$2516 ;
  wire \$2518 ;
  wire [15:0] \$252 ;
  wire [25:0] \$2521 ;
  wire \$2523 ;
  wire [25:0] \$2528 ;
  wire [16:0] \$253 ;
  wire \$2530 ;
  wire [25:0] \$2533 ;
  wire \$2535 ;
  wire [15:0] \$254 ;
  wire \$255 ;
  wire [15:0] \$256 ;
  wire \$257 ;
  wire [25:0] \$2577 ;
  wire \$2579 ;
  wire \$258 ;
  wire [25:0] \$2582 ;
  wire \$2584 ;
  wire [25:0] \$2589 ;
  wire [15:0] \$259 ;
  wire \$2591 ;
  wire [25:0] \$2594 ;
  wire \$2596 ;
  wire \$26 ;
  wire [16:0] \$260 ;
  wire [15:0] \$261 ;
  wire [16:0] \$262 ;
  wire [17:0] \$263 ;
  wire [25:0] \$2638 ;
  wire [17:0] \$264 ;
  wire \$2640 ;
  wire [25:0] \$2643 ;
  wire \$2645 ;
  wire [15:0] \$265 ;
  wire [25:0] \$2650 ;
  wire \$2652 ;
  wire [25:0] \$2655 ;
  wire \$2657 ;
  wire \$266 ;
  wire [41:0] \$2665 ;
  wire \$2667 ;
  wire [15:0] \$267 ;
  wire [41:0] \$2670 ;
  wire \$2672 ;
  wire [41:0] \$2677 ;
  wire \$2679 ;
  wire \$268 ;
  wire [41:0] \$2682 ;
  wire \$2684 ;
  wire [41:0] \$2689 ;
  wire \$269 ;
  wire \$2691 ;
  wire [41:0] \$2694 ;
  wire \$2696 ;
  wire [1:0] \$27 ;
  wire [25:0] \$270 ;
  wire [25:0] \$271 ;
  wire [25:0] \$272 ;
  wire [10:0] \$273 ;
  wire [42:0] \$2737 ;
  wire \$2739 ;
  wire [25:0] \$274 ;
  wire [42:0] \$2742 ;
  wire \$2744 ;
  wire [42:0] \$2749 ;
  wire [25:0] \$275 ;
  wire \$2751 ;
  wire [42:0] \$2754 ;
  wire \$2756 ;
  wire [25:0] \$276 ;
  wire [10:0] \$277 ;
  wire \$278 ;
  wire [15:0] \$279 ;
  wire [42:0] \$2798 ;
  wire \$28 ;
  wire [15:0] \$280 ;
  wire \$2800 ;
  wire [42:0] \$2803 ;
  wire \$2805 ;
  wire \$281 ;
  wire [42:0] \$2810 ;
  wire \$2812 ;
  wire [42:0] \$2815 ;
  wire \$2817 ;
  wire [15:0] \$282 ;
  wire \$283 ;
  wire \$284 ;
  wire [15:0] \$285 ;
  wire [42:0] \$2859 ;
  wire [16:0] \$286 ;
  wire \$2861 ;
  wire [42:0] \$2864 ;
  wire \$2866 ;
  wire [15:0] \$287 ;
  wire [42:0] \$2871 ;
  wire \$2873 ;
  wire [42:0] \$2876 ;
  wire \$2878 ;
  wire [16:0] \$288 ;
  wire \$289 ;
  wire \$29 ;
  wire [15:0] \$290 ;
  wire \$291 ;
  wire [15:0] \$292 ;
  wire [42:0] \$2920 ;
  wire \$2922 ;
  wire [42:0] \$2925 ;
  wire \$2927 ;
  wire \$293 ;
  wire [42:0] \$2932 ;
  wire \$2934 ;
  wire [42:0] \$2937 ;
  wire \$2939 ;
  wire \$294 ;
  wire [15:0] \$295 ;
  wire [16:0] \$296 ;
  wire [15:0] \$297 ;
  wire [16:0] \$298 ;
  wire [42:0] \$2981 ;
  wire \$2983 ;
  wire [42:0] \$2986 ;
  wire \$2988 ;
  wire [15:0] \$299 ;
  wire [42:0] \$2993 ;
  wire \$2995 ;
  wire [42:0] \$2998 ;
  wire \$3 ;
  wire \$30 ;
  wire \$300 ;
  wire \$3000 ;
  wire [41:0] \$3006 ;
  wire \$3008 ;
  wire [15:0] \$301 ;
  wire [41:0] \$3011 ;
  wire \$3013 ;
  wire [41:0] \$3018 ;
  wire \$302 ;
  wire \$3020 ;
  wire [41:0] \$3023 ;
  wire \$3025 ;
  wire \$303 ;
  wire [41:0] \$3030 ;
  wire \$3032 ;
  wire [41:0] \$3035 ;
  wire \$3037 ;
  wire [15:0] \$304 ;
  wire [16:0] \$305 ;
  wire [15:0] \$306 ;
  wire [16:0] \$307 ;
  wire [42:0] \$3078 ;
  wire [17:0] \$308 ;
  wire \$3080 ;
  wire [42:0] \$3083 ;
  wire \$3085 ;
  wire [17:0] \$309 ;
  wire [42:0] \$3090 ;
  wire \$3092 ;
  wire [42:0] \$3095 ;
  wire \$3097 ;
  wire [1:0] \$31 ;
  wire [15:0] \$310 ;
  wire \$311 ;
  wire [15:0] \$312 ;
  wire \$313 ;
  wire [42:0] \$3139 ;
  wire \$314 ;
  wire \$3141 ;
  wire [42:0] \$3144 ;
  wire \$3146 ;
  wire [25:0] \$315 ;
  wire [42:0] \$3151 ;
  wire \$3153 ;
  wire [42:0] \$3156 ;
  wire \$3158 ;
  wire [25:0] \$316 ;
  wire [25:0] \$317 ;
  wire [10:0] \$318 ;
  wire [25:0] \$319 ;
  wire \$32 ;
  wire [25:0] \$320 ;
  wire [42:0] \$3200 ;
  wire \$3202 ;
  wire [42:0] \$3205 ;
  wire \$3207 ;
  wire [25:0] \$321 ;
  wire [42:0] \$3212 ;
  wire \$3214 ;
  wire [42:0] \$3217 ;
  wire \$3219 ;
  wire [10:0] \$322 ;
  reg \$323 ;
  wire [17:0] \$324 ;
  wire [41:0] \$325 ;
  wire [41:0] \$326 ;
  wire [42:0] \$3261 ;
  wire \$3263 ;
  wire [42:0] \$3266 ;
  wire \$3268 ;
  wire [41:0] \$327 ;
  wire [42:0] \$3273 ;
  wire \$3275 ;
  wire [42:0] \$3278 ;
  wire [17:0] \$328 ;
  wire \$3280 ;
  wire [41:0] \$329 ;
  wire \$33 ;
  wire [41:0] \$330 ;
  wire [41:0] \$331 ;
  wire [17:0] \$332 ;
  wire [42:0] \$3322 ;
  wire \$3324 ;
  wire [42:0] \$3327 ;
  wire \$3329 ;
  wire [41:0] \$333 ;
  wire [42:0] \$3334 ;
  wire \$3336 ;
  wire [42:0] \$3339 ;
  wire [41:0] \$334 ;
  wire \$3341 ;
  wire [41:0] \$3347 ;
  wire \$3349 ;
  wire [41:0] \$335 ;
  wire [41:0] \$3352 ;
  wire \$3354 ;
  wire [41:0] \$3359 ;
  wire \$336 ;
  wire \$3361 ;
  wire [41:0] \$3364 ;
  wire \$3366 ;
  wire [15:0] \$337 ;
  wire [41:0] \$3371 ;
  wire \$3373 ;
  wire [41:0] \$3376 ;
  wire \$3378 ;
  wire [25:0] \$338 ;
  wire \$339 ;
  wire \$34 ;
  wire [25:0] \$340 ;
  wire \$341 ;
  wire [42:0] \$3419 ;
  wire \$342 ;
  wire \$3421 ;
  wire [42:0] \$3424 ;
  wire \$3426 ;
  wire [25:0] \$343 ;
  wire [42:0] \$3431 ;
  wire \$3433 ;
  wire [42:0] \$3436 ;
  wire \$3438 ;
  wire [26:0] \$344 ;
  wire [25:0] \$345 ;
  wire [26:0] \$346 ;
  wire \$347 ;
  wire [25:0] \$348 ;
  wire [42:0] \$3480 ;
  wire \$3482 ;
  wire [42:0] \$3485 ;
  wire \$3487 ;
  wire \$349 ;
  wire [42:0] \$3492 ;
  wire \$3494 ;
  wire [42:0] \$3497 ;
  wire \$3499 ;
  wire \$35 ;
  wire [25:0] \$350 ;
  wire \$351 ;
  wire \$352 ;
  wire [25:0] \$353 ;
  wire [26:0] \$354 ;
  wire [42:0] \$3541 ;
  wire \$3543 ;
  wire [42:0] \$3546 ;
  wire \$3548 ;
  wire [25:0] \$355 ;
  wire [42:0] \$3553 ;
  wire \$3555 ;
  wire [42:0] \$3558 ;
  wire [26:0] \$356 ;
  wire \$3560 ;
  wire [25:0] \$357 ;
  wire \$358 ;
  wire [25:0] \$359 ;
  wire \$36 ;
  wire \$360 ;
  wire [42:0] \$3602 ;
  wire \$3604 ;
  wire [42:0] \$3607 ;
  wire \$3609 ;
  wire \$361 ;
  wire [42:0] \$3614 ;
  wire \$3616 ;
  wire [42:0] \$3619 ;
  wire [25:0] \$362 ;
  wire \$3621 ;
  wire [26:0] \$363 ;
  wire [25:0] \$364 ;
  wire [26:0] \$365 ;
  wire [27:0] \$366 ;
  wire [42:0] \$3663 ;
  wire \$3665 ;
  wire [42:0] \$3668 ;
  wire [27:0] \$367 ;
  wire \$3670 ;
  wire [42:0] \$3675 ;
  wire \$3677 ;
  wire [25:0] \$368 ;
  wire [42:0] \$3680 ;
  wire \$3682 ;
  wire \$369 ;
  wire \$37 ;
  wire [25:0] \$370 ;
  wire \$371 ;
  wire \$372 ;
  wire [42:0] \$373 ;
  wire [42:0] \$374 ;
  wire [42:0] \$375 ;
  wire [17:0] \$376 ;
  wire [42:0] \$377 ;
  wire [42:0] \$378 ;
  wire [38:0] \$3789 ;
  wire [42:0] \$379 ;
  wire \$3791 ;
  wire [38:0] \$3794 ;
  wire \$3796 ;
  wire \$38 ;
  wire [17:0] \$380 ;
  wire [38:0] \$3801 ;
  wire \$3803 ;
  wire [38:0] \$3806 ;
  wire \$3808 ;
  wire \$381 ;
  wire [41:0] \$3816 ;
  wire \$3818 ;
  wire [15:0] \$382 ;
  wire [41:0] \$3821 ;
  wire \$3823 ;
  wire [41:0] \$3828 ;
  wire [25:0] \$383 ;
  wire \$3830 ;
  wire [41:0] \$3833 ;
  wire \$3835 ;
  wire \$384 ;
  wire [41:0] \$3840 ;
  wire \$3842 ;
  wire [41:0] \$3845 ;
  wire \$3847 ;
  wire [25:0] \$385 ;
  wire \$386 ;
  wire \$387 ;
  wire [25:0] \$388 ;
  wire [42:0] \$3888 ;
  wire [26:0] \$389 ;
  wire \$3890 ;
  wire [42:0] \$3893 ;
  wire \$3895 ;
  wire \$39 ;
  wire [25:0] \$390 ;
  wire [42:0] \$3900 ;
  wire \$3902 ;
  wire [42:0] \$3905 ;
  wire \$3907 ;
  wire [26:0] \$391 ;
  wire \$392 ;
  wire [25:0] \$393 ;
  wire \$394 ;
  wire [42:0] \$3949 ;
  wire [25:0] \$395 ;
  wire \$3951 ;
  wire [42:0] \$3954 ;
  wire \$3956 ;
  wire \$396 ;
  wire [42:0] \$3961 ;
  wire \$3963 ;
  wire [42:0] \$3966 ;
  wire \$3968 ;
  wire \$397 ;
  wire [25:0] \$398 ;
  wire [26:0] \$399 ;
  wire [184:0] \$4 ;
  wire \$40 ;
  wire [25:0] \$400 ;
  wire [26:0] \$401 ;
  wire [42:0] \$4010 ;
  wire \$4012 ;
  wire [42:0] \$4015 ;
  wire \$4017 ;
  wire [25:0] \$402 ;
  wire [42:0] \$4022 ;
  wire \$4024 ;
  wire [42:0] \$4027 ;
  wire \$4029 ;
  wire \$403 ;
  wire [25:0] \$404 ;
  wire \$405 ;
  wire \$406 ;
  wire [25:0] \$407 ;
  wire [42:0] \$4071 ;
  wire \$4073 ;
  wire [42:0] \$4076 ;
  wire \$4078 ;
  wire [26:0] \$408 ;
  wire [42:0] \$4083 ;
  wire \$4085 ;
  wire [42:0] \$4088 ;
  wire [25:0] \$409 ;
  wire \$4090 ;
  wire \$41 ;
  wire [26:0] \$410 ;
  wire [27:0] \$411 ;
  wire [27:0] \$412 ;
  wire [25:0] \$413 ;
  wire [42:0] \$4132 ;
  wire \$4134 ;
  wire [42:0] \$4137 ;
  wire \$4139 ;
  wire \$414 ;
  wire [42:0] \$4144 ;
  wire \$4146 ;
  wire [42:0] \$4149 ;
  wire [25:0] \$415 ;
  wire \$4151 ;
  wire [41:0] \$4157 ;
  wire \$4159 ;
  wire \$416 ;
  wire [41:0] \$4162 ;
  wire \$4164 ;
  wire [41:0] \$4169 ;
  wire \$417 ;
  wire \$4171 ;
  wire [41:0] \$4174 ;
  wire \$4176 ;
  wire [42:0] \$418 ;
  wire [41:0] \$4181 ;
  wire \$4183 ;
  wire [41:0] \$4186 ;
  wire \$4188 ;
  wire [42:0] \$419 ;
  wire \$42 ;
  wire [42:0] \$420 ;
  wire [17:0] \$421 ;
  wire [42:0] \$422 ;
  wire [42:0] \$4229 ;
  wire [42:0] \$423 ;
  wire \$4231 ;
  wire [42:0] \$4234 ;
  wire \$4236 ;
  wire [42:0] \$424 ;
  wire [42:0] \$4241 ;
  wire \$4243 ;
  wire [42:0] \$4246 ;
  wire \$4248 ;
  wire [17:0] \$425 ;
  wire \$426 ;
  wire [15:0] \$427 ;
  wire [25:0] \$428 ;
  wire \$429 ;
  wire [42:0] \$4290 ;
  wire \$4292 ;
  wire [42:0] \$4295 ;
  wire \$4297 ;
  wire \$43 ;
  wire [25:0] \$430 ;
  wire [42:0] \$4302 ;
  wire \$4304 ;
  wire [42:0] \$4307 ;
  wire \$4309 ;
  wire \$431 ;
  wire \$432 ;
  wire [25:0] \$433 ;
  wire [26:0] \$434 ;
  wire [25:0] \$435 ;
  wire [42:0] \$4351 ;
  wire \$4353 ;
  wire [42:0] \$4356 ;
  wire \$4358 ;
  wire [26:0] \$436 ;
  wire [42:0] \$4363 ;
  wire \$4365 ;
  wire [42:0] \$4368 ;
  wire \$437 ;
  wire \$4370 ;
  wire [25:0] \$438 ;
  wire \$439 ;
  wire \$44 ;
  wire [25:0] \$440 ;
  wire \$441 ;
  wire [42:0] \$4412 ;
  wire \$4414 ;
  wire [42:0] \$4417 ;
  wire \$4419 ;
  wire \$442 ;
  wire [42:0] \$4424 ;
  wire \$4426 ;
  wire [42:0] \$4429 ;
  wire [25:0] \$443 ;
  wire \$4431 ;
  wire [26:0] \$444 ;
  wire [25:0] \$445 ;
  wire [26:0] \$446 ;
  wire [25:0] \$447 ;
  wire [42:0] \$4473 ;
  wire \$4475 ;
  wire [42:0] \$4478 ;
  wire \$448 ;
  wire \$4480 ;
  wire [42:0] \$4485 ;
  wire \$4487 ;
  wire [25:0] \$449 ;
  wire [42:0] \$4490 ;
  wire \$4492 ;
  wire [41:0] \$4498 ;
  wire \$45 ;
  wire \$450 ;
  wire \$4500 ;
  wire [41:0] \$4503 ;
  wire \$4505 ;
  wire \$451 ;
  wire [41:0] \$4510 ;
  wire \$4512 ;
  wire [41:0] \$4515 ;
  wire \$4517 ;
  wire [25:0] \$452 ;
  wire [41:0] \$4522 ;
  wire \$4524 ;
  wire [41:0] \$4527 ;
  wire \$4529 ;
  wire [26:0] \$453 ;
  wire [25:0] \$454 ;
  wire [26:0] \$455 ;
  wire [27:0] \$456 ;
  wire [27:0] \$457 ;
  wire [42:0] \$4570 ;
  wire \$4572 ;
  wire [42:0] \$4575 ;
  wire \$4577 ;
  wire [25:0] \$458 ;
  wire [42:0] \$4582 ;
  wire \$4584 ;
  wire [42:0] \$4587 ;
  wire \$4589 ;
  wire \$459 ;
  wire [2:0] \$46 ;
  wire [25:0] \$460 ;
  wire \$461 ;
  wire \$462 ;
  wire [42:0] \$463 ;
  wire [42:0] \$4631 ;
  wire \$4633 ;
  wire [42:0] \$4636 ;
  wire \$4638 ;
  wire [42:0] \$464 ;
  wire [42:0] \$4643 ;
  wire \$4645 ;
  wire [42:0] \$4648 ;
  wire [42:0] \$465 ;
  wire \$4650 ;
  wire [17:0] \$466 ;
  wire [42:0] \$467 ;
  wire [42:0] \$468 ;
  wire [42:0] \$469 ;
  wire [42:0] \$4692 ;
  wire \$4694 ;
  wire [42:0] \$4697 ;
  wire \$4699 ;
  wire \$47 ;
  wire [17:0] \$470 ;
  wire [42:0] \$4704 ;
  wire \$4706 ;
  wire [42:0] \$4709 ;
  wire \$471 ;
  wire \$4711 ;
  wire [15:0] \$472 ;
  wire [25:0] \$473 ;
  wire \$474 ;
  wire [25:0] \$475 ;
  wire [42:0] \$4753 ;
  wire \$4755 ;
  wire [42:0] \$4758 ;
  wire \$476 ;
  wire \$4760 ;
  wire [42:0] \$4765 ;
  wire \$4767 ;
  wire \$477 ;
  wire [42:0] \$4770 ;
  wire \$4772 ;
  wire [25:0] \$478 ;
  wire [26:0] \$479 ;
  wire [3:0] \$48 ;
  wire [25:0] \$480 ;
  wire [26:0] \$481 ;
  wire [42:0] \$4814 ;
  wire \$4816 ;
  wire [42:0] \$4819 ;
  wire \$482 ;
  wire \$4821 ;
  wire [42:0] \$4826 ;
  wire \$4828 ;
  wire [25:0] \$483 ;
  wire [42:0] \$4831 ;
  wire \$4833 ;
  wire \$484 ;
  wire [25:0] \$485 ;
  wire \$486 ;
  wire \$487 ;
  wire [25:0] \$4875 ;
  wire \$4877 ;
  wire [25:0] \$488 ;
  wire [25:0] \$4880 ;
  wire \$4882 ;
  wire [25:0] \$4887 ;
  wire \$4889 ;
  wire [26:0] \$489 ;
  wire [25:0] \$4892 ;
  wire \$4894 ;
  wire \$49 ;
  wire [25:0] \$490 ;
  wire [26:0] \$491 ;
  wire [25:0] \$492 ;
  wire \$493 ;
  wire [25:0] \$4936 ;
  wire \$4938 ;
  wire [25:0] \$494 ;
  wire [25:0] \$4941 ;
  wire \$4943 ;
  wire [25:0] \$4948 ;
  wire \$495 ;
  wire \$4950 ;
  wire [25:0] \$4953 ;
  wire \$4955 ;
  wire \$496 ;
  wire [25:0] \$497 ;
  wire [26:0] \$498 ;
  wire [25:0] \$499 ;
  wire [25:0] \$4997 ;
  wire \$4999 ;
  wire [3:0] \$5 ;
  wire [3:0] \$50 ;
  wire [26:0] \$500 ;
  wire [25:0] \$5002 ;
  wire \$5004 ;
  wire [25:0] \$5009 ;
  wire [27:0] \$501 ;
  wire \$5011 ;
  wire [25:0] \$5014 ;
  wire \$5016 ;
  wire [27:0] \$502 ;
  wire [25:0] \$503 ;
  wire \$504 ;
  wire [25:0] \$505 ;
  wire [25:0] \$5058 ;
  wire \$506 ;
  wire \$5060 ;
  wire [25:0] \$5063 ;
  wire \$5065 ;
  wire \$507 ;
  wire [25:0] \$5070 ;
  wire \$5072 ;
  wire [25:0] \$5075 ;
  wire \$5077 ;
  wire [42:0] \$508 ;
  wire [42:0] \$509 ;
  reg \$51 ;
  wire [42:0] \$510 ;
  wire [17:0] \$511 ;
  wire [25:0] \$5119 ;
  wire [42:0] \$512 ;
  wire \$5121 ;
  wire [25:0] \$5124 ;
  wire \$5126 ;
  wire [42:0] \$513 ;
  wire [25:0] \$5131 ;
  wire \$5133 ;
  wire [25:0] \$5136 ;
  wire \$5138 ;
  wire [42:0] \$514 ;
  wire [17:0] \$515 ;
  wire \$516 ;
  wire [15:0] \$517 ;
  wire [25:0] \$518 ;
  wire [25:0] \$5180 ;
  wire \$5182 ;
  wire [25:0] \$5185 ;
  wire \$5187 ;
  wire \$519 ;
  wire [25:0] \$5192 ;
  wire \$5194 ;
  wire [25:0] \$5197 ;
  wire \$5199 ;
  wire \$52 ;
  wire [25:0] \$520 ;
  wire \$521 ;
  wire \$522 ;
  wire [25:0] \$523 ;
  wire [26:0] \$524 ;
  wire [38:0] \$5241 ;
  wire \$5243 ;
  wire [38:0] \$5246 ;
  wire \$5248 ;
  wire [25:0] \$525 ;
  wire [38:0] \$5253 ;
  wire \$5255 ;
  wire [38:0] \$5258 ;
  wire [26:0] \$526 ;
  wire \$5260 ;
  wire \$527 ;
  wire [25:0] \$528 ;
  wire \$529 ;
  wire [15:0] \$53 ;
  wire [25:0] \$530 ;
  wire [58:0] \$5302 ;
  wire \$5304 ;
  wire [58:0] \$5307 ;
  wire \$5309 ;
  wire \$531 ;
  wire [58:0] \$5314 ;
  wire \$5316 ;
  wire [58:0] \$5319 ;
  wire \$532 ;
  wire \$5321 ;
  wire [25:0] \$533 ;
  wire [26:0] \$534 ;
  wire [25:0] \$535 ;
  wire [26:0] \$536 ;
  wire [25:0] \$537 ;
  wire \$538 ;
  wire [25:0] \$539 ;
  wire [15:0] \$54 ;
  wire \$540 ;
  wire \$541 ;
  wire [25:0] \$542 ;
  wire [26:0] \$543 ;
  wire [25:0] \$544 ;
  wire [26:0] \$545 ;
  wire [27:0] \$546 ;
  wire [27:0] \$547 ;
  wire [25:0] \$548 ;
  wire \$549 ;
  wire \$55 ;
  wire [25:0] \$550 ;
  wire \$551 ;
  wire \$552 ;
  wire [42:0] \$553 ;
  wire [42:0] \$554 ;
  wire [42:0] \$555 ;
  wire [17:0] \$556 ;
  wire [42:0] \$557 ;
  wire [42:0] \$558 ;
  wire [42:0] \$559 ;
  wire [15:0] \$56 ;
  wire [17:0] \$560 ;
  wire [17:0] \$561 ;
  wire [41:0] \$562 ;
  wire [41:0] \$563 ;
  wire [41:0] \$564 ;
  wire [17:0] \$565 ;
  wire [41:0] \$566 ;
  wire [41:0] \$567 ;
  wire [41:0] \$568 ;
  wire [17:0] \$569 ;
  wire \$57 ;
  wire [41:0] \$570 ;
  wire [41:0] \$571 ;
  wire [41:0] \$572 ;
  wire \$573 ;
  wire [15:0] \$574 ;
  wire [25:0] \$575 ;
  wire \$576 ;
  wire [25:0] \$577 ;
  wire \$578 ;
  wire \$579 ;
  wire \$58 ;
  wire [25:0] \$580 ;
  wire [26:0] \$581 ;
  wire [25:0] \$582 ;
  wire [26:0] \$583 ;
  wire \$584 ;
  wire [25:0] \$585 ;
  wire \$586 ;
  wire [25:0] \$587 ;
  wire \$588 ;
  wire \$589 ;
  wire [15:0] \$59 ;
  wire [25:0] \$590 ;
  wire [26:0] \$591 ;
  wire [25:0] \$592 ;
  wire [26:0] \$593 ;
  wire [25:0] \$594 ;
  wire \$595 ;
  wire [25:0] \$596 ;
  wire \$597 ;
  wire \$598 ;
  wire [25:0] \$599 ;
  wire [184:0] \$6 ;
  wire [16:0] \$60 ;
  wire [26:0] \$600 ;
  wire [25:0] \$601 ;
  wire [26:0] \$602 ;
  wire [27:0] \$603 ;
  wire [27:0] \$604 ;
  wire [25:0] \$605 ;
  wire \$606 ;
  wire [25:0] \$607 ;
  wire \$608 ;
  wire \$609 ;
  wire [15:0] \$61 ;
  wire [42:0] \$610 ;
  wire [42:0] \$611 ;
  wire [42:0] \$612 ;
  wire [17:0] \$613 ;
  wire [42:0] \$614 ;
  wire [42:0] \$615 ;
  wire [42:0] \$616 ;
  wire [17:0] \$617 ;
  wire \$618 ;
  wire [15:0] \$619 ;
  wire [16:0] \$62 ;
  wire [25:0] \$620 ;
  wire \$621 ;
  wire [25:0] \$622 ;
  wire \$623 ;
  wire \$624 ;
  wire [25:0] \$625 ;
  wire [26:0] \$626 ;
  wire [25:0] \$627 ;
  wire [26:0] \$628 ;
  wire \$629 ;
  wire \$63 ;
  wire [25:0] \$630 ;
  wire \$631 ;
  wire [25:0] \$632 ;
  wire \$633 ;
  wire \$634 ;
  wire [25:0] \$635 ;
  wire [26:0] \$636 ;
  wire [25:0] \$637 ;
  wire [26:0] \$638 ;
  wire [25:0] \$639 ;
  wire [15:0] \$64 ;
  wire \$640 ;
  wire [25:0] \$641 ;
  wire \$642 ;
  wire \$643 ;
  wire [25:0] \$644 ;
  wire [26:0] \$645 ;
  wire [25:0] \$646 ;
  wire [26:0] \$647 ;
  wire [27:0] \$648 ;
  wire [27:0] \$649 ;
  wire \$65 ;
  wire [25:0] \$650 ;
  wire \$651 ;
  wire [25:0] \$652 ;
  wire \$653 ;
  wire \$654 ;
  wire [42:0] \$655 ;
  wire [42:0] \$656 ;
  wire [42:0] \$657 ;
  wire [17:0] \$658 ;
  wire [42:0] \$659 ;
  wire [15:0] \$66 ;
  wire [42:0] \$660 ;
  wire [42:0] \$661 ;
  wire [17:0] \$662 ;
  wire \$663 ;
  wire [15:0] \$664 ;
  wire [25:0] \$665 ;
  wire \$666 ;
  wire [25:0] \$667 ;
  wire \$668 ;
  wire \$669 ;
  wire \$67 ;
  wire [25:0] \$670 ;
  wire [26:0] \$671 ;
  wire [25:0] \$672 ;
  wire [26:0] \$673 ;
  wire \$674 ;
  wire [25:0] \$675 ;
  wire \$676 ;
  wire [25:0] \$677 ;
  wire \$678 ;
  wire \$679 ;
  wire \$68 ;
  wire [25:0] \$680 ;
  wire [26:0] \$681 ;
  wire [25:0] \$682 ;
  wire [26:0] \$683 ;
  wire [25:0] \$684 ;
  wire \$685 ;
  wire [25:0] \$686 ;
  wire \$687 ;
  wire \$688 ;
  wire [25:0] \$689 ;
  wire [15:0] \$69 ;
  wire [26:0] \$690 ;
  wire [25:0] \$691 ;
  wire [26:0] \$692 ;
  wire [27:0] \$693 ;
  wire [27:0] \$694 ;
  wire [25:0] \$695 ;
  wire \$696 ;
  wire [25:0] \$697 ;
  wire \$698 ;
  wire \$699 ;
  wire [33:0] \$7 ;
  wire [16:0] \$70 ;
  wire [42:0] \$700 ;
  wire [42:0] \$701 ;
  wire [42:0] \$702 ;
  wire [17:0] \$703 ;
  wire [42:0] \$704 ;
  wire [42:0] \$705 ;
  wire [42:0] \$706 ;
  wire [17:0] \$707 ;
  wire \$708 ;
  wire [15:0] \$709 ;
  wire [15:0] \$71 ;
  wire [25:0] \$710 ;
  wire \$711 ;
  wire [25:0] \$712 ;
  wire \$713 ;
  wire \$714 ;
  wire [25:0] \$715 ;
  wire [26:0] \$716 ;
  wire [25:0] \$717 ;
  wire [26:0] \$718 ;
  wire \$719 ;
  wire [16:0] \$72 ;
  wire [25:0] \$720 ;
  wire \$721 ;
  wire [25:0] \$722 ;
  wire \$723 ;
  wire \$724 ;
  wire [25:0] \$725 ;
  wire [26:0] \$726 ;
  wire [25:0] \$727 ;
  wire [26:0] \$728 ;
  wire [25:0] \$729 ;
  wire [15:0] \$73 ;
  wire \$730 ;
  wire [25:0] \$731 ;
  wire \$732 ;
  wire \$733 ;
  wire [25:0] \$734 ;
  wire [26:0] \$735 ;
  wire [25:0] \$736 ;
  wire [26:0] \$737 ;
  wire [27:0] \$738 ;
  wire [27:0] \$739 ;
  wire \$74 ;
  wire [25:0] \$740 ;
  wire \$741 ;
  wire [25:0] \$742 ;
  wire \$743 ;
  wire \$744 ;
  wire [42:0] \$745 ;
  wire [42:0] \$746 ;
  wire [42:0] \$747 ;
  wire [17:0] \$748 ;
  wire [42:0] \$749 ;
  wire [15:0] \$75 ;
  wire [42:0] \$750 ;
  wire [42:0] \$751 ;
  wire [17:0] \$752 ;
  wire \$753 ;
  wire [15:0] \$754 ;
  wire [25:0] \$755 ;
  wire \$756 ;
  wire [25:0] \$757 ;
  wire \$758 ;
  wire \$759 ;
  wire \$76 ;
  wire [25:0] \$760 ;
  wire [26:0] \$761 ;
  wire [25:0] \$762 ;
  wire [26:0] \$763 ;
  wire \$764 ;
  wire [25:0] \$765 ;
  wire \$766 ;
  wire [25:0] \$767 ;
  wire \$768 ;
  wire \$769 ;
  wire \$77 ;
  wire [25:0] \$770 ;
  wire [26:0] \$771 ;
  wire [25:0] \$772 ;
  wire [26:0] \$773 ;
  wire [25:0] \$774 ;
  wire \$775 ;
  wire [25:0] \$776 ;
  wire \$777 ;
  wire \$778 ;
  wire [25:0] \$779 ;
  wire [15:0] \$78 ;
  wire [26:0] \$780 ;
  wire [25:0] \$781 ;
  wire [26:0] \$782 ;
  wire [27:0] \$783 ;
  wire [27:0] \$784 ;
  wire [25:0] \$785 ;
  wire \$786 ;
  wire [25:0] \$787 ;
  wire \$788 ;
  wire \$789 ;
  wire [16:0] \$79 ;
  wire [42:0] \$790 ;
  wire [42:0] \$791 ;
  wire [42:0] \$792 ;
  wire [17:0] \$793 ;
  wire [42:0] \$794 ;
  wire [42:0] \$795 ;
  wire [42:0] \$796 ;
  wire [17:0] \$797 ;
  wire [17:0] \$798 ;
  wire [41:0] \$799 ;
  wire [34:0] \$8 ;
  wire [15:0] \$80 ;
  wire [41:0] \$800 ;
  wire [41:0] \$801 ;
  wire [17:0] \$802 ;
  wire [41:0] \$803 ;
  wire [41:0] \$804 ;
  wire [41:0] \$805 ;
  wire [17:0] \$806 ;
  wire [41:0] \$807 ;
  wire [41:0] \$808 ;
  wire [41:0] \$809 ;
  wire [16:0] \$81 ;
  wire \$810 ;
  wire [15:0] \$811 ;
  wire [25:0] \$812 ;
  wire \$813 ;
  wire [25:0] \$814 ;
  wire \$815 ;
  wire \$816 ;
  wire [25:0] \$817 ;
  wire [26:0] \$818 ;
  wire [25:0] \$819 ;
  wire [17:0] \$82 ;
  wire [26:0] \$820 ;
  wire \$821 ;
  wire [25:0] \$822 ;
  wire \$823 ;
  wire [25:0] \$824 ;
  wire \$825 ;
  wire \$826 ;
  wire [25:0] \$827 ;
  wire [26:0] \$828 ;
  wire [25:0] \$829 ;
  wire [17:0] \$83 ;
  wire [26:0] \$830 ;
  wire [25:0] \$831 ;
  wire \$832 ;
  wire [25:0] \$833 ;
  wire \$834 ;
  wire \$835 ;
  wire [25:0] \$836 ;
  wire [26:0] \$837 ;
  wire [25:0] \$838 ;
  wire [26:0] \$839 ;
  wire [15:0] \$84 ;
  wire [27:0] \$840 ;
  wire [27:0] \$841 ;
  wire [25:0] \$842 ;
  wire \$843 ;
  wire [25:0] \$844 ;
  wire \$845 ;
  wire \$846 ;
  wire [42:0] \$847 ;
  wire [42:0] \$848 ;
  wire [42:0] \$849 ;
  wire \$85 ;
  wire [17:0] \$850 ;
  wire [42:0] \$851 ;
  wire [42:0] \$852 ;
  wire [42:0] \$853 ;
  wire [17:0] \$854 ;
  wire \$855 ;
  wire [15:0] \$856 ;
  wire [25:0] \$857 ;
  wire \$858 ;
  wire [25:0] \$859 ;
  wire [15:0] \$86 ;
  wire \$860 ;
  wire \$861 ;
  wire [25:0] \$862 ;
  wire [26:0] \$863 ;
  wire [25:0] \$864 ;
  wire [26:0] \$865 ;
  wire \$866 ;
  wire [25:0] \$867 ;
  wire \$868 ;
  wire [25:0] \$869 ;
  wire \$87 ;
  wire \$870 ;
  wire \$871 ;
  wire [25:0] \$872 ;
  wire [26:0] \$873 ;
  wire [25:0] \$874 ;
  wire [26:0] \$875 ;
  wire [25:0] \$876 ;
  wire \$877 ;
  wire [25:0] \$878 ;
  wire \$879 ;
  wire \$88 ;
  wire \$880 ;
  wire [25:0] \$881 ;
  wire [26:0] \$882 ;
  wire [25:0] \$883 ;
  wire [26:0] \$884 ;
  wire [27:0] \$885 ;
  wire [27:0] \$886 ;
  wire [25:0] \$887 ;
  wire \$888 ;
  wire [25:0] \$889 ;
  wire [25:0] \$89 ;
  wire \$890 ;
  wire \$891 ;
  wire [42:0] \$892 ;
  wire [42:0] \$893 ;
  wire [42:0] \$894 ;
  wire [17:0] \$895 ;
  wire [42:0] \$896 ;
  wire [42:0] \$897 ;
  wire [42:0] \$898 ;
  wire [17:0] \$899 ;
  wire \$9 ;
  wire [25:0] \$90 ;
  wire \$900 ;
  wire [15:0] \$901 ;
  wire [25:0] \$902 ;
  wire \$903 ;
  wire [25:0] \$904 ;
  wire \$905 ;
  wire \$906 ;
  wire [25:0] \$907 ;
  wire [26:0] \$908 ;
  wire [25:0] \$909 ;
  wire [25:0] \$91 ;
  wire [26:0] \$910 ;
  wire \$911 ;
  wire [25:0] \$912 ;
  wire \$913 ;
  wire [25:0] \$914 ;
  wire \$915 ;
  wire \$916 ;
  wire [25:0] \$917 ;
  wire [26:0] \$918 ;
  wire [25:0] \$919 ;
  wire [10:0] \$92 ;
  wire [26:0] \$920 ;
  wire [25:0] \$921 ;
  wire \$922 ;
  wire [25:0] \$923 ;
  wire \$924 ;
  wire \$925 ;
  wire [25:0] \$926 ;
  wire [26:0] \$927 ;
  wire [25:0] \$928 ;
  wire [26:0] \$929 ;
  wire [25:0] \$93 ;
  wire [27:0] \$930 ;
  wire [27:0] \$931 ;
  wire [25:0] \$932 ;
  wire \$933 ;
  wire [25:0] \$934 ;
  wire \$935 ;
  wire \$936 ;
  wire [42:0] \$937 ;
  wire [42:0] \$938 ;
  wire [42:0] \$939 ;
  wire [25:0] \$94 ;
  wire [17:0] \$940 ;
  wire [42:0] \$941 ;
  wire [42:0] \$942 ;
  wire [42:0] \$943 ;
  wire [17:0] \$944 ;
  wire \$945 ;
  wire [15:0] \$946 ;
  wire [25:0] \$947 ;
  wire \$948 ;
  wire [25:0] \$949 ;
  wire [25:0] \$95 ;
  wire \$950 ;
  wire \$951 ;
  wire [25:0] \$952 ;
  wire [26:0] \$953 ;
  wire [25:0] \$954 ;
  wire [26:0] \$955 ;
  wire \$956 ;
  wire [25:0] \$957 ;
  wire \$958 ;
  wire [25:0] \$959 ;
  wire [10:0] \$96 ;
  wire \$960 ;
  wire \$961 ;
  wire [25:0] \$962 ;
  wire [26:0] \$963 ;
  wire [25:0] \$964 ;
  wire [26:0] \$965 ;
  wire [25:0] \$966 ;
  wire \$967 ;
  wire [25:0] \$968 ;
  wire \$969 ;
  wire \$97 ;
  wire \$970 ;
  wire [25:0] \$971 ;
  wire [26:0] \$972 ;
  wire [25:0] \$973 ;
  wire [26:0] \$974 ;
  wire [27:0] \$975 ;
  wire [27:0] \$976 ;
  wire [25:0] \$977 ;
  wire \$978 ;
  wire [25:0] \$979 ;
  wire [15:0] \$98 ;
  wire \$980 ;
  wire \$981 ;
  wire [42:0] \$982 ;
  wire [42:0] \$983 ;
  wire [42:0] \$984 ;
  wire [17:0] \$985 ;
  wire [42:0] \$986 ;
  wire [42:0] \$987 ;
  wire [42:0] \$988 ;
  wire [17:0] \$989 ;
  wire [15:0] \$99 ;
  wire \$990 ;
  wire [15:0] \$991 ;
  wire [25:0] \$992 ;
  wire \$993 ;
  wire [25:0] \$994 ;
  wire \$995 ;
  wire \$996 ;
  wire [25:0] \$997 ;
  wire [26:0] \$998 ;
  wire [25:0] \$999 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:169" *)
  reg [15:0] \$signal  = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:169" *)
  reg [15:0] \$signal$37  = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:169" *)
  reg [15:0] \$signal$38  = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:170" *)
  reg [15:0] \$signal$39  = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:170" *)
  reg [15:0] \$signal$40  = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:170" *)
  reg [15:0] \$signal$41  = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:182" *)
  reg [28:0] area = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:183" *)
  reg [28:0] area_recip = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:192" *)
  reg [28:0] area_temp = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:174" *)
  reg [12:0] bb_max_x = 13'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:175" *)
  reg [12:0] bb_max_y = 13'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:172" *)
  reg [12:0] bb_min_x = 13'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:173" *)
  reg [12:0] bb_min_y = 13'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:198" *)
  reg [2:0] calc_screen_idx = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:188" *)
  reg [15:0] dx10 = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:190" *)
  reg [15:0] dx20 = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:189" *)
  reg [15:0] dy10 = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:191" *)
  reg [15:0] dy20 = 16'h0000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  input [339:0] fb_info;
  wire [339:0] fb_info;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.color_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [15:0] \fb_info.color_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.depthstencil_address ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [15:0] \fb_info.depthstencil_pitch ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [9:0] \fb_info.height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.scissor_height ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.scissor_offset_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.scissor_offset_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [31:0] \fb_info.scissor_width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [9:0] \fb_info.width ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:299" *)
  reg ff;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  reg [28:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  input [184:0] \i__payload$46 ;
  wire [184:0] \i__payload$46 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [103:0] \i__payload$46.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \i__payload$46.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [53:0] \i__payload$46.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [-1:0] \i__payload$46.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire \i__ready$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$45 ;
  wire \i__valid$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:179" *)
  reg [11:0] max_x = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:180" *)
  reg [11:0] max_y = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:177" *)
  reg [11:0] min_x = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:178" *)
  reg [11:0] min_y = 12'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:161" *)
  reg [15:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:162" *)
  reg [15:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:163" *)
  wire [28:0] mul_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  output [757:0] o__payload;
  reg [757:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  wire [28:0] \o__payload$50 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \o__payload.front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [11:0] \o__payload.max_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [11:0] \o__payload.max_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [11:0] \o__payload.min_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [11:0] \o__payload.min_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [47:0] \o__payload.screen_x ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [47:0] \o__payload.screen_y ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [554:0] \o__payload.vtx ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [184:0] \o__payload.vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [103:0] \o__payload.vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \o__payload.vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [53:0] \o__payload.vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [-1:0] \o__payload.vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [184:0] \o__payload.vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [103:0] \o__payload.vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \o__payload.vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [53:0] \o__payload.vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [-1:0] \o__payload.vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [184:0] \o__payload.vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [103:0] \o__payload.vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \o__payload.vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [53:0] \o__payload.vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [-1:0] \o__payload.vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input \o__ready$51 ;
  wire \o__ready$51 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:214" *)
  reg [15:0] offset;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:291" *)
  reg [3:0] outside_bits;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  input [4:0] pa_conf;
  wire [4:0] pa_conf;
  (* enum_base_type = "CullFace" *)
  (* enum_value_01 = "FRONT" *)
  (* enum_value_10 = "BACK" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [1:0] \pa_conf.cull ;
  (* enum_base_type = "PrimitiveType" *)
  (* enum_value_00 = "POINTS" *)
  (* enum_value_01 = "LINES" *)
  (* enum_value_10 = "TRIANGLES" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire [1:0] \pa_conf.type ;
  (* enum_base_type = "FrontFace" *)
  (* enum_value_0 = "CCW" *)
  (* enum_value_1 = "CW" *)
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:150" *)
  wire \pa_conf.winding ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:147" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:232" *)
  reg [15:0] result;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:215" *)
  reg [17:0] scalar;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:213" *)
  reg [15:0] scale;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:185" *)
  reg tri_front_facing = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  reg [554:0] vtx = 555'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [184:0] \vtx[0] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [103:0] \vtx[0].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire \vtx[0].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [53:0] \vtx[0].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [-1:0] \vtx[0].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [184:0] \vtx[1] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [103:0] \vtx[1].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire \vtx[1].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [53:0] \vtx[1].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [-1:0] \vtx[1].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [184:0] \vtx[2] ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [103:0] \vtx[2].color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire \vtx[2].front_facing ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [53:0] \vtx[2].position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  wire [-1:0] \vtx[2].texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:167" *)
  reg [1:0] vtx_idx = 2'h0;
  assign \$1  = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign \$2  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:202" *) vtx_idx;
  assign \$3  = calc_screen_idx < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:217" *) 2'h3;
  assign \$2241  = calc_screen_idx * (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/data.py:831" *) 8'hb9;
  assign \$4  = vtx >> \$2241 ;
  assign \$5  = calc_screen_idx - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:228" *) 2'h3;
  assign \$2245  = \$5  * (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/data.py:831" *) 8'hb9;
  assign \$6  = vtx >> \$2245 ;
  assign \$7  = $signed(scale) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, scalar });
  assign \$8  = $signed(\$7 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ offset, 17'h00000 });
  assign \$9  = $signed(\$8 [34:17]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h7fff);
  assign \$10  = $signed(scale) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, scalar });
  assign \$11  = $signed(\$10 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ offset, 17'h00000 });
  assign \$12  = $signed(\$11 [34:17]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(16'h8000);
  assign \$13  = $signed(scale) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ 1'h0, scalar });
  assign \$14  = $signed(\$13 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed({ offset, 17'h00000 });
  assign \$15  = \$12  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h38000 : \$14 [34:17];
  assign \$16  = \$9  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 18'h07fff : \$15 ;
  assign \$17  = $signed(bb_max_x) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:293" *) $signed(fb_info[147:116]);
  assign \$18  = $signed(bb_max_y) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:294" *) $signed(fb_info[179:148]);
  assign \$19  = $signed(fb_info[147:116]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:278" *) $signed({ 1'h0, fb_info[211:180] });
  assign \$20  = $signed(\$19 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:278" *) $signed(2'h1);
  assign \$21  = $signed(bb_min_x) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:295" *) $signed(\$20 );
  assign \$22  = $signed(fb_info[179:148]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:281" *) $signed({ 1'h0, fb_info[243:212] });
  assign \$23  = $signed(\$22 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:281" *) $signed(2'h1);
  assign \$24  = $signed(bb_min_y) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:296" *) $signed(\$23 );
  assign \$25  = $signed(area) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$26  = $signed(area) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$28  = \$27  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 1'h1;
  assign \$29  = ff & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:309" *) \$28 ;
  assign \$30  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:314" *) ff;
  assign \$32  = \$31  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 2'h2;
  assign \$33  = \$30  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:314" *) \$32 ;
  assign \$34  = | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:318" *) outside_bits;
  assign \$35  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) area;
  assign \$36  = \$34  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:318" *) \$35 ;
  assign \$37  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$38  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$41  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$42  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$43  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$44  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$45  = vtx_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:205" *) 2'h2;
  assign \$46  = vtx_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:210" *) 1'h1;
  assign \$47  = calc_screen_idx < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:235" *) 2'h3;
  assign \$48  = calc_screen_idx - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:238" *) 2'h3;
  assign \$49  = calc_screen_idx == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:240" *) 3'h5;
  assign \$50  = calc_screen_idx + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:243" *) 1'h1;
  assign \$52  = $signed(\$signal ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$53  = \$52  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$55  = $signed(\$54 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$57  = $signed(\$56 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$58  = \$55  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$57 ;
  assign \$60  = $signed(\$59 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$62  = \$58  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$60  : { \$61 [15], \$61  };
  assign \$63  = $signed(\$62 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$65  = $signed(\$64 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$67  = $signed(\$66 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$68  = \$65  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$67 ;
  assign \$70  = $signed(\$69 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$72  = \$68  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$70  : { \$71 [15], \$71  };
  assign \$74  = $signed(\$73 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$76  = $signed(\$75 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$77  = \$74  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$76 ;
  assign \$79  = $signed(\$78 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$81  = \$77  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$79  : { \$80 [15], \$80  };
  assign \$82  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$81 );
  assign \$83  = \$63  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$72 [16], \$72  } : \$82 ;
  assign \$85  = $signed(\$84 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$87  = $signed(\$86 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$88  = \$85  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$87 ;
  assign \$89  = $signed(\$signal ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _0_, _1_, _2_;
  assign _0_ = $signed(\$89 );
  assign _1_ = $signed(6'h10);
  assign _2_ = (\$89 [25] == 1'h0) || \$89  == 0 ? _0_ : $signed(_0_ - (1'h0 ? _1_ + 1 : _1_ - 1));
  assign \$2331  = $signed(_2_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_1_);
  wire [25:0] _3_ = $signed(\$90 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2336  = (\$90 [25] == 1'h0) || _3_ == 0 ? $signed(_3_) : $signed(11'h3e8) + $signed(_3_);
  assign \$92  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$91 [9:0];
  assign \$93  = $signed(\$signal ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _4_, _5_, _6_;
  assign _4_ = $signed(\$93 );
  assign _5_ = $signed(6'h10);
  assign _6_ = (\$93 [25] == 1'h0) || \$93  == 0 ? _4_ : $signed(_4_ - (1'h0 ? _5_ + 1 : _5_ - 1));
  assign \$2343  = $signed(_6_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_5_);
  wire [25:0] _7_ = $signed(\$94 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2348  = (\$94 [25] == 1'h0) || _7_ == 0 ? $signed(_7_) : $signed(11'h3e8) + $signed(_7_);
  assign \$96  = \$88  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$92  : { 1'h0, \$95 [9:0] };
  assign \$97  = $signed(\$signal$37 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$98  = \$97  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$100  = $signed(\$99 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$102  = $signed(\$101 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$103  = \$100  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$102 ;
  assign \$105  = $signed(\$104 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$107  = \$103  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$105  : { \$106 [15], \$106  };
  assign \$108  = $signed(\$107 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$110  = $signed(\$109 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$112  = $signed(\$111 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$113  = \$110  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$112 ;
  assign \$115  = $signed(\$114 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$117  = \$113  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$115  : { \$116 [15], \$116  };
  assign \$119  = $signed(\$118 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$121  = $signed(\$120 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$122  = \$119  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$121 ;
  assign \$124  = $signed(\$123 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$126  = \$122  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$124  : { \$125 [15], \$125  };
  assign \$127  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$126 );
  assign \$128  = \$108  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$117 [16], \$117  } : \$127 ;
  assign \$130  = $signed(\$129 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$132  = $signed(\$131 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$133  = \$130  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$132 ;
  assign \$134  = $signed(\$signal$37 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _8_, _9_, _10_;
  assign _8_ = $signed(\$134 );
  assign _9_ = $signed(6'h10);
  assign _10_ = (\$134 [25] == 1'h0) || \$134  == 0 ? _8_ : $signed(_8_ - (1'h0 ? _9_ + 1 : _9_ - 1));
  assign \$2392  = $signed(_10_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_9_);
  wire [25:0] _11_ = $signed(\$135 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2397  = (\$135 [25] == 1'h0) || _11_ == 0 ? $signed(_11_) : $signed(11'h3e8) + $signed(_11_);
  assign \$137  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$136 [9:0];
  assign \$138  = $signed(\$signal$37 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _12_, _13_, _14_;
  assign _12_ = $signed(\$138 );
  assign _13_ = $signed(6'h10);
  assign _14_ = (\$138 [25] == 1'h0) || \$138  == 0 ? _12_ : $signed(_12_ - (1'h0 ? _13_ + 1 : _13_ - 1));
  assign \$2404  = $signed(_14_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_13_);
  wire [25:0] _15_ = $signed(\$139 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2409  = (\$139 [25] == 1'h0) || _15_ == 0 ? $signed(_15_) : $signed(11'h3e8) + $signed(_15_);
  assign \$141  = \$133  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$137  : { 1'h0, \$140 [9:0] };
  assign \$142  = $signed(\$signal$38 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$143  = \$142  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$145  = $signed(\$144 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$147  = $signed(\$146 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$148  = \$145  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$147 ;
  assign \$150  = $signed(\$149 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$152  = \$148  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$150  : { \$151 [15], \$151  };
  assign \$153  = $signed(\$152 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$155  = $signed(\$154 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$157  = $signed(\$156 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$158  = \$155  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$157 ;
  assign \$160  = $signed(\$159 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$162  = \$158  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$160  : { \$161 [15], \$161  };
  assign \$164  = $signed(\$163 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$166  = $signed(\$165 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$167  = \$164  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$166 ;
  assign \$169  = $signed(\$168 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$171  = \$167  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$169  : { \$170 [15], \$170  };
  assign \$172  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$171 );
  assign \$173  = \$153  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$162 [16], \$162  } : \$172 ;
  assign \$175  = $signed(\$174 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$177  = $signed(\$176 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$178  = \$175  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$177 ;
  assign \$179  = $signed(\$signal$38 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _16_, _17_, _18_;
  assign _16_ = $signed(\$179 );
  assign _17_ = $signed(6'h10);
  assign _18_ = (\$179 [25] == 1'h0) || \$179  == 0 ? _16_ : $signed(_16_ - (1'h0 ? _17_ + 1 : _17_ - 1));
  assign \$2453  = $signed(_18_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_17_);
  wire [25:0] _19_ = $signed(\$180 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2458  = (\$180 [25] == 1'h0) || _19_ == 0 ? $signed(_19_) : $signed(11'h3e8) + $signed(_19_);
  assign \$182  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$181 [9:0];
  assign \$183  = $signed(\$signal$38 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _20_, _21_, _22_;
  assign _20_ = $signed(\$183 );
  assign _21_ = $signed(6'h10);
  assign _22_ = (\$183 [25] == 1'h0) || \$183  == 0 ? _20_ : $signed(_20_ - (1'h0 ? _21_ + 1 : _21_ - 1));
  assign \$2465  = $signed(_22_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_21_);
  wire [25:0] _23_ = $signed(\$184 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2470  = (\$184 [25] == 1'h0) || _23_ == 0 ? $signed(_23_) : $signed(11'h3e8) + $signed(_23_);
  assign \$186  = \$178  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$182  : { 1'h0, \$185 [9:0] };
  assign \$188  = $signed(\$signal$39 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$189  = \$188  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$191  = $signed(\$190 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$193  = $signed(\$192 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$194  = \$191  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$193 ;
  assign \$196  = $signed(\$195 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$198  = \$194  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$196  : { \$197 [15], \$197  };
  assign \$199  = $signed(\$198 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$201  = $signed(\$200 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$203  = $signed(\$202 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$204  = \$201  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$203 ;
  assign \$206  = $signed(\$205 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$208  = \$204  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$206  : { \$207 [15], \$207  };
  assign \$210  = $signed(\$209 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$212  = $signed(\$211 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$213  = \$210  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$212 ;
  assign \$215  = $signed(\$214 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$217  = \$213  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$215  : { \$216 [15], \$216  };
  assign \$218  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$217 );
  assign \$219  = \$199  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$208 [16], \$208  } : \$218 ;
  assign \$221  = $signed(\$220 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$223  = $signed(\$222 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$224  = \$221  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$223 ;
  assign \$225  = $signed(\$signal$39 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _24_, _25_, _26_;
  assign _24_ = $signed(\$225 );
  assign _25_ = $signed(6'h10);
  assign _26_ = (\$225 [25] == 1'h0) || \$225  == 0 ? _24_ : $signed(_24_ - (1'h0 ? _25_ + 1 : _25_ - 1));
  assign \$2516  = $signed(_26_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_25_);
  wire [25:0] _27_ = $signed(\$226 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2521  = (\$226 [25] == 1'h0) || _27_ == 0 ? $signed(_27_) : $signed(11'h3e8) + $signed(_27_);
  assign \$228  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$227 [9:0];
  assign \$229  = $signed(\$signal$39 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _28_, _29_, _30_;
  assign _28_ = $signed(\$229 );
  assign _29_ = $signed(6'h10);
  assign _30_ = (\$229 [25] == 1'h0) || \$229  == 0 ? _28_ : $signed(_28_ - (1'h0 ? _29_ + 1 : _29_ - 1));
  assign \$2528  = $signed(_30_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_29_);
  wire [25:0] _31_ = $signed(\$230 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2533  = (\$230 [25] == 1'h0) || _31_ == 0 ? $signed(_31_) : $signed(11'h3e8) + $signed(_31_);
  assign \$232  = \$224  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$228  : { 1'h0, \$231 [9:0] };
  assign \$233  = $signed(\$signal$40 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$234  = \$233  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$236  = $signed(\$235 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$238  = $signed(\$237 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$239  = \$236  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$238 ;
  assign \$241  = $signed(\$240 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$243  = \$239  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$241  : { \$242 [15], \$242  };
  assign \$244  = $signed(\$243 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$246  = $signed(\$245 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$248  = $signed(\$247 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$249  = \$246  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$248 ;
  assign \$251  = $signed(\$250 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$253  = \$249  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$251  : { \$252 [15], \$252  };
  assign \$255  = $signed(\$254 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$257  = $signed(\$256 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$258  = \$255  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$257 ;
  assign \$260  = $signed(\$259 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$262  = \$258  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$260  : { \$261 [15], \$261  };
  assign \$263  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$262 );
  assign \$264  = \$244  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$253 [16], \$253  } : \$263 ;
  assign \$266  = $signed(\$265 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$268  = $signed(\$267 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$269  = \$266  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$268 ;
  assign \$270  = $signed(\$signal$40 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _32_, _33_, _34_;
  assign _32_ = $signed(\$270 );
  assign _33_ = $signed(6'h10);
  assign _34_ = (\$270 [25] == 1'h0) || \$270  == 0 ? _32_ : $signed(_32_ - (1'h0 ? _33_ + 1 : _33_ - 1));
  assign \$2577  = $signed(_34_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_33_);
  wire [25:0] _35_ = $signed(\$271 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2582  = (\$271 [25] == 1'h0) || _35_ == 0 ? $signed(_35_) : $signed(11'h3e8) + $signed(_35_);
  assign \$273  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$272 [9:0];
  assign \$274  = $signed(\$signal$40 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _36_, _37_, _38_;
  assign _36_ = $signed(\$274 );
  assign _37_ = $signed(6'h10);
  assign _38_ = (\$274 [25] == 1'h0) || \$274  == 0 ? _36_ : $signed(_36_ - (1'h0 ? _37_ + 1 : _37_ - 1));
  assign \$2589  = $signed(_38_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_37_);
  wire [25:0] _39_ = $signed(\$275 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2594  = (\$275 [25] == 1'h0) || _39_ == 0 ? $signed(_39_) : $signed(11'h3e8) + $signed(_39_);
  assign \$277  = \$269  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$273  : { 1'h0, \$276 [9:0] };
  assign \$278  = $signed(\$signal$41 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$279  = \$278  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$281  = $signed(\$280 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$283  = $signed(\$282 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$284  = \$281  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$283 ;
  assign \$286  = $signed(\$285 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$288  = \$284  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$286  : { \$287 [15], \$287  };
  assign \$289  = $signed(\$288 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$291  = $signed(\$290 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$293  = $signed(\$292 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$294  = \$291  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$293 ;
  assign \$296  = $signed(\$295 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$298  = \$294  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$296  : { \$297 [15], \$297  };
  assign \$300  = $signed(\$299 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$302  = $signed(\$301 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$303  = \$300  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$302 ;
  assign \$305  = $signed(\$304 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$307  = \$303  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$305  : { \$306 [15], \$306  };
  assign \$308  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$307 );
  assign \$309  = \$289  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$298 [16], \$298  } : \$308 ;
  assign \$311  = $signed(\$310 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$313  = $signed(\$312 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$314  = \$311  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$313 ;
  assign \$315  = $signed(\$signal$41 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _40_, _41_, _42_;
  assign _40_ = $signed(\$315 );
  assign _41_ = $signed(6'h10);
  assign _42_ = (\$315 [25] == 1'h0) || \$315  == 0 ? _40_ : $signed(_40_ - (1'h0 ? _41_ + 1 : _41_ - 1));
  assign \$2638  = $signed(_42_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_41_);
  wire [25:0] _43_ = $signed(\$316 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2643  = (\$316 [25] == 1'h0) || _43_ == 0 ? $signed(_43_) : $signed(11'h3e8) + $signed(_43_);
  assign \$318  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$317 [9:0];
  assign \$319  = $signed(\$signal$41 ) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _44_, _45_, _46_;
  assign _44_ = $signed(\$319 );
  assign _45_ = $signed(6'h10);
  assign _46_ = (\$319 [25] == 1'h0) || \$319  == 0 ? _44_ : $signed(_44_ - (1'h0 ? _45_ + 1 : _45_ - 1));
  assign \$2650  = $signed(_46_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_45_);
  wire [25:0] _47_ = $signed(\$320 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$2655  = (\$320 [25] == 1'h0) || _47_ == 0 ? $signed(_47_) : $signed(11'h3e8) + $signed(_47_);
  assign \$322  = \$314  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$318  : { 1'h0, \$321 [9:0] };
  assign \$325  = vtx[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$2665  = \$325  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$2670  = \$326  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$329  = vtx[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$2677  = \$329  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$2682  = \$330  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$333  = vtx[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$2689  = \$333  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$2694  = \$334  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$336  = $signed(vtx[79:54]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$337  = \$336  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$339  = $signed(\$338 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$341  = $signed(\$340 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$342  = \$339  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$341 ;
  assign \$344  = $signed(\$343 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$346  = \$342  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$344  : { \$345 [25], \$345  };
  assign \$347  = $signed(\$346 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$349  = $signed(\$348 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$351  = $signed(\$350 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$352  = \$349  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$351 ;
  assign \$354  = $signed(\$353 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$356  = \$352  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$354  : { \$355 [25], \$355  };
  assign \$358  = $signed(\$357 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$360  = $signed(\$359 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$361  = \$358  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$360 ;
  assign \$363  = $signed(\$362 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$365  = \$361  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$363  : { \$364 [25], \$364  };
  assign \$366  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$365 );
  assign \$367  = \$347  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$356 [26], \$356  } : \$366 ;
  assign \$369  = $signed(\$368 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$371  = $signed(\$370 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$372  = \$369  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$371 ;
  assign \$373  = $signed(vtx[79:54]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _48_, _49_, _50_;
  assign _48_ = $signed(\$373 );
  assign _49_ = $signed(15'h2000);
  assign _50_ = (\$373 [42] == 1'h0) || \$373  == 0 ? _48_ : $signed(_48_ - (1'h0 ? _49_ + 1 : _49_ - 1));
  assign \$2737  = $signed(_50_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_49_);
  wire [42:0] _51_ = $signed(\$374 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2742  = (\$374 [42] == 1'h0) || _51_ == 0 ? $signed(_51_) : $signed(18'h186a0) + $signed(_51_);
  assign \$376  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$375 [16:0];
  assign \$377  = $signed(vtx[79:54]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _52_, _53_, _54_;
  assign _52_ = $signed(\$377 );
  assign _53_ = $signed(15'h2000);
  assign _54_ = (\$377 [42] == 1'h0) || \$377  == 0 ? _52_ : $signed(_52_ - (1'h0 ? _53_ + 1 : _53_ - 1));
  assign \$2749  = $signed(_54_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_53_);
  wire [42:0] _55_ = $signed(\$378 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2754  = (\$378 [42] == 1'h0) || _55_ == 0 ? $signed(_55_) : $signed(18'h186a0) + $signed(_55_);
  assign \$380  = \$372  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$376  : { 1'h0, \$379 [16:0] };
  assign \$381  = $signed(vtx[105:80]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$382  = \$381  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$384  = $signed(\$383 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$386  = $signed(\$385 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$387  = \$384  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$386 ;
  assign \$389  = $signed(\$388 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$391  = \$387  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$389  : { \$390 [25], \$390  };
  assign \$392  = $signed(\$391 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$394  = $signed(\$393 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$396  = $signed(\$395 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$397  = \$394  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$396 ;
  assign \$399  = $signed(\$398 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$401  = \$397  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$399  : { \$400 [25], \$400  };
  assign \$403  = $signed(\$402 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$405  = $signed(\$404 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$406  = \$403  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$405 ;
  assign \$408  = $signed(\$407 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$410  = \$406  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$408  : { \$409 [25], \$409  };
  assign \$411  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$410 );
  assign \$412  = \$392  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$401 [26], \$401  } : \$411 ;
  assign \$414  = $signed(\$413 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$416  = $signed(\$415 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$417  = \$414  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$416 ;
  assign \$418  = $signed(vtx[105:80]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _56_, _57_, _58_;
  assign _56_ = $signed(\$418 );
  assign _57_ = $signed(15'h2000);
  assign _58_ = (\$418 [42] == 1'h0) || \$418  == 0 ? _56_ : $signed(_56_ - (1'h0 ? _57_ + 1 : _57_ - 1));
  assign \$2798  = $signed(_58_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_57_);
  wire [42:0] _59_ = $signed(\$419 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2803  = (\$419 [42] == 1'h0) || _59_ == 0 ? $signed(_59_) : $signed(18'h186a0) + $signed(_59_);
  assign \$421  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$420 [16:0];
  assign \$422  = $signed(vtx[105:80]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _60_, _61_, _62_;
  assign _60_ = $signed(\$422 );
  assign _61_ = $signed(15'h2000);
  assign _62_ = (\$422 [42] == 1'h0) || \$422  == 0 ? _60_ : $signed(_60_ - (1'h0 ? _61_ + 1 : _61_ - 1));
  assign \$2810  = $signed(_62_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_61_);
  wire [42:0] _63_ = $signed(\$423 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2815  = (\$423 [42] == 1'h0) || _63_ == 0 ? $signed(_63_) : $signed(18'h186a0) + $signed(_63_);
  assign \$425  = \$417  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$421  : { 1'h0, \$424 [16:0] };
  assign \$426  = $signed(vtx[131:106]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$427  = \$426  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$429  = $signed(\$428 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$431  = $signed(\$430 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$432  = \$429  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$431 ;
  assign \$434  = $signed(\$433 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$436  = \$432  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$434  : { \$435 [25], \$435  };
  assign \$437  = $signed(\$436 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$439  = $signed(\$438 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$441  = $signed(\$440 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$442  = \$439  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$441 ;
  assign \$444  = $signed(\$443 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$446  = \$442  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$444  : { \$445 [25], \$445  };
  assign \$448  = $signed(\$447 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$450  = $signed(\$449 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$451  = \$448  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$450 ;
  assign \$453  = $signed(\$452 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$455  = \$451  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$453  : { \$454 [25], \$454  };
  assign \$456  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$455 );
  assign \$457  = \$437  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$446 [26], \$446  } : \$456 ;
  assign \$459  = $signed(\$458 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$461  = $signed(\$460 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$462  = \$459  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$461 ;
  assign \$463  = $signed(vtx[131:106]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _64_, _65_, _66_;
  assign _64_ = $signed(\$463 );
  assign _65_ = $signed(15'h2000);
  assign _66_ = (\$463 [42] == 1'h0) || \$463  == 0 ? _64_ : $signed(_64_ - (1'h0 ? _65_ + 1 : _65_ - 1));
  assign \$2859  = $signed(_66_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_65_);
  wire [42:0] _67_ = $signed(\$464 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2864  = (\$464 [42] == 1'h0) || _67_ == 0 ? $signed(_67_) : $signed(18'h186a0) + $signed(_67_);
  assign \$466  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$465 [16:0];
  assign \$467  = $signed(vtx[131:106]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _68_, _69_, _70_;
  assign _68_ = $signed(\$467 );
  assign _69_ = $signed(15'h2000);
  assign _70_ = (\$467 [42] == 1'h0) || \$467  == 0 ? _68_ : $signed(_68_ - (1'h0 ? _69_ + 1 : _69_ - 1));
  assign \$2871  = $signed(_70_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_69_);
  wire [42:0] _71_ = $signed(\$468 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2876  = (\$468 [42] == 1'h0) || _71_ == 0 ? $signed(_71_) : $signed(18'h186a0) + $signed(_71_);
  assign \$470  = \$462  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$466  : { 1'h0, \$469 [16:0] };
  assign \$471  = $signed(vtx[157:132]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$472  = \$471  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$474  = $signed(\$473 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$476  = $signed(\$475 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$477  = \$474  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$476 ;
  assign \$479  = $signed(\$478 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$481  = \$477  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$479  : { \$480 [25], \$480  };
  assign \$482  = $signed(\$481 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$484  = $signed(\$483 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$486  = $signed(\$485 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$487  = \$484  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$486 ;
  assign \$489  = $signed(\$488 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$491  = \$487  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$489  : { \$490 [25], \$490  };
  assign \$493  = $signed(\$492 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$495  = $signed(\$494 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$496  = \$493  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$495 ;
  assign \$498  = $signed(\$497 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$500  = \$496  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$498  : { \$499 [25], \$499  };
  assign \$501  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$500 );
  assign \$502  = \$482  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$491 [26], \$491  } : \$501 ;
  assign \$504  = $signed(\$503 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$506  = $signed(\$505 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$507  = \$504  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$506 ;
  assign \$508  = $signed(vtx[157:132]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _72_, _73_, _74_;
  assign _72_ = $signed(\$508 );
  assign _73_ = $signed(15'h2000);
  assign _74_ = (\$508 [42] == 1'h0) || \$508  == 0 ? _72_ : $signed(_72_ - (1'h0 ? _73_ + 1 : _73_ - 1));
  assign \$2920  = $signed(_74_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_73_);
  wire [42:0] _75_ = $signed(\$509 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2925  = (\$509 [42] == 1'h0) || _75_ == 0 ? $signed(_75_) : $signed(18'h186a0) + $signed(_75_);
  assign \$511  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$510 [16:0];
  assign \$512  = $signed(vtx[157:132]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _76_, _77_, _78_;
  assign _76_ = $signed(\$512 );
  assign _77_ = $signed(15'h2000);
  assign _78_ = (\$512 [42] == 1'h0) || \$512  == 0 ? _76_ : $signed(_76_ - (1'h0 ? _77_ + 1 : _77_ - 1));
  assign \$2932  = $signed(_78_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_77_);
  wire [42:0] _79_ = $signed(\$513 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2937  = (\$513 [42] == 1'h0) || _79_ == 0 ? $signed(_79_) : $signed(18'h186a0) + $signed(_79_);
  assign \$515  = \$507  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$511  : { 1'h0, \$514 [16:0] };
  assign \$516  = $signed(vtx[183:158]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$517  = \$516  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$519  = $signed(\$518 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$521  = $signed(\$520 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$522  = \$519  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$521 ;
  assign \$524  = $signed(\$523 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$526  = \$522  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$524  : { \$525 [25], \$525  };
  assign \$527  = $signed(\$526 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$529  = $signed(\$528 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$531  = $signed(\$530 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$532  = \$529  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$531 ;
  assign \$534  = $signed(\$533 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$536  = \$532  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$534  : { \$535 [25], \$535  };
  assign \$538  = $signed(\$537 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$540  = $signed(\$539 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$541  = \$538  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$540 ;
  assign \$543  = $signed(\$542 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$545  = \$541  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$543  : { \$544 [25], \$544  };
  assign \$546  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$545 );
  assign \$547  = \$527  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$536 [26], \$536  } : \$546 ;
  assign \$549  = $signed(\$548 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$551  = $signed(\$550 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$552  = \$549  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$551 ;
  assign \$553  = $signed(vtx[183:158]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _80_, _81_, _82_;
  assign _80_ = $signed(\$553 );
  assign _81_ = $signed(15'h2000);
  assign _82_ = (\$553 [42] == 1'h0) || \$553  == 0 ? _80_ : $signed(_80_ - (1'h0 ? _81_ + 1 : _81_ - 1));
  assign \$2981  = $signed(_82_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_81_);
  wire [42:0] _83_ = $signed(\$554 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2986  = (\$554 [42] == 1'h0) || _83_ == 0 ? $signed(_83_) : $signed(18'h186a0) + $signed(_83_);
  assign \$556  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$555 [16:0];
  assign \$557  = $signed(vtx[183:158]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _84_, _85_, _86_;
  assign _84_ = $signed(\$557 );
  assign _85_ = $signed(15'h2000);
  assign _86_ = (\$557 [42] == 1'h0) || \$557  == 0 ? _84_ : $signed(_84_ - (1'h0 ? _85_ + 1 : _85_ - 1));
  assign \$2993  = $signed(_86_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_85_);
  wire [42:0] _87_ = $signed(\$558 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$2998  = (\$558 [42] == 1'h0) || _87_ == 0 ? $signed(_87_) : $signed(18'h186a0) + $signed(_87_);
  assign \$560  = \$552  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$556  : { 1'h0, \$559 [16:0] };
  assign \$562  = vtx[202:185] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3006  = \$562  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3011  = \$563  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$566  = vtx[220:203] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3018  = \$566  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3023  = \$567  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$570  = vtx[238:221] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3030  = \$570  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3035  = \$571  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$573  = $signed(vtx[264:239]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$574  = \$573  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$576  = $signed(\$575 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$578  = $signed(\$577 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$579  = \$576  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$578 ;
  assign \$581  = $signed(\$580 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$583  = \$579  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$581  : { \$582 [25], \$582  };
  assign \$584  = $signed(\$583 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$586  = $signed(\$585 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$588  = $signed(\$587 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$589  = \$586  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$588 ;
  assign \$591  = $signed(\$590 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$593  = \$589  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$591  : { \$592 [25], \$592  };
  assign \$595  = $signed(\$594 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$597  = $signed(\$596 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$598  = \$595  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$597 ;
  assign \$600  = $signed(\$599 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$602  = \$598  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$600  : { \$601 [25], \$601  };
  assign \$603  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$602 );
  assign \$604  = \$584  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$593 [26], \$593  } : \$603 ;
  assign \$606  = $signed(\$605 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$608  = $signed(\$607 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$609  = \$606  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$608 ;
  assign \$610  = $signed(vtx[264:239]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _88_, _89_, _90_;
  assign _88_ = $signed(\$610 );
  assign _89_ = $signed(15'h2000);
  assign _90_ = (\$610 [42] == 1'h0) || \$610  == 0 ? _88_ : $signed(_88_ - (1'h0 ? _89_ + 1 : _89_ - 1));
  assign \$3078  = $signed(_90_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_89_);
  wire [42:0] _91_ = $signed(\$611 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3083  = (\$611 [42] == 1'h0) || _91_ == 0 ? $signed(_91_) : $signed(18'h186a0) + $signed(_91_);
  assign \$613  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$612 [16:0];
  assign \$614  = $signed(vtx[264:239]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _92_, _93_, _94_;
  assign _92_ = $signed(\$614 );
  assign _93_ = $signed(15'h2000);
  assign _94_ = (\$614 [42] == 1'h0) || \$614  == 0 ? _92_ : $signed(_92_ - (1'h0 ? _93_ + 1 : _93_ - 1));
  assign \$3090  = $signed(_94_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_93_);
  wire [42:0] _95_ = $signed(\$615 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3095  = (\$615 [42] == 1'h0) || _95_ == 0 ? $signed(_95_) : $signed(18'h186a0) + $signed(_95_);
  assign \$617  = \$609  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$613  : { 1'h0, \$616 [16:0] };
  assign \$618  = $signed(vtx[290:265]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$619  = \$618  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$621  = $signed(\$620 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$623  = $signed(\$622 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$624  = \$621  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$623 ;
  assign \$626  = $signed(\$625 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$628  = \$624  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$626  : { \$627 [25], \$627  };
  assign \$629  = $signed(\$628 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$631  = $signed(\$630 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$633  = $signed(\$632 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$634  = \$631  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$633 ;
  assign \$636  = $signed(\$635 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$638  = \$634  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$636  : { \$637 [25], \$637  };
  assign \$640  = $signed(\$639 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$642  = $signed(\$641 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$643  = \$640  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$642 ;
  assign \$645  = $signed(\$644 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$647  = \$643  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$645  : { \$646 [25], \$646  };
  assign \$648  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$647 );
  assign \$649  = \$629  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$638 [26], \$638  } : \$648 ;
  assign \$651  = $signed(\$650 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$653  = $signed(\$652 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$654  = \$651  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$653 ;
  assign \$655  = $signed(vtx[290:265]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _96_, _97_, _98_;
  assign _96_ = $signed(\$655 );
  assign _97_ = $signed(15'h2000);
  assign _98_ = (\$655 [42] == 1'h0) || \$655  == 0 ? _96_ : $signed(_96_ - (1'h0 ? _97_ + 1 : _97_ - 1));
  assign \$3139  = $signed(_98_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_97_);
  wire [42:0] _99_ = $signed(\$656 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3144  = (\$656 [42] == 1'h0) || _99_ == 0 ? $signed(_99_) : $signed(18'h186a0) + $signed(_99_);
  assign \$658  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$657 [16:0];
  assign \$659  = $signed(vtx[290:265]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _100_, _101_, _102_;
  assign _100_ = $signed(\$659 );
  assign _101_ = $signed(15'h2000);
  assign _102_ = (\$659 [42] == 1'h0) || \$659  == 0 ? _100_ : $signed(_100_ - (1'h0 ? _101_ + 1 : _101_ - 1));
  assign \$3151  = $signed(_102_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_101_);
  wire [42:0] _103_ = $signed(\$660 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3156  = (\$660 [42] == 1'h0) || _103_ == 0 ? $signed(_103_) : $signed(18'h186a0) + $signed(_103_);
  assign \$662  = \$654  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$658  : { 1'h0, \$661 [16:0] };
  assign \$663  = $signed(vtx[316:291]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$664  = \$663  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$666  = $signed(\$665 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$668  = $signed(\$667 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$669  = \$666  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$668 ;
  assign \$671  = $signed(\$670 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$673  = \$669  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$671  : { \$672 [25], \$672  };
  assign \$674  = $signed(\$673 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$676  = $signed(\$675 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$678  = $signed(\$677 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$679  = \$676  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$678 ;
  assign \$681  = $signed(\$680 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$683  = \$679  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$681  : { \$682 [25], \$682  };
  assign \$685  = $signed(\$684 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$687  = $signed(\$686 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$688  = \$685  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$687 ;
  assign \$690  = $signed(\$689 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$692  = \$688  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$690  : { \$691 [25], \$691  };
  assign \$693  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$692 );
  assign \$694  = \$674  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$683 [26], \$683  } : \$693 ;
  assign \$696  = $signed(\$695 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$698  = $signed(\$697 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$699  = \$696  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$698 ;
  assign \$700  = $signed(vtx[316:291]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _104_, _105_, _106_;
  assign _104_ = $signed(\$700 );
  assign _105_ = $signed(15'h2000);
  assign _106_ = (\$700 [42] == 1'h0) || \$700  == 0 ? _104_ : $signed(_104_ - (1'h0 ? _105_ + 1 : _105_ - 1));
  assign \$3200  = $signed(_106_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_105_);
  wire [42:0] _107_ = $signed(\$701 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3205  = (\$701 [42] == 1'h0) || _107_ == 0 ? $signed(_107_) : $signed(18'h186a0) + $signed(_107_);
  assign \$703  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$702 [16:0];
  assign \$704  = $signed(vtx[316:291]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _108_, _109_, _110_;
  assign _108_ = $signed(\$704 );
  assign _109_ = $signed(15'h2000);
  assign _110_ = (\$704 [42] == 1'h0) || \$704  == 0 ? _108_ : $signed(_108_ - (1'h0 ? _109_ + 1 : _109_ - 1));
  assign \$3212  = $signed(_110_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_109_);
  wire [42:0] _111_ = $signed(\$705 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3217  = (\$705 [42] == 1'h0) || _111_ == 0 ? $signed(_111_) : $signed(18'h186a0) + $signed(_111_);
  assign \$707  = \$699  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$703  : { 1'h0, \$706 [16:0] };
  assign \$708  = $signed(vtx[342:317]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$709  = \$708  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$711  = $signed(\$710 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$713  = $signed(\$712 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$714  = \$711  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$713 ;
  assign \$716  = $signed(\$715 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$718  = \$714  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$716  : { \$717 [25], \$717  };
  assign \$719  = $signed(\$718 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$721  = $signed(\$720 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$723  = $signed(\$722 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$724  = \$721  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$723 ;
  assign \$726  = $signed(\$725 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$728  = \$724  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$726  : { \$727 [25], \$727  };
  assign \$730  = $signed(\$729 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$732  = $signed(\$731 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$733  = \$730  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$732 ;
  assign \$735  = $signed(\$734 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$737  = \$733  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$735  : { \$736 [25], \$736  };
  assign \$738  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$737 );
  assign \$739  = \$719  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$728 [26], \$728  } : \$738 ;
  assign \$741  = $signed(\$740 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$743  = $signed(\$742 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$744  = \$741  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$743 ;
  assign \$745  = $signed(vtx[342:317]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _112_, _113_, _114_;
  assign _112_ = $signed(\$745 );
  assign _113_ = $signed(15'h2000);
  assign _114_ = (\$745 [42] == 1'h0) || \$745  == 0 ? _112_ : $signed(_112_ - (1'h0 ? _113_ + 1 : _113_ - 1));
  assign \$3261  = $signed(_114_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_113_);
  wire [42:0] _115_ = $signed(\$746 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3266  = (\$746 [42] == 1'h0) || _115_ == 0 ? $signed(_115_) : $signed(18'h186a0) + $signed(_115_);
  assign \$748  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$747 [16:0];
  assign \$749  = $signed(vtx[342:317]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _116_, _117_, _118_;
  assign _116_ = $signed(\$749 );
  assign _117_ = $signed(15'h2000);
  assign _118_ = (\$749 [42] == 1'h0) || \$749  == 0 ? _116_ : $signed(_116_ - (1'h0 ? _117_ + 1 : _117_ - 1));
  assign \$3273  = $signed(_118_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_117_);
  wire [42:0] _119_ = $signed(\$750 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3278  = (\$750 [42] == 1'h0) || _119_ == 0 ? $signed(_119_) : $signed(18'h186a0) + $signed(_119_);
  assign \$752  = \$744  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$748  : { 1'h0, \$751 [16:0] };
  assign \$753  = $signed(vtx[368:343]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$754  = \$753  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$756  = $signed(\$755 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$758  = $signed(\$757 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$759  = \$756  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$758 ;
  assign \$761  = $signed(\$760 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$763  = \$759  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$761  : { \$762 [25], \$762  };
  assign \$764  = $signed(\$763 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$766  = $signed(\$765 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$768  = $signed(\$767 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$769  = \$766  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$768 ;
  assign \$771  = $signed(\$770 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$773  = \$769  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$771  : { \$772 [25], \$772  };
  assign \$775  = $signed(\$774 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$777  = $signed(\$776 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$778  = \$775  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$777 ;
  assign \$780  = $signed(\$779 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$782  = \$778  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$780  : { \$781 [25], \$781  };
  assign \$783  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$782 );
  assign \$784  = \$764  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$773 [26], \$773  } : \$783 ;
  assign \$786  = $signed(\$785 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$788  = $signed(\$787 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$789  = \$786  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$788 ;
  assign \$790  = $signed(vtx[368:343]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _120_, _121_, _122_;
  assign _120_ = $signed(\$790 );
  assign _121_ = $signed(15'h2000);
  assign _122_ = (\$790 [42] == 1'h0) || \$790  == 0 ? _120_ : $signed(_120_ - (1'h0 ? _121_ + 1 : _121_ - 1));
  assign \$3322  = $signed(_122_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_121_);
  wire [42:0] _123_ = $signed(\$791 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3327  = (\$791 [42] == 1'h0) || _123_ == 0 ? $signed(_123_) : $signed(18'h186a0) + $signed(_123_);
  assign \$793  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$792 [16:0];
  assign \$794  = $signed(vtx[368:343]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _124_, _125_, _126_;
  assign _124_ = $signed(\$794 );
  assign _125_ = $signed(15'h2000);
  assign _126_ = (\$794 [42] == 1'h0) || \$794  == 0 ? _124_ : $signed(_124_ - (1'h0 ? _125_ + 1 : _125_ - 1));
  assign \$3334  = $signed(_126_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_125_);
  wire [42:0] _127_ = $signed(\$795 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3339  = (\$795 [42] == 1'h0) || _127_ == 0 ? $signed(_127_) : $signed(18'h186a0) + $signed(_127_);
  assign \$797  = \$789  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$793  : { 1'h0, \$796 [16:0] };
  assign \$799  = vtx[387:370] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3347  = \$799  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3352  = \$800  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$803  = vtx[405:388] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3359  = \$803  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3364  = \$804  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$807  = vtx[423:406] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3371  = \$807  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3376  = \$808  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$810  = $signed(vtx[449:424]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$811  = \$810  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$813  = $signed(\$812 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$815  = $signed(\$814 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$816  = \$813  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$815 ;
  assign \$818  = $signed(\$817 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$820  = \$816  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$818  : { \$819 [25], \$819  };
  assign \$821  = $signed(\$820 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$823  = $signed(\$822 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$825  = $signed(\$824 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$826  = \$823  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$825 ;
  assign \$828  = $signed(\$827 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$830  = \$826  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$828  : { \$829 [25], \$829  };
  assign \$832  = $signed(\$831 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$834  = $signed(\$833 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$835  = \$832  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$834 ;
  assign \$837  = $signed(\$836 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$839  = \$835  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$837  : { \$838 [25], \$838  };
  assign \$840  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$839 );
  assign \$841  = \$821  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$830 [26], \$830  } : \$840 ;
  assign \$843  = $signed(\$842 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$845  = $signed(\$844 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$846  = \$843  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$845 ;
  assign \$847  = $signed(vtx[449:424]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _128_, _129_, _130_;
  assign _128_ = $signed(\$847 );
  assign _129_ = $signed(15'h2000);
  assign _130_ = (\$847 [42] == 1'h0) || \$847  == 0 ? _128_ : $signed(_128_ - (1'h0 ? _129_ + 1 : _129_ - 1));
  assign \$3419  = $signed(_130_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_129_);
  wire [42:0] _131_ = $signed(\$848 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3424  = (\$848 [42] == 1'h0) || _131_ == 0 ? $signed(_131_) : $signed(18'h186a0) + $signed(_131_);
  assign \$850  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$849 [16:0];
  assign \$851  = $signed(vtx[449:424]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _132_, _133_, _134_;
  assign _132_ = $signed(\$851 );
  assign _133_ = $signed(15'h2000);
  assign _134_ = (\$851 [42] == 1'h0) || \$851  == 0 ? _132_ : $signed(_132_ - (1'h0 ? _133_ + 1 : _133_ - 1));
  assign \$3431  = $signed(_134_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_133_);
  wire [42:0] _135_ = $signed(\$852 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3436  = (\$852 [42] == 1'h0) || _135_ == 0 ? $signed(_135_) : $signed(18'h186a0) + $signed(_135_);
  assign \$854  = \$846  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$850  : { 1'h0, \$853 [16:0] };
  assign \$855  = $signed(vtx[475:450]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$856  = \$855  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$858  = $signed(\$857 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$860  = $signed(\$859 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$861  = \$858  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$860 ;
  assign \$863  = $signed(\$862 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$865  = \$861  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$863  : { \$864 [25], \$864  };
  assign \$866  = $signed(\$865 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$868  = $signed(\$867 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$870  = $signed(\$869 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$871  = \$868  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$870 ;
  assign \$873  = $signed(\$872 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$875  = \$871  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$873  : { \$874 [25], \$874  };
  assign \$877  = $signed(\$876 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$879  = $signed(\$878 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$880  = \$877  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$879 ;
  assign \$882  = $signed(\$881 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$884  = \$880  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$882  : { \$883 [25], \$883  };
  assign \$885  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$884 );
  assign \$886  = \$866  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$875 [26], \$875  } : \$885 ;
  assign \$888  = $signed(\$887 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$890  = $signed(\$889 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$891  = \$888  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$890 ;
  assign \$892  = $signed(vtx[475:450]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _136_, _137_, _138_;
  assign _136_ = $signed(\$892 );
  assign _137_ = $signed(15'h2000);
  assign _138_ = (\$892 [42] == 1'h0) || \$892  == 0 ? _136_ : $signed(_136_ - (1'h0 ? _137_ + 1 : _137_ - 1));
  assign \$3480  = $signed(_138_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_137_);
  wire [42:0] _139_ = $signed(\$893 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3485  = (\$893 [42] == 1'h0) || _139_ == 0 ? $signed(_139_) : $signed(18'h186a0) + $signed(_139_);
  assign \$895  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$894 [16:0];
  assign \$896  = $signed(vtx[475:450]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _140_, _141_, _142_;
  assign _140_ = $signed(\$896 );
  assign _141_ = $signed(15'h2000);
  assign _142_ = (\$896 [42] == 1'h0) || \$896  == 0 ? _140_ : $signed(_140_ - (1'h0 ? _141_ + 1 : _141_ - 1));
  assign \$3492  = $signed(_142_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_141_);
  wire [42:0] _143_ = $signed(\$897 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3497  = (\$897 [42] == 1'h0) || _143_ == 0 ? $signed(_143_) : $signed(18'h186a0) + $signed(_143_);
  assign \$899  = \$891  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$895  : { 1'h0, \$898 [16:0] };
  assign \$900  = $signed(vtx[501:476]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$901  = \$900  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$903  = $signed(\$902 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$905  = $signed(\$904 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$906  = \$903  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$905 ;
  assign \$908  = $signed(\$907 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$910  = \$906  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$908  : { \$909 [25], \$909  };
  assign \$911  = $signed(\$910 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$913  = $signed(\$912 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$915  = $signed(\$914 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$916  = \$913  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$915 ;
  assign \$918  = $signed(\$917 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$920  = \$916  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$918  : { \$919 [25], \$919  };
  assign \$922  = $signed(\$921 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$924  = $signed(\$923 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$925  = \$922  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$924 ;
  assign \$927  = $signed(\$926 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$929  = \$925  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$927  : { \$928 [25], \$928  };
  assign \$930  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$929 );
  assign \$931  = \$911  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$920 [26], \$920  } : \$930 ;
  assign \$933  = $signed(\$932 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$935  = $signed(\$934 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$936  = \$933  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$935 ;
  assign \$937  = $signed(vtx[501:476]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _144_, _145_, _146_;
  assign _144_ = $signed(\$937 );
  assign _145_ = $signed(15'h2000);
  assign _146_ = (\$937 [42] == 1'h0) || \$937  == 0 ? _144_ : $signed(_144_ - (1'h0 ? _145_ + 1 : _145_ - 1));
  assign \$3541  = $signed(_146_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_145_);
  wire [42:0] _147_ = $signed(\$938 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3546  = (\$938 [42] == 1'h0) || _147_ == 0 ? $signed(_147_) : $signed(18'h186a0) + $signed(_147_);
  assign \$940  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$939 [16:0];
  assign \$941  = $signed(vtx[501:476]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _148_, _149_, _150_;
  assign _148_ = $signed(\$941 );
  assign _149_ = $signed(15'h2000);
  assign _150_ = (\$941 [42] == 1'h0) || \$941  == 0 ? _148_ : $signed(_148_ - (1'h0 ? _149_ + 1 : _149_ - 1));
  assign \$3553  = $signed(_150_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_149_);
  wire [42:0] _151_ = $signed(\$942 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3558  = (\$942 [42] == 1'h0) || _151_ == 0 ? $signed(_151_) : $signed(18'h186a0) + $signed(_151_);
  assign \$944  = \$936  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$940  : { 1'h0, \$943 [16:0] };
  assign \$945  = $signed(vtx[527:502]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$946  = \$945  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$948  = $signed(\$947 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$950  = $signed(\$949 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$951  = \$948  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$950 ;
  assign \$953  = $signed(\$952 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$955  = \$951  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$953  : { \$954 [25], \$954  };
  assign \$956  = $signed(\$955 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$958  = $signed(\$957 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$960  = $signed(\$959 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$961  = \$958  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$960 ;
  assign \$963  = $signed(\$962 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$965  = \$961  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$963  : { \$964 [25], \$964  };
  assign \$967  = $signed(\$966 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$969  = $signed(\$968 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$970  = \$967  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$969 ;
  assign \$972  = $signed(\$971 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$974  = \$970  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$972  : { \$973 [25], \$973  };
  assign \$975  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$974 );
  assign \$976  = \$956  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$965 [26], \$965  } : \$975 ;
  assign \$978  = $signed(\$977 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$980  = $signed(\$979 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$981  = \$978  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$980 ;
  assign \$982  = $signed(vtx[527:502]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _152_, _153_, _154_;
  assign _152_ = $signed(\$982 );
  assign _153_ = $signed(15'h2000);
  assign _154_ = (\$982 [42] == 1'h0) || \$982  == 0 ? _152_ : $signed(_152_ - (1'h0 ? _153_ + 1 : _153_ - 1));
  assign \$3602  = $signed(_154_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_153_);
  wire [42:0] _155_ = $signed(\$983 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3607  = (\$983 [42] == 1'h0) || _155_ == 0 ? $signed(_155_) : $signed(18'h186a0) + $signed(_155_);
  assign \$985  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$984 [16:0];
  assign \$986  = $signed(vtx[527:502]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _156_, _157_, _158_;
  assign _156_ = $signed(\$986 );
  assign _157_ = $signed(15'h2000);
  assign _158_ = (\$986 [42] == 1'h0) || \$986  == 0 ? _156_ : $signed(_156_ - (1'h0 ? _157_ + 1 : _157_ - 1));
  assign \$3614  = $signed(_158_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_157_);
  wire [42:0] _159_ = $signed(\$987 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3619  = (\$987 [42] == 1'h0) || _159_ == 0 ? $signed(_159_) : $signed(18'h186a0) + $signed(_159_);
  assign \$989  = \$981  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$985  : { 1'h0, \$988 [16:0] };
  assign \$990  = $signed(vtx[553:528]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$991  = \$990  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$993  = $signed(\$992 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$995  = $signed(\$994 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$996  = \$993  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$995 ;
  assign \$998  = $signed(\$997 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1000  = \$996  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$998  : { \$999 [25], \$999  };
  assign \$1001  = $signed(\$1000 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1003  = $signed(\$1002 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1005  = $signed(\$1004 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1006  = \$1003  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1005 ;
  assign \$1008  = $signed(\$1007 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1010  = \$1006  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1008  : { \$1009 [25], \$1009  };
  assign \$1012  = $signed(\$1011 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1014  = $signed(\$1013 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1015  = \$1012  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1014 ;
  assign \$1017  = $signed(\$1016 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1019  = \$1015  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1017  : { \$1018 [25], \$1018  };
  assign \$1020  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1019 );
  assign \$1021  = \$1001  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1010 [26], \$1010  } : \$1020 ;
  assign \$1023  = $signed(\$1022 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1025  = $signed(\$1024 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1026  = \$1023  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1025 ;
  assign \$1027  = $signed(vtx[553:528]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _160_, _161_, _162_;
  assign _160_ = $signed(\$1027 );
  assign _161_ = $signed(15'h2000);
  assign _162_ = (\$1027 [42] == 1'h0) || \$1027  == 0 ? _160_ : $signed(_160_ - (1'h0 ? _161_ + 1 : _161_ - 1));
  assign \$3663  = $signed(_162_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_161_);
  wire [42:0] _163_ = $signed(\$1028 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3668  = (\$1028 [42] == 1'h0) || _163_ == 0 ? $signed(_163_) : $signed(18'h186a0) + $signed(_163_);
  assign \$1030  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1029 [16:0];
  assign \$1031  = $signed(vtx[553:528]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _164_, _165_, _166_;
  assign _164_ = $signed(\$1031 );
  assign _165_ = $signed(15'h2000);
  assign _166_ = (\$1031 [42] == 1'h0) || \$1031  == 0 ? _164_ : $signed(_164_ - (1'h0 ? _165_ + 1 : _165_ - 1));
  assign \$3675  = $signed(_166_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_165_);
  wire [42:0] _167_ = $signed(\$1032 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3680  = (\$1032 [42] == 1'h0) || _167_ == 0 ? $signed(_167_) : $signed(18'h186a0) + $signed(_167_);
  assign \$1034  = \$1026  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1030  : { 1'h0, \$1033 [16:0] };
  assign \$1035  = $signed(\$signal$37 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal );
  assign \$1036  = $signed(\$signal$40 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$39 );
  assign \$1037  = $signed(\$signal$38 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal );
  assign \$1038  = $signed(\$signal$41 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$signal$39 );
  assign \$1039  = $signed(\$signal [15:4]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$37 [15:4]);
  assign \$1040  = \$1039  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$signal [15:4] : \$signal$37 [15:4];
  assign \$1041  = $signed(\$1040 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$38 [15:4]);
  assign \$1042  = $signed(\$signal [15:4]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$37 [15:4]);
  assign \$1043  = \$1042  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$signal [15:4] : \$signal$37 [15:4];
  assign \$1044  = \$1041  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$1043  : \$signal$38 [15:4];
  assign \$1045  = $signed(\$signal [15:4]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$37 [15:4]);
  assign \$1046  = \$1045  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$signal [15:4] : \$signal$37 [15:4];
  assign \$1047  = $signed(\$1046 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$38 [15:4]);
  assign \$1048  = $signed(\$signal [15:4]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$37 [15:4]);
  assign \$1049  = \$1048  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$signal [15:4] : \$signal$37 [15:4];
  assign \$1050  = \$1047  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$1049  : \$signal$38 [15:4];
  assign \$1051  = $signed(\$signal$39 [15:4]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$40 [15:4]);
  assign \$1052  = \$1051  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$signal$39 [15:4] : \$signal$40 [15:4];
  assign \$1053  = $signed(\$1052 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$41 [15:4]);
  assign \$1054  = $signed(\$signal$39 [15:4]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$40 [15:4]);
  assign \$1055  = \$1054  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$signal$39 [15:4] : \$signal$40 [15:4];
  assign \$1056  = \$1053  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$1055  : \$signal$41 [15:4];
  assign \$1057  = $signed(\$signal$39 [15:4]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$40 [15:4]);
  assign \$1058  = \$1057  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$signal$39 [15:4] : \$signal$40 [15:4];
  assign \$1059  = $signed(\$1058 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$41 [15:4]);
  assign \$1060  = $signed(\$signal$39 [15:4]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$signal$40 [15:4]);
  assign \$1061  = \$1060  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$signal$39 [15:4] : \$signal$40 [15:4];
  assign \$1062  = \$1059  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) \$1061  : \$signal$41 [15:4];
  assign \$1063  = $signed(area_temp) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [31:4]);
  assign \$1064  = $signed(bb_min_x) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(fb_info[147:116]);
  assign \$1065  = \$1064  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) { bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x[12], bb_min_x } : fb_info[147:116];
  assign \$1066  = $signed(fb_info[147:116]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:278" *) $signed({ 1'h0, fb_info[211:180] });
  assign \$1067  = $signed(\$1066 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:278" *) $signed(2'h1);
  assign \$1068  = $signed(bb_max_x) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$1067 );
  assign \$1069  = $signed(fb_info[147:116]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:278" *) $signed({ 1'h0, fb_info[211:180] });
  assign \$1070  = $signed(\$1069 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:278" *) $signed(2'h1);
  assign \$1071  = \$1068  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) { bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x[12], bb_max_x } : \$1070 ;
  assign \$1072  = $signed(bb_min_y) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(fb_info[179:148]);
  assign \$1073  = \$1072  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) { bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y[12], bb_min_y } : fb_info[179:148];
  assign \$1074  = $signed(fb_info[179:148]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:281" *) $signed({ 1'h0, fb_info[243:212] });
  assign \$1075  = $signed(\$1074 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:281" *) $signed(2'h1);
  assign \$1076  = $signed(bb_max_y) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) $signed(\$1075 );
  assign \$1077  = $signed(fb_info[179:148]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:281" *) $signed({ 1'h0, fb_info[243:212] });
  assign \$1078  = $signed(\$1077 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:281" *) $signed(2'h1);
  assign \$1079  = \$1076  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/transactron_utils.py:170" *) { bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y[12], bb_max_y } : \$1078 ;
  assign \$1081  = \$1080  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 1'h1;
  assign \$1082  = ff & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:309" *) \$1081 ;
  assign \$1083  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:314" *) ff;
  assign \$1085  = \$1084  == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/enum.py:303" *) 2'h2;
  assign \$1086  = \$1083  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:314" *) \$1085 ;
  assign \$1087  = | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:318" *) outside_bits;
  assign \$1088  = ! (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) area;
  assign \$1089  = \$1087  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:318" *) \$1088 ;
  assign \$1095  = $signed(area) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1096  = \$1095  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1098  = $signed(\$1097 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1100  = $signed(\$1099 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1101  = \$1098  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1100 ;
  assign \$1103  = $signed(\$1102 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1105  = \$1101  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1103  : { \$1104 [28], \$1104  };
  assign \$1106  = $signed(\$1105 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1108  = $signed(\$1107 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1110  = $signed(\$1109 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1111  = \$1108  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1110 ;
  assign \$1113  = $signed(\$1112 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1115  = \$1111  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1113  : { \$1114 [28], \$1114  };
  assign \$1117  = $signed(\$1116 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1119  = $signed(\$1118 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1120  = \$1117  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1119 ;
  assign \$1122  = $signed(\$1121 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1124  = \$1120  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1122  : { \$1123 [28], \$1123  };
  assign \$1125  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1124 );
  assign \$1126  = \$1106  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1115 [29], \$1115  } : \$1125 ;
  assign \$1128  = $signed(\$1127 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1130  = $signed(\$1129 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1131  = \$1128  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1130 ;
  assign \$1132  = $signed(area) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [39:0] _168_, _169_, _170_;
  assign _168_ = $signed(\$1132 );
  assign _169_ = $signed(6'h10);
  assign _170_ = (\$1132 [38] == 1'h0) || \$1132  == 0 ? _168_ : $signed(_168_ - (1'h0 ? _169_ + 1 : _169_ - 1));
  assign \$3789  = $signed(_170_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_169_);
  wire [38:0] _171_ = $signed(\$1133 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$3794  = (\$1133 [38] == 1'h0) || _171_ == 0 ? $signed(_171_) : $signed(11'h3e8) + $signed(_171_);
  assign \$1135  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1134 [9:0];
  assign \$1136  = $signed(area) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [39:0] _172_, _173_, _174_;
  assign _172_ = $signed(\$1136 );
  assign _173_ = $signed(6'h10);
  assign _174_ = (\$1136 [38] == 1'h0) || \$1136  == 0 ? _172_ : $signed(_172_ - (1'h0 ? _173_ + 1 : _173_ - 1));
  assign \$3801  = $signed(_174_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_173_);
  wire [38:0] _175_ = $signed(\$1137 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$3806  = (\$1137 [38] == 1'h0) || _175_ == 0 ? $signed(_175_) : $signed(11'h3e8) + $signed(_175_);
  assign \$1139  = \$1131  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1135  : { 1'h0, \$1138 [9:0] };
  assign \$1142  = o__payload[17:0] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3816  = \$1142  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3821  = \$1143  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1146  = o__payload[35:18] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3828  = \$1146  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3833  = \$1147  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1150  = o__payload[53:36] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$3840  = \$1150  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$3845  = \$1151  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1153  = $signed(o__payload[79:54]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1154  = \$1153  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1156  = $signed(\$1155 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1158  = $signed(\$1157 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1159  = \$1156  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1158 ;
  assign \$1161  = $signed(\$1160 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1163  = \$1159  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1161  : { \$1162 [25], \$1162  };
  assign \$1164  = $signed(\$1163 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1166  = $signed(\$1165 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1168  = $signed(\$1167 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1169  = \$1166  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1168 ;
  assign \$1171  = $signed(\$1170 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1173  = \$1169  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1171  : { \$1172 [25], \$1172  };
  assign \$1175  = $signed(\$1174 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1177  = $signed(\$1176 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1178  = \$1175  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1177 ;
  assign \$1180  = $signed(\$1179 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1182  = \$1178  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1180  : { \$1181 [25], \$1181  };
  assign \$1183  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1182 );
  assign \$1184  = \$1164  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1173 [26], \$1173  } : \$1183 ;
  assign \$1186  = $signed(\$1185 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1188  = $signed(\$1187 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1189  = \$1186  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1188 ;
  assign \$1190  = $signed(o__payload[79:54]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _176_, _177_, _178_;
  assign _176_ = $signed(\$1190 );
  assign _177_ = $signed(15'h2000);
  assign _178_ = (\$1190 [42] == 1'h0) || \$1190  == 0 ? _176_ : $signed(_176_ - (1'h0 ? _177_ + 1 : _177_ - 1));
  assign \$3888  = $signed(_178_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_177_);
  wire [42:0] _179_ = $signed(\$1191 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3893  = (\$1191 [42] == 1'h0) || _179_ == 0 ? $signed(_179_) : $signed(18'h186a0) + $signed(_179_);
  assign \$1193  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1192 [16:0];
  assign \$1194  = $signed(o__payload[79:54]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _180_, _181_, _182_;
  assign _180_ = $signed(\$1194 );
  assign _181_ = $signed(15'h2000);
  assign _182_ = (\$1194 [42] == 1'h0) || \$1194  == 0 ? _180_ : $signed(_180_ - (1'h0 ? _181_ + 1 : _181_ - 1));
  assign \$3900  = $signed(_182_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_181_);
  wire [42:0] _183_ = $signed(\$1195 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3905  = (\$1195 [42] == 1'h0) || _183_ == 0 ? $signed(_183_) : $signed(18'h186a0) + $signed(_183_);
  assign \$1197  = \$1189  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1193  : { 1'h0, \$1196 [16:0] };
  assign \$1198  = $signed(o__payload[105:80]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1199  = \$1198  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1201  = $signed(\$1200 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1203  = $signed(\$1202 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1204  = \$1201  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1203 ;
  assign \$1206  = $signed(\$1205 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1208  = \$1204  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1206  : { \$1207 [25], \$1207  };
  assign \$1209  = $signed(\$1208 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1211  = $signed(\$1210 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1213  = $signed(\$1212 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1214  = \$1211  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1213 ;
  assign \$1216  = $signed(\$1215 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1218  = \$1214  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1216  : { \$1217 [25], \$1217  };
  assign \$1220  = $signed(\$1219 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1222  = $signed(\$1221 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1223  = \$1220  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1222 ;
  assign \$1225  = $signed(\$1224 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1227  = \$1223  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1225  : { \$1226 [25], \$1226  };
  assign \$1228  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1227 );
  assign \$1229  = \$1209  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1218 [26], \$1218  } : \$1228 ;
  assign \$1231  = $signed(\$1230 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1233  = $signed(\$1232 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1234  = \$1231  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1233 ;
  assign \$1235  = $signed(o__payload[105:80]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _184_, _185_, _186_;
  assign _184_ = $signed(\$1235 );
  assign _185_ = $signed(15'h2000);
  assign _186_ = (\$1235 [42] == 1'h0) || \$1235  == 0 ? _184_ : $signed(_184_ - (1'h0 ? _185_ + 1 : _185_ - 1));
  assign \$3949  = $signed(_186_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_185_);
  wire [42:0] _187_ = $signed(\$1236 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3954  = (\$1236 [42] == 1'h0) || _187_ == 0 ? $signed(_187_) : $signed(18'h186a0) + $signed(_187_);
  assign \$1238  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1237 [16:0];
  assign \$1239  = $signed(o__payload[105:80]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _188_, _189_, _190_;
  assign _188_ = $signed(\$1239 );
  assign _189_ = $signed(15'h2000);
  assign _190_ = (\$1239 [42] == 1'h0) || \$1239  == 0 ? _188_ : $signed(_188_ - (1'h0 ? _189_ + 1 : _189_ - 1));
  assign \$3961  = $signed(_190_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_189_);
  wire [42:0] _191_ = $signed(\$1240 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$3966  = (\$1240 [42] == 1'h0) || _191_ == 0 ? $signed(_191_) : $signed(18'h186a0) + $signed(_191_);
  assign \$1242  = \$1234  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1238  : { 1'h0, \$1241 [16:0] };
  assign \$1243  = $signed(o__payload[131:106]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1244  = \$1243  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1246  = $signed(\$1245 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1248  = $signed(\$1247 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1249  = \$1246  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1248 ;
  assign \$1251  = $signed(\$1250 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1253  = \$1249  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1251  : { \$1252 [25], \$1252  };
  assign \$1254  = $signed(\$1253 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1256  = $signed(\$1255 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1258  = $signed(\$1257 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1259  = \$1256  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1258 ;
  assign \$1261  = $signed(\$1260 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1263  = \$1259  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1261  : { \$1262 [25], \$1262  };
  assign \$1265  = $signed(\$1264 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1267  = $signed(\$1266 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1268  = \$1265  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1267 ;
  assign \$1270  = $signed(\$1269 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1272  = \$1268  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1270  : { \$1271 [25], \$1271  };
  assign \$1273  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1272 );
  assign \$1274  = \$1254  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1263 [26], \$1263  } : \$1273 ;
  assign \$1276  = $signed(\$1275 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1278  = $signed(\$1277 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1279  = \$1276  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1278 ;
  assign \$1280  = $signed(o__payload[131:106]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _192_, _193_, _194_;
  assign _192_ = $signed(\$1280 );
  assign _193_ = $signed(15'h2000);
  assign _194_ = (\$1280 [42] == 1'h0) || \$1280  == 0 ? _192_ : $signed(_192_ - (1'h0 ? _193_ + 1 : _193_ - 1));
  assign \$4010  = $signed(_194_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_193_);
  wire [42:0] _195_ = $signed(\$1281 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4015  = (\$1281 [42] == 1'h0) || _195_ == 0 ? $signed(_195_) : $signed(18'h186a0) + $signed(_195_);
  assign \$1283  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1282 [16:0];
  assign \$1284  = $signed(o__payload[131:106]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _196_, _197_, _198_;
  assign _196_ = $signed(\$1284 );
  assign _197_ = $signed(15'h2000);
  assign _198_ = (\$1284 [42] == 1'h0) || \$1284  == 0 ? _196_ : $signed(_196_ - (1'h0 ? _197_ + 1 : _197_ - 1));
  assign \$4022  = $signed(_198_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_197_);
  wire [42:0] _199_ = $signed(\$1285 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4027  = (\$1285 [42] == 1'h0) || _199_ == 0 ? $signed(_199_) : $signed(18'h186a0) + $signed(_199_);
  assign \$1287  = \$1279  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1283  : { 1'h0, \$1286 [16:0] };
  assign \$1288  = $signed(o__payload[157:132]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1289  = \$1288  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1291  = $signed(\$1290 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1293  = $signed(\$1292 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1294  = \$1291  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1293 ;
  assign \$1296  = $signed(\$1295 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1298  = \$1294  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1296  : { \$1297 [25], \$1297  };
  assign \$1299  = $signed(\$1298 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1301  = $signed(\$1300 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1303  = $signed(\$1302 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1304  = \$1301  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1303 ;
  assign \$1306  = $signed(\$1305 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1308  = \$1304  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1306  : { \$1307 [25], \$1307  };
  assign \$1310  = $signed(\$1309 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1312  = $signed(\$1311 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1313  = \$1310  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1312 ;
  assign \$1315  = $signed(\$1314 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1317  = \$1313  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1315  : { \$1316 [25], \$1316  };
  assign \$1318  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1317 );
  assign \$1319  = \$1299  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1308 [26], \$1308  } : \$1318 ;
  assign \$1321  = $signed(\$1320 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1323  = $signed(\$1322 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1324  = \$1321  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1323 ;
  assign \$1325  = $signed(o__payload[157:132]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _200_, _201_, _202_;
  assign _200_ = $signed(\$1325 );
  assign _201_ = $signed(15'h2000);
  assign _202_ = (\$1325 [42] == 1'h0) || \$1325  == 0 ? _200_ : $signed(_200_ - (1'h0 ? _201_ + 1 : _201_ - 1));
  assign \$4071  = $signed(_202_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_201_);
  wire [42:0] _203_ = $signed(\$1326 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4076  = (\$1326 [42] == 1'h0) || _203_ == 0 ? $signed(_203_) : $signed(18'h186a0) + $signed(_203_);
  assign \$1328  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1327 [16:0];
  assign \$1329  = $signed(o__payload[157:132]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _204_, _205_, _206_;
  assign _204_ = $signed(\$1329 );
  assign _205_ = $signed(15'h2000);
  assign _206_ = (\$1329 [42] == 1'h0) || \$1329  == 0 ? _204_ : $signed(_204_ - (1'h0 ? _205_ + 1 : _205_ - 1));
  assign \$4083  = $signed(_206_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_205_);
  wire [42:0] _207_ = $signed(\$1330 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4088  = (\$1330 [42] == 1'h0) || _207_ == 0 ? $signed(_207_) : $signed(18'h186a0) + $signed(_207_);
  assign \$1332  = \$1324  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1328  : { 1'h0, \$1331 [16:0] };
  assign \$1333  = $signed(o__payload[183:158]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1334  = \$1333  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1336  = $signed(\$1335 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1338  = $signed(\$1337 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1339  = \$1336  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1338 ;
  assign \$1341  = $signed(\$1340 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1343  = \$1339  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1341  : { \$1342 [25], \$1342  };
  assign \$1344  = $signed(\$1343 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1346  = $signed(\$1345 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1348  = $signed(\$1347 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1349  = \$1346  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1348 ;
  assign \$1351  = $signed(\$1350 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1353  = \$1349  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1351  : { \$1352 [25], \$1352  };
  assign \$1355  = $signed(\$1354 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1357  = $signed(\$1356 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1358  = \$1355  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1357 ;
  assign \$1360  = $signed(\$1359 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1362  = \$1358  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1360  : { \$1361 [25], \$1361  };
  assign \$1363  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1362 );
  assign \$1364  = \$1344  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1353 [26], \$1353  } : \$1363 ;
  assign \$1366  = $signed(\$1365 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1368  = $signed(\$1367 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1369  = \$1366  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1368 ;
  assign \$1370  = $signed(o__payload[183:158]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _208_, _209_, _210_;
  assign _208_ = $signed(\$1370 );
  assign _209_ = $signed(15'h2000);
  assign _210_ = (\$1370 [42] == 1'h0) || \$1370  == 0 ? _208_ : $signed(_208_ - (1'h0 ? _209_ + 1 : _209_ - 1));
  assign \$4132  = $signed(_210_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_209_);
  wire [42:0] _211_ = $signed(\$1371 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4137  = (\$1371 [42] == 1'h0) || _211_ == 0 ? $signed(_211_) : $signed(18'h186a0) + $signed(_211_);
  assign \$1373  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1372 [16:0];
  assign \$1374  = $signed(o__payload[183:158]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _212_, _213_, _214_;
  assign _212_ = $signed(\$1374 );
  assign _213_ = $signed(15'h2000);
  assign _214_ = (\$1374 [42] == 1'h0) || \$1374  == 0 ? _212_ : $signed(_212_ - (1'h0 ? _213_ + 1 : _213_ - 1));
  assign \$4144  = $signed(_214_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_213_);
  wire [42:0] _215_ = $signed(\$1375 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4149  = (\$1375 [42] == 1'h0) || _215_ == 0 ? $signed(_215_) : $signed(18'h186a0) + $signed(_215_);
  assign \$1377  = \$1369  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1373  : { 1'h0, \$1376 [16:0] };
  assign \$1379  = o__payload[202:185] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$4157  = \$1379  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$4162  = \$1380  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1383  = o__payload[220:203] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$4169  = \$1383  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$4174  = \$1384  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1387  = o__payload[238:221] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$4181  = \$1387  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$4186  = \$1388  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1390  = $signed(o__payload[264:239]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1391  = \$1390  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1393  = $signed(\$1392 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1395  = $signed(\$1394 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1396  = \$1393  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1395 ;
  assign \$1398  = $signed(\$1397 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1400  = \$1396  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1398  : { \$1399 [25], \$1399  };
  assign \$1401  = $signed(\$1400 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1403  = $signed(\$1402 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1405  = $signed(\$1404 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1406  = \$1403  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1405 ;
  assign \$1408  = $signed(\$1407 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1410  = \$1406  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1408  : { \$1409 [25], \$1409  };
  assign \$1412  = $signed(\$1411 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1414  = $signed(\$1413 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1415  = \$1412  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1414 ;
  assign \$1417  = $signed(\$1416 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1419  = \$1415  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1417  : { \$1418 [25], \$1418  };
  assign \$1420  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1419 );
  assign \$1421  = \$1401  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1410 [26], \$1410  } : \$1420 ;
  assign \$1423  = $signed(\$1422 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1425  = $signed(\$1424 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1426  = \$1423  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1425 ;
  assign \$1427  = $signed(o__payload[264:239]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _216_, _217_, _218_;
  assign _216_ = $signed(\$1427 );
  assign _217_ = $signed(15'h2000);
  assign _218_ = (\$1427 [42] == 1'h0) || \$1427  == 0 ? _216_ : $signed(_216_ - (1'h0 ? _217_ + 1 : _217_ - 1));
  assign \$4229  = $signed(_218_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_217_);
  wire [42:0] _219_ = $signed(\$1428 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4234  = (\$1428 [42] == 1'h0) || _219_ == 0 ? $signed(_219_) : $signed(18'h186a0) + $signed(_219_);
  assign \$1430  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1429 [16:0];
  assign \$1431  = $signed(o__payload[264:239]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _220_, _221_, _222_;
  assign _220_ = $signed(\$1431 );
  assign _221_ = $signed(15'h2000);
  assign _222_ = (\$1431 [42] == 1'h0) || \$1431  == 0 ? _220_ : $signed(_220_ - (1'h0 ? _221_ + 1 : _221_ - 1));
  assign \$4241  = $signed(_222_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_221_);
  wire [42:0] _223_ = $signed(\$1432 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4246  = (\$1432 [42] == 1'h0) || _223_ == 0 ? $signed(_223_) : $signed(18'h186a0) + $signed(_223_);
  assign \$1434  = \$1426  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1430  : { 1'h0, \$1433 [16:0] };
  assign \$1435  = $signed(o__payload[290:265]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1436  = \$1435  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1438  = $signed(\$1437 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1440  = $signed(\$1439 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1441  = \$1438  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1440 ;
  assign \$1443  = $signed(\$1442 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1445  = \$1441  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1443  : { \$1444 [25], \$1444  };
  assign \$1446  = $signed(\$1445 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1448  = $signed(\$1447 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1450  = $signed(\$1449 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1451  = \$1448  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1450 ;
  assign \$1453  = $signed(\$1452 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1455  = \$1451  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1453  : { \$1454 [25], \$1454  };
  assign \$1457  = $signed(\$1456 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1459  = $signed(\$1458 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1460  = \$1457  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1459 ;
  assign \$1462  = $signed(\$1461 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1464  = \$1460  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1462  : { \$1463 [25], \$1463  };
  assign \$1465  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1464 );
  assign \$1466  = \$1446  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1455 [26], \$1455  } : \$1465 ;
  assign \$1468  = $signed(\$1467 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1470  = $signed(\$1469 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1471  = \$1468  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1470 ;
  assign \$1472  = $signed(o__payload[290:265]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _224_, _225_, _226_;
  assign _224_ = $signed(\$1472 );
  assign _225_ = $signed(15'h2000);
  assign _226_ = (\$1472 [42] == 1'h0) || \$1472  == 0 ? _224_ : $signed(_224_ - (1'h0 ? _225_ + 1 : _225_ - 1));
  assign \$4290  = $signed(_226_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_225_);
  wire [42:0] _227_ = $signed(\$1473 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4295  = (\$1473 [42] == 1'h0) || _227_ == 0 ? $signed(_227_) : $signed(18'h186a0) + $signed(_227_);
  assign \$1475  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1474 [16:0];
  assign \$1476  = $signed(o__payload[290:265]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _228_, _229_, _230_;
  assign _228_ = $signed(\$1476 );
  assign _229_ = $signed(15'h2000);
  assign _230_ = (\$1476 [42] == 1'h0) || \$1476  == 0 ? _228_ : $signed(_228_ - (1'h0 ? _229_ + 1 : _229_ - 1));
  assign \$4302  = $signed(_230_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_229_);
  wire [42:0] _231_ = $signed(\$1477 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4307  = (\$1477 [42] == 1'h0) || _231_ == 0 ? $signed(_231_) : $signed(18'h186a0) + $signed(_231_);
  assign \$1479  = \$1471  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1475  : { 1'h0, \$1478 [16:0] };
  assign \$1480  = $signed(o__payload[316:291]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1481  = \$1480  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1483  = $signed(\$1482 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1485  = $signed(\$1484 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1486  = \$1483  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1485 ;
  assign \$1488  = $signed(\$1487 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1490  = \$1486  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1488  : { \$1489 [25], \$1489  };
  assign \$1491  = $signed(\$1490 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1493  = $signed(\$1492 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1495  = $signed(\$1494 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1496  = \$1493  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1495 ;
  assign \$1498  = $signed(\$1497 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1500  = \$1496  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1498  : { \$1499 [25], \$1499  };
  assign \$1502  = $signed(\$1501 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1504  = $signed(\$1503 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1505  = \$1502  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1504 ;
  assign \$1507  = $signed(\$1506 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1509  = \$1505  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1507  : { \$1508 [25], \$1508  };
  assign \$1510  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1509 );
  assign \$1511  = \$1491  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1500 [26], \$1500  } : \$1510 ;
  assign \$1513  = $signed(\$1512 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1515  = $signed(\$1514 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1516  = \$1513  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1515 ;
  assign \$1517  = $signed(o__payload[316:291]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _232_, _233_, _234_;
  assign _232_ = $signed(\$1517 );
  assign _233_ = $signed(15'h2000);
  assign _234_ = (\$1517 [42] == 1'h0) || \$1517  == 0 ? _232_ : $signed(_232_ - (1'h0 ? _233_ + 1 : _233_ - 1));
  assign \$4351  = $signed(_234_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_233_);
  wire [42:0] _235_ = $signed(\$1518 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4356  = (\$1518 [42] == 1'h0) || _235_ == 0 ? $signed(_235_) : $signed(18'h186a0) + $signed(_235_);
  assign \$1520  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1519 [16:0];
  assign \$1521  = $signed(o__payload[316:291]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _236_, _237_, _238_;
  assign _236_ = $signed(\$1521 );
  assign _237_ = $signed(15'h2000);
  assign _238_ = (\$1521 [42] == 1'h0) || \$1521  == 0 ? _236_ : $signed(_236_ - (1'h0 ? _237_ + 1 : _237_ - 1));
  assign \$4363  = $signed(_238_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_237_);
  wire [42:0] _239_ = $signed(\$1522 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4368  = (\$1522 [42] == 1'h0) || _239_ == 0 ? $signed(_239_) : $signed(18'h186a0) + $signed(_239_);
  assign \$1524  = \$1516  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1520  : { 1'h0, \$1523 [16:0] };
  assign \$1525  = $signed(o__payload[342:317]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1526  = \$1525  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1528  = $signed(\$1527 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1530  = $signed(\$1529 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1531  = \$1528  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1530 ;
  assign \$1533  = $signed(\$1532 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1535  = \$1531  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1533  : { \$1534 [25], \$1534  };
  assign \$1536  = $signed(\$1535 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1538  = $signed(\$1537 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1540  = $signed(\$1539 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1541  = \$1538  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1540 ;
  assign \$1543  = $signed(\$1542 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1545  = \$1541  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1543  : { \$1544 [25], \$1544  };
  assign \$1547  = $signed(\$1546 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1549  = $signed(\$1548 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1550  = \$1547  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1549 ;
  assign \$1552  = $signed(\$1551 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1554  = \$1550  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1552  : { \$1553 [25], \$1553  };
  assign \$1555  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1554 );
  assign \$1556  = \$1536  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1545 [26], \$1545  } : \$1555 ;
  assign \$1558  = $signed(\$1557 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1560  = $signed(\$1559 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1561  = \$1558  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1560 ;
  assign \$1562  = $signed(o__payload[342:317]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _240_, _241_, _242_;
  assign _240_ = $signed(\$1562 );
  assign _241_ = $signed(15'h2000);
  assign _242_ = (\$1562 [42] == 1'h0) || \$1562  == 0 ? _240_ : $signed(_240_ - (1'h0 ? _241_ + 1 : _241_ - 1));
  assign \$4412  = $signed(_242_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_241_);
  wire [42:0] _243_ = $signed(\$1563 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4417  = (\$1563 [42] == 1'h0) || _243_ == 0 ? $signed(_243_) : $signed(18'h186a0) + $signed(_243_);
  assign \$1565  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1564 [16:0];
  assign \$1566  = $signed(o__payload[342:317]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _244_, _245_, _246_;
  assign _244_ = $signed(\$1566 );
  assign _245_ = $signed(15'h2000);
  assign _246_ = (\$1566 [42] == 1'h0) || \$1566  == 0 ? _244_ : $signed(_244_ - (1'h0 ? _245_ + 1 : _245_ - 1));
  assign \$4424  = $signed(_246_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_245_);
  wire [42:0] _247_ = $signed(\$1567 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4429  = (\$1567 [42] == 1'h0) || _247_ == 0 ? $signed(_247_) : $signed(18'h186a0) + $signed(_247_);
  assign \$1569  = \$1561  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1565  : { 1'h0, \$1568 [16:0] };
  assign \$1570  = $signed(o__payload[368:343]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1571  = \$1570  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1573  = $signed(\$1572 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1575  = $signed(\$1574 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1576  = \$1573  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1575 ;
  assign \$1578  = $signed(\$1577 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1580  = \$1576  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1578  : { \$1579 [25], \$1579  };
  assign \$1581  = $signed(\$1580 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1583  = $signed(\$1582 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1585  = $signed(\$1584 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1586  = \$1583  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1585 ;
  assign \$1588  = $signed(\$1587 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1590  = \$1586  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1588  : { \$1589 [25], \$1589  };
  assign \$1592  = $signed(\$1591 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1594  = $signed(\$1593 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1595  = \$1592  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1594 ;
  assign \$1597  = $signed(\$1596 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1599  = \$1595  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1597  : { \$1598 [25], \$1598  };
  assign \$1600  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1599 );
  assign \$1601  = \$1581  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1590 [26], \$1590  } : \$1600 ;
  assign \$1603  = $signed(\$1602 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1605  = $signed(\$1604 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1606  = \$1603  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1605 ;
  assign \$1607  = $signed(o__payload[368:343]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _248_, _249_, _250_;
  assign _248_ = $signed(\$1607 );
  assign _249_ = $signed(15'h2000);
  assign _250_ = (\$1607 [42] == 1'h0) || \$1607  == 0 ? _248_ : $signed(_248_ - (1'h0 ? _249_ + 1 : _249_ - 1));
  assign \$4473  = $signed(_250_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_249_);
  wire [42:0] _251_ = $signed(\$1608 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4478  = (\$1608 [42] == 1'h0) || _251_ == 0 ? $signed(_251_) : $signed(18'h186a0) + $signed(_251_);
  assign \$1610  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1609 [16:0];
  assign \$1611  = $signed(o__payload[368:343]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _252_, _253_, _254_;
  assign _252_ = $signed(\$1611 );
  assign _253_ = $signed(15'h2000);
  assign _254_ = (\$1611 [42] == 1'h0) || \$1611  == 0 ? _252_ : $signed(_252_ - (1'h0 ? _253_ + 1 : _253_ - 1));
  assign \$4485  = $signed(_254_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_253_);
  wire [42:0] _255_ = $signed(\$1612 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4490  = (\$1612 [42] == 1'h0) || _255_ == 0 ? $signed(_255_) : $signed(18'h186a0) + $signed(_255_);
  assign \$1614  = \$1606  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1610  : { 1'h0, \$1613 [16:0] };
  assign \$1616  = o__payload[387:370] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$4498  = \$1616  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$4503  = \$1617  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1620  = o__payload[405:388] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$4510  = \$1620  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$4515  = \$1621  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1624  = o__payload[423:406] * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$4522  = \$1624  / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 18'h20000;
  assign \$4527  = \$1625  % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) 24'h989680;
  assign \$1627  = $signed(o__payload[449:424]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1628  = \$1627  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1630  = $signed(\$1629 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1632  = $signed(\$1631 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1633  = \$1630  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1632 ;
  assign \$1635  = $signed(\$1634 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1637  = \$1633  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1635  : { \$1636 [25], \$1636  };
  assign \$1638  = $signed(\$1637 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1640  = $signed(\$1639 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1642  = $signed(\$1641 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1643  = \$1640  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1642 ;
  assign \$1645  = $signed(\$1644 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1647  = \$1643  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1645  : { \$1646 [25], \$1646  };
  assign \$1649  = $signed(\$1648 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1651  = $signed(\$1650 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1652  = \$1649  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1651 ;
  assign \$1654  = $signed(\$1653 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1656  = \$1652  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1654  : { \$1655 [25], \$1655  };
  assign \$1657  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1656 );
  assign \$1658  = \$1638  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1647 [26], \$1647  } : \$1657 ;
  assign \$1660  = $signed(\$1659 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1662  = $signed(\$1661 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1663  = \$1660  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1662 ;
  assign \$1664  = $signed(o__payload[449:424]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _256_, _257_, _258_;
  assign _256_ = $signed(\$1664 );
  assign _257_ = $signed(15'h2000);
  assign _258_ = (\$1664 [42] == 1'h0) || \$1664  == 0 ? _256_ : $signed(_256_ - (1'h0 ? _257_ + 1 : _257_ - 1));
  assign \$4570  = $signed(_258_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_257_);
  wire [42:0] _259_ = $signed(\$1665 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4575  = (\$1665 [42] == 1'h0) || _259_ == 0 ? $signed(_259_) : $signed(18'h186a0) + $signed(_259_);
  assign \$1667  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1666 [16:0];
  assign \$1668  = $signed(o__payload[449:424]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _260_, _261_, _262_;
  assign _260_ = $signed(\$1668 );
  assign _261_ = $signed(15'h2000);
  assign _262_ = (\$1668 [42] == 1'h0) || \$1668  == 0 ? _260_ : $signed(_260_ - (1'h0 ? _261_ + 1 : _261_ - 1));
  assign \$4582  = $signed(_262_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_261_);
  wire [42:0] _263_ = $signed(\$1669 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4587  = (\$1669 [42] == 1'h0) || _263_ == 0 ? $signed(_263_) : $signed(18'h186a0) + $signed(_263_);
  assign \$1671  = \$1663  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1667  : { 1'h0, \$1670 [16:0] };
  assign \$1672  = $signed(o__payload[475:450]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1673  = \$1672  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1675  = $signed(\$1674 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1677  = $signed(\$1676 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1678  = \$1675  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1677 ;
  assign \$1680  = $signed(\$1679 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1682  = \$1678  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1680  : { \$1681 [25], \$1681  };
  assign \$1683  = $signed(\$1682 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1685  = $signed(\$1684 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1687  = $signed(\$1686 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1688  = \$1685  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1687 ;
  assign \$1690  = $signed(\$1689 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1692  = \$1688  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1690  : { \$1691 [25], \$1691  };
  assign \$1694  = $signed(\$1693 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1696  = $signed(\$1695 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1697  = \$1694  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1696 ;
  assign \$1699  = $signed(\$1698 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1701  = \$1697  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1699  : { \$1700 [25], \$1700  };
  assign \$1702  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1701 );
  assign \$1703  = \$1683  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1692 [26], \$1692  } : \$1702 ;
  assign \$1705  = $signed(\$1704 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1707  = $signed(\$1706 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1708  = \$1705  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1707 ;
  assign \$1709  = $signed(o__payload[475:450]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _264_, _265_, _266_;
  assign _264_ = $signed(\$1709 );
  assign _265_ = $signed(15'h2000);
  assign _266_ = (\$1709 [42] == 1'h0) || \$1709  == 0 ? _264_ : $signed(_264_ - (1'h0 ? _265_ + 1 : _265_ - 1));
  assign \$4631  = $signed(_266_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_265_);
  wire [42:0] _267_ = $signed(\$1710 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4636  = (\$1710 [42] == 1'h0) || _267_ == 0 ? $signed(_267_) : $signed(18'h186a0) + $signed(_267_);
  assign \$1712  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1711 [16:0];
  assign \$1713  = $signed(o__payload[475:450]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _268_, _269_, _270_;
  assign _268_ = $signed(\$1713 );
  assign _269_ = $signed(15'h2000);
  assign _270_ = (\$1713 [42] == 1'h0) || \$1713  == 0 ? _268_ : $signed(_268_ - (1'h0 ? _269_ + 1 : _269_ - 1));
  assign \$4643  = $signed(_270_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_269_);
  wire [42:0] _271_ = $signed(\$1714 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4648  = (\$1714 [42] == 1'h0) || _271_ == 0 ? $signed(_271_) : $signed(18'h186a0) + $signed(_271_);
  assign \$1716  = \$1708  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1712  : { 1'h0, \$1715 [16:0] };
  assign \$1717  = $signed(o__payload[501:476]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1718  = \$1717  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1720  = $signed(\$1719 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1722  = $signed(\$1721 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1723  = \$1720  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1722 ;
  assign \$1725  = $signed(\$1724 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1727  = \$1723  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1725  : { \$1726 [25], \$1726  };
  assign \$1728  = $signed(\$1727 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1730  = $signed(\$1729 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1732  = $signed(\$1731 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1733  = \$1730  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1732 ;
  assign \$1735  = $signed(\$1734 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1737  = \$1733  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1735  : { \$1736 [25], \$1736  };
  assign \$1739  = $signed(\$1738 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1741  = $signed(\$1740 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1742  = \$1739  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1741 ;
  assign \$1744  = $signed(\$1743 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1746  = \$1742  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1744  : { \$1745 [25], \$1745  };
  assign \$1747  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1746 );
  assign \$1748  = \$1728  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1737 [26], \$1737  } : \$1747 ;
  assign \$1750  = $signed(\$1749 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1752  = $signed(\$1751 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1753  = \$1750  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1752 ;
  assign \$1754  = $signed(o__payload[501:476]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _272_, _273_, _274_;
  assign _272_ = $signed(\$1754 );
  assign _273_ = $signed(15'h2000);
  assign _274_ = (\$1754 [42] == 1'h0) || \$1754  == 0 ? _272_ : $signed(_272_ - (1'h0 ? _273_ + 1 : _273_ - 1));
  assign \$4692  = $signed(_274_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_273_);
  wire [42:0] _275_ = $signed(\$1755 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4697  = (\$1755 [42] == 1'h0) || _275_ == 0 ? $signed(_275_) : $signed(18'h186a0) + $signed(_275_);
  assign \$1757  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1756 [16:0];
  assign \$1758  = $signed(o__payload[501:476]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _276_, _277_, _278_;
  assign _276_ = $signed(\$1758 );
  assign _277_ = $signed(15'h2000);
  assign _278_ = (\$1758 [42] == 1'h0) || \$1758  == 0 ? _276_ : $signed(_276_ - (1'h0 ? _277_ + 1 : _277_ - 1));
  assign \$4704  = $signed(_278_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_277_);
  wire [42:0] _279_ = $signed(\$1759 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4709  = (\$1759 [42] == 1'h0) || _279_ == 0 ? $signed(_279_) : $signed(18'h186a0) + $signed(_279_);
  assign \$1761  = \$1753  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1757  : { 1'h0, \$1760 [16:0] };
  assign \$1762  = $signed(o__payload[527:502]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1763  = \$1762  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1765  = $signed(\$1764 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1767  = $signed(\$1766 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1768  = \$1765  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1767 ;
  assign \$1770  = $signed(\$1769 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1772  = \$1768  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1770  : { \$1771 [25], \$1771  };
  assign \$1773  = $signed(\$1772 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1775  = $signed(\$1774 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1777  = $signed(\$1776 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1778  = \$1775  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1777 ;
  assign \$1780  = $signed(\$1779 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1782  = \$1778  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1780  : { \$1781 [25], \$1781  };
  assign \$1784  = $signed(\$1783 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1786  = $signed(\$1785 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1787  = \$1784  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1786 ;
  assign \$1789  = $signed(\$1788 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1791  = \$1787  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1789  : { \$1790 [25], \$1790  };
  assign \$1792  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1791 );
  assign \$1793  = \$1773  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1782 [26], \$1782  } : \$1792 ;
  assign \$1795  = $signed(\$1794 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1797  = $signed(\$1796 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1798  = \$1795  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1797 ;
  assign \$1799  = $signed(o__payload[527:502]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _280_, _281_, _282_;
  assign _280_ = $signed(\$1799 );
  assign _281_ = $signed(15'h2000);
  assign _282_ = (\$1799 [42] == 1'h0) || \$1799  == 0 ? _280_ : $signed(_280_ - (1'h0 ? _281_ + 1 : _281_ - 1));
  assign \$4753  = $signed(_282_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_281_);
  wire [42:0] _283_ = $signed(\$1800 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4758  = (\$1800 [42] == 1'h0) || _283_ == 0 ? $signed(_283_) : $signed(18'h186a0) + $signed(_283_);
  assign \$1802  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1801 [16:0];
  assign \$1803  = $signed(o__payload[527:502]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _284_, _285_, _286_;
  assign _284_ = $signed(\$1803 );
  assign _285_ = $signed(15'h2000);
  assign _286_ = (\$1803 [42] == 1'h0) || \$1803  == 0 ? _284_ : $signed(_284_ - (1'h0 ? _285_ + 1 : _285_ - 1));
  assign \$4765  = $signed(_286_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_285_);
  wire [42:0] _287_ = $signed(\$1804 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4770  = (\$1804 [42] == 1'h0) || _287_ == 0 ? $signed(_287_) : $signed(18'h186a0) + $signed(_287_);
  assign \$1806  = \$1798  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1802  : { 1'h0, \$1805 [16:0] };
  assign \$1807  = $signed(o__payload[553:528]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1808  = \$1807  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1810  = $signed(\$1809 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1812  = $signed(\$1811 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1813  = \$1810  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1812 ;
  assign \$1815  = $signed(\$1814 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1817  = \$1813  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1815  : { \$1816 [25], \$1816  };
  assign \$1818  = $signed(\$1817 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1820  = $signed(\$1819 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1822  = $signed(\$1821 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1823  = \$1820  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1822 ;
  assign \$1825  = $signed(\$1824 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1827  = \$1823  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1825  : { \$1826 [25], \$1826  };
  assign \$1829  = $signed(\$1828 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1831  = $signed(\$1830 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1832  = \$1829  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1831 ;
  assign \$1834  = $signed(\$1833 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1836  = \$1832  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1834  : { \$1835 [25], \$1835  };
  assign \$1837  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1836 );
  assign \$1838  = \$1818  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1827 [26], \$1827  } : \$1837 ;
  assign \$1840  = $signed(\$1839 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1842  = $signed(\$1841 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1843  = \$1840  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1842 ;
  assign \$1844  = $signed(o__payload[553:528]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _288_, _289_, _290_;
  assign _288_ = $signed(\$1844 );
  assign _289_ = $signed(15'h2000);
  assign _290_ = (\$1844 [42] == 1'h0) || \$1844  == 0 ? _288_ : $signed(_288_ - (1'h0 ? _289_ + 1 : _289_ - 1));
  assign \$4814  = $signed(_290_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_289_);
  wire [42:0] _291_ = $signed(\$1845 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4819  = (\$1845 [42] == 1'h0) || _291_ == 0 ? $signed(_291_) : $signed(18'h186a0) + $signed(_291_);
  assign \$1847  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1846 [16:0];
  assign \$1848  = $signed(o__payload[553:528]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _292_, _293_, _294_;
  assign _292_ = $signed(\$1848 );
  assign _293_ = $signed(15'h2000);
  assign _294_ = (\$1848 [42] == 1'h0) || \$1848  == 0 ? _292_ : $signed(_292_ - (1'h0 ? _293_ + 1 : _293_ - 1));
  assign \$4826  = $signed(_294_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_293_);
  wire [42:0] _295_ = $signed(\$1849 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$4831  = (\$1849 [42] == 1'h0) || _295_ == 0 ? $signed(_295_) : $signed(18'h186a0) + $signed(_295_);
  assign \$1851  = \$1843  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1847  : { 1'h0, \$1850 [16:0] };
  assign \$1852  = $signed(o__payload[570:555]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1853  = \$1852  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1855  = $signed(\$1854 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1857  = $signed(\$1856 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1858  = \$1855  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1857 ;
  assign \$1860  = $signed(\$1859 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1862  = \$1858  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1860  : { \$1861 [15], \$1861  };
  assign \$1863  = $signed(\$1862 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1865  = $signed(\$1864 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1867  = $signed(\$1866 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1868  = \$1865  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1867 ;
  assign \$1870  = $signed(\$1869 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1872  = \$1868  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1870  : { \$1871 [15], \$1871  };
  assign \$1874  = $signed(\$1873 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1876  = $signed(\$1875 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1877  = \$1874  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1876 ;
  assign \$1879  = $signed(\$1878 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1881  = \$1877  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1879  : { \$1880 [15], \$1880  };
  assign \$1882  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1881 );
  assign \$1883  = \$1863  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1872 [16], \$1872  } : \$1882 ;
  assign \$1885  = $signed(\$1884 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1887  = $signed(\$1886 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1888  = \$1885  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1887 ;
  assign \$1889  = $signed(o__payload[570:555]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _296_, _297_, _298_;
  assign _296_ = $signed(\$1889 );
  assign _297_ = $signed(6'h10);
  assign _298_ = (\$1889 [25] == 1'h0) || \$1889  == 0 ? _296_ : $signed(_296_ - (1'h0 ? _297_ + 1 : _297_ - 1));
  assign \$4875  = $signed(_298_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_297_);
  wire [25:0] _299_ = $signed(\$1890 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$4880  = (\$1890 [25] == 1'h0) || _299_ == 0 ? $signed(_299_) : $signed(11'h3e8) + $signed(_299_);
  assign \$1892  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1891 [9:0];
  assign \$1893  = $signed(o__payload[570:555]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _300_, _301_, _302_;
  assign _300_ = $signed(\$1893 );
  assign _301_ = $signed(6'h10);
  assign _302_ = (\$1893 [25] == 1'h0) || \$1893  == 0 ? _300_ : $signed(_300_ - (1'h0 ? _301_ + 1 : _301_ - 1));
  assign \$4887  = $signed(_302_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_301_);
  wire [25:0] _303_ = $signed(\$1894 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$4892  = (\$1894 [25] == 1'h0) || _303_ == 0 ? $signed(_303_) : $signed(11'h3e8) + $signed(_303_);
  assign \$1896  = \$1888  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1892  : { 1'h0, \$1895 [9:0] };
  assign \$1897  = $signed(o__payload[586:571]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1898  = \$1897  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1900  = $signed(\$1899 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1902  = $signed(\$1901 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1903  = \$1900  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1902 ;
  assign \$1905  = $signed(\$1904 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1907  = \$1903  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1905  : { \$1906 [15], \$1906  };
  assign \$1908  = $signed(\$1907 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1910  = $signed(\$1909 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1912  = $signed(\$1911 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1913  = \$1910  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1912 ;
  assign \$1915  = $signed(\$1914 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1917  = \$1913  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1915  : { \$1916 [15], \$1916  };
  assign \$1919  = $signed(\$1918 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1921  = $signed(\$1920 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1922  = \$1919  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1921 ;
  assign \$1924  = $signed(\$1923 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1926  = \$1922  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1924  : { \$1925 [15], \$1925  };
  assign \$1927  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1926 );
  assign \$1928  = \$1908  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1917 [16], \$1917  } : \$1927 ;
  assign \$1930  = $signed(\$1929 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1932  = $signed(\$1931 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1933  = \$1930  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1932 ;
  assign \$1934  = $signed(o__payload[586:571]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _304_, _305_, _306_;
  assign _304_ = $signed(\$1934 );
  assign _305_ = $signed(6'h10);
  assign _306_ = (\$1934 [25] == 1'h0) || \$1934  == 0 ? _304_ : $signed(_304_ - (1'h0 ? _305_ + 1 : _305_ - 1));
  assign \$4936  = $signed(_306_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_305_);
  wire [25:0] _307_ = $signed(\$1935 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$4941  = (\$1935 [25] == 1'h0) || _307_ == 0 ? $signed(_307_) : $signed(11'h3e8) + $signed(_307_);
  assign \$1937  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1936 [9:0];
  assign \$1938  = $signed(o__payload[586:571]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _308_, _309_, _310_;
  assign _308_ = $signed(\$1938 );
  assign _309_ = $signed(6'h10);
  assign _310_ = (\$1938 [25] == 1'h0) || \$1938  == 0 ? _308_ : $signed(_308_ - (1'h0 ? _309_ + 1 : _309_ - 1));
  assign \$4948  = $signed(_310_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_309_);
  wire [25:0] _311_ = $signed(\$1939 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$4953  = (\$1939 [25] == 1'h0) || _311_ == 0 ? $signed(_311_) : $signed(11'h3e8) + $signed(_311_);
  assign \$1941  = \$1933  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1937  : { 1'h0, \$1940 [9:0] };
  assign \$1942  = $signed(o__payload[602:587]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1943  = \$1942  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1945  = $signed(\$1944 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1947  = $signed(\$1946 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1948  = \$1945  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1947 ;
  assign \$1950  = $signed(\$1949 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1952  = \$1948  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1950  : { \$1951 [15], \$1951  };
  assign \$1953  = $signed(\$1952 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$1955  = $signed(\$1954 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1957  = $signed(\$1956 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1958  = \$1955  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1957 ;
  assign \$1960  = $signed(\$1959 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1962  = \$1958  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1960  : { \$1961 [15], \$1961  };
  assign \$1964  = $signed(\$1963 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1966  = $signed(\$1965 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1967  = \$1964  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1966 ;
  assign \$1969  = $signed(\$1968 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1971  = \$1967  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1969  : { \$1970 [15], \$1970  };
  assign \$1972  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$1971 );
  assign \$1973  = \$1953  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$1962 [16], \$1962  } : \$1972 ;
  assign \$1975  = $signed(\$1974 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1977  = $signed(\$1976 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$1978  = \$1975  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1977 ;
  assign \$1979  = $signed(o__payload[602:587]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _312_, _313_, _314_;
  assign _312_ = $signed(\$1979 );
  assign _313_ = $signed(6'h10);
  assign _314_ = (\$1979 [25] == 1'h0) || \$1979  == 0 ? _312_ : $signed(_312_ - (1'h0 ? _313_ + 1 : _313_ - 1));
  assign \$4997  = $signed(_314_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_313_);
  wire [25:0] _315_ = $signed(\$1980 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5002  = (\$1980 [25] == 1'h0) || _315_ == 0 ? $signed(_315_) : $signed(11'h3e8) + $signed(_315_);
  assign \$1982  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1981 [9:0];
  assign \$1983  = $signed(o__payload[602:587]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _316_, _317_, _318_;
  assign _316_ = $signed(\$1983 );
  assign _317_ = $signed(6'h10);
  assign _318_ = (\$1983 [25] == 1'h0) || \$1983  == 0 ? _316_ : $signed(_316_ - (1'h0 ? _317_ + 1 : _317_ - 1));
  assign \$5009  = $signed(_318_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_317_);
  wire [25:0] _319_ = $signed(\$1984 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5014  = (\$1984 [25] == 1'h0) || _319_ == 0 ? $signed(_319_) : $signed(11'h3e8) + $signed(_319_);
  assign \$1986  = \$1978  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$1982  : { 1'h0, \$1985 [9:0] };
  assign \$1987  = $signed(o__payload[618:603]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$1988  = \$1987  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$1990  = $signed(\$1989 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1992  = $signed(\$1991 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$1993  = \$1990  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1992 ;
  assign \$1995  = $signed(\$1994 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$1997  = \$1993  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$1995  : { \$1996 [15], \$1996  };
  assign \$1998  = $signed(\$1997 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$2000  = $signed(\$1999 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2002  = $signed(\$2001 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2003  = \$2000  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2002 ;
  assign \$2005  = $signed(\$2004 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2007  = \$2003  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2005  : { \$2006 [15], \$2006  };
  assign \$2009  = $signed(\$2008 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2011  = $signed(\$2010 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2012  = \$2009  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2011 ;
  assign \$2014  = $signed(\$2013 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2016  = \$2012  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2014  : { \$2015 [15], \$2015  };
  assign \$2017  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$2016 );
  assign \$2018  = \$1998  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$2007 [16], \$2007  } : \$2017 ;
  assign \$2020  = $signed(\$2019 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2022  = $signed(\$2021 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2023  = \$2020  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2022 ;
  assign \$2024  = $signed(o__payload[618:603]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _320_, _321_, _322_;
  assign _320_ = $signed(\$2024 );
  assign _321_ = $signed(6'h10);
  assign _322_ = (\$2024 [25] == 1'h0) || \$2024  == 0 ? _320_ : $signed(_320_ - (1'h0 ? _321_ + 1 : _321_ - 1));
  assign \$5058  = $signed(_322_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_321_);
  wire [25:0] _323_ = $signed(\$2025 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5063  = (\$2025 [25] == 1'h0) || _323_ == 0 ? $signed(_323_) : $signed(11'h3e8) + $signed(_323_);
  assign \$2027  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2026 [9:0];
  assign \$2028  = $signed(o__payload[618:603]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _324_, _325_, _326_;
  assign _324_ = $signed(\$2028 );
  assign _325_ = $signed(6'h10);
  assign _326_ = (\$2028 [25] == 1'h0) || \$2028  == 0 ? _324_ : $signed(_324_ - (1'h0 ? _325_ + 1 : _325_ - 1));
  assign \$5070  = $signed(_326_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_325_);
  wire [25:0] _327_ = $signed(\$2029 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5075  = (\$2029 [25] == 1'h0) || _327_ == 0 ? $signed(_327_) : $signed(11'h3e8) + $signed(_327_);
  assign \$2031  = \$2023  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2027  : { 1'h0, \$2030 [9:0] };
  assign \$2032  = $signed(o__payload[634:619]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2033  = \$2032  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$2035  = $signed(\$2034 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2037  = $signed(\$2036 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2038  = \$2035  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2037 ;
  assign \$2040  = $signed(\$2039 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2042  = \$2038  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2040  : { \$2041 [15], \$2041  };
  assign \$2043  = $signed(\$2042 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$2045  = $signed(\$2044 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2047  = $signed(\$2046 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2048  = \$2045  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2047 ;
  assign \$2050  = $signed(\$2049 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2052  = \$2048  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2050  : { \$2051 [15], \$2051  };
  assign \$2054  = $signed(\$2053 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2056  = $signed(\$2055 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2057  = \$2054  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2056 ;
  assign \$2059  = $signed(\$2058 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2061  = \$2057  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2059  : { \$2060 [15], \$2060  };
  assign \$2062  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$2061 );
  assign \$2063  = \$2043  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$2052 [16], \$2052  } : \$2062 ;
  assign \$2065  = $signed(\$2064 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2067  = $signed(\$2066 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2068  = \$2065  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2067 ;
  assign \$2069  = $signed(o__payload[634:619]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _328_, _329_, _330_;
  assign _328_ = $signed(\$2069 );
  assign _329_ = $signed(6'h10);
  assign _330_ = (\$2069 [25] == 1'h0) || \$2069  == 0 ? _328_ : $signed(_328_ - (1'h0 ? _329_ + 1 : _329_ - 1));
  assign \$5119  = $signed(_330_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_329_);
  wire [25:0] _331_ = $signed(\$2070 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5124  = (\$2070 [25] == 1'h0) || _331_ == 0 ? $signed(_331_) : $signed(11'h3e8) + $signed(_331_);
  assign \$2072  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2071 [9:0];
  assign \$2073  = $signed(o__payload[634:619]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _332_, _333_, _334_;
  assign _332_ = $signed(\$2073 );
  assign _333_ = $signed(6'h10);
  assign _334_ = (\$2073 [25] == 1'h0) || \$2073  == 0 ? _332_ : $signed(_332_ - (1'h0 ? _333_ + 1 : _333_ - 1));
  assign \$5131  = $signed(_334_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_333_);
  wire [25:0] _335_ = $signed(\$2074 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5136  = (\$2074 [25] == 1'h0) || _335_ == 0 ? $signed(_335_) : $signed(11'h3e8) + $signed(_335_);
  assign \$2076  = \$2068  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2072  : { 1'h0, \$2075 [9:0] };
  assign \$2077  = $signed(o__payload[650:635]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2078  = \$2077  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$2080  = $signed(\$2079 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2082  = $signed(\$2081 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2083  = \$2080  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2082 ;
  assign \$2085  = $signed(\$2084 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2087  = \$2083  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2085  : { \$2086 [15], \$2086  };
  assign \$2088  = $signed(\$2087 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$2090  = $signed(\$2089 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2092  = $signed(\$2091 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2093  = \$2090  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2092 ;
  assign \$2095  = $signed(\$2094 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2097  = \$2093  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2095  : { \$2096 [15], \$2096  };
  assign \$2099  = $signed(\$2098 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2101  = $signed(\$2100 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2102  = \$2099  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2101 ;
  assign \$2104  = $signed(\$2103 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2106  = \$2102  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2104  : { \$2105 [15], \$2105  };
  assign \$2107  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$2106 );
  assign \$2108  = \$2088  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$2097 [16], \$2097  } : \$2107 ;
  assign \$2110  = $signed(\$2109 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2112  = $signed(\$2111 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2113  = \$2110  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2112 ;
  assign \$2114  = $signed(o__payload[650:635]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _336_, _337_, _338_;
  assign _336_ = $signed(\$2114 );
  assign _337_ = $signed(6'h10);
  assign _338_ = (\$2114 [25] == 1'h0) || \$2114  == 0 ? _336_ : $signed(_336_ - (1'h0 ? _337_ + 1 : _337_ - 1));
  assign \$5180  = $signed(_338_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_337_);
  wire [25:0] _339_ = $signed(\$2115 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5185  = (\$2115 [25] == 1'h0) || _339_ == 0 ? $signed(_339_) : $signed(11'h3e8) + $signed(_339_);
  assign \$2117  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2116 [9:0];
  assign \$2118  = $signed(o__payload[650:635]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [26:0] _340_, _341_, _342_;
  assign _340_ = $signed(\$2118 );
  assign _341_ = $signed(6'h10);
  assign _342_ = (\$2118 [25] == 1'h0) || \$2118  == 0 ? _340_ : $signed(_340_ - (1'h0 ? _341_ + 1 : _341_ - 1));
  assign \$5192  = $signed(_342_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_341_);
  wire [25:0] _343_ = $signed(\$2119 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5197  = (\$2119 [25] == 1'h0) || _343_ == 0 ? $signed(_343_) : $signed(11'h3e8) + $signed(_343_);
  assign \$2121  = \$2113  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2117  : { 1'h0, \$2120 [9:0] };
  assign \$2122  = $signed(o__payload[679:651]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2123  = \$2122  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$2125  = $signed(\$2124 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2127  = $signed(\$2126 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2128  = \$2125  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2127 ;
  assign \$2130  = $signed(\$2129 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2132  = \$2128  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2130  : { \$2131 [28], \$2131  };
  assign \$2133  = $signed(\$2132 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$2135  = $signed(\$2134 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2137  = $signed(\$2136 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2138  = \$2135  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2137 ;
  assign \$2140  = $signed(\$2139 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2142  = \$2138  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2140  : { \$2141 [28], \$2141  };
  assign \$2144  = $signed(\$2143 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2146  = $signed(\$2145 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2147  = \$2144  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2146 ;
  assign \$2149  = $signed(\$2148 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2151  = \$2147  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2149  : { \$2150 [28], \$2150  };
  assign \$2152  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$2151 );
  assign \$2153  = \$2133  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$2142 [29], \$2142  } : \$2152 ;
  assign \$2155  = $signed(\$2154 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2157  = $signed(\$2156 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2158  = \$2155  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2157 ;
  assign \$2159  = $signed(o__payload[679:651]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [39:0] _344_, _345_, _346_;
  assign _344_ = $signed(\$2159 );
  assign _345_ = $signed(6'h10);
  assign _346_ = (\$2159 [38] == 1'h0) || \$2159  == 0 ? _344_ : $signed(_344_ - (1'h0 ? _345_ + 1 : _345_ - 1));
  assign \$5241  = $signed(_346_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_345_);
  wire [38:0] _347_ = $signed(\$2160 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5246  = (\$2160 [38] == 1'h0) || _347_ == 0 ? $signed(_347_) : $signed(11'h3e8) + $signed(_347_);
  assign \$2162  = 10'h3e8 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2161 [9:0];
  assign \$2163  = $signed(o__payload[679:651]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  wire [39:0] _348_, _349_, _350_;
  assign _348_ = $signed(\$2163 );
  assign _349_ = $signed(6'h10);
  assign _350_ = (\$2163 [38] == 1'h0) || \$2163  == 0 ? _348_ : $signed(_348_ - (1'h0 ? _349_ + 1 : _349_ - 1));
  assign \$5253  = $signed(_350_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_349_);
  wire [38:0] _351_ = $signed(\$2164 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(11'h3e8);
  assign \$5258  = (\$2164 [38] == 1'h0) || _351_ == 0 ? $signed(_351_) : $signed(11'h3e8) + $signed(_351_);
  assign \$2166  = \$2158  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2162  : { 1'h0, \$2165 [9:0] };
  assign \$2167  = $signed(o__payload[708:680]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2168  = \$2167  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$2170  = $signed(\$2169 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2172  = $signed(\$2171 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2173  = \$2170  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2172 ;
  assign \$2175  = $signed(\$2174 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2177  = \$2173  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2175  : { \$2176 [28], \$2176  };
  assign \$2178  = $signed(\$2177 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$2180  = $signed(\$2179 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2182  = $signed(\$2181 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2183  = \$2180  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2182 ;
  assign \$2185  = $signed(\$2184 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2187  = \$2183  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2185  : { \$2186 [28], \$2186  };
  assign \$2189  = $signed(\$2188 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2191  = $signed(\$2190 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$2192  = \$2189  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2191 ;
  assign \$2194  = $signed(\$2193 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$2196  = \$2192  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$2194  : { \$2195 [28], \$2195  };
  assign \$2197  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$2196 );
  assign \$2198  = \$2178  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$2187 [29], \$2187  } : \$2197 ;
  assign \$2200  = $signed(\$2199 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2202  = $signed(\$2201 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$2203  = \$2200  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2202 ;
  assign \$2204  = $signed(o__payload[708:680]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(31'h3b9aca00);
  wire [59:0] _352_, _353_, _354_;
  assign _352_ = $signed(\$2204 );
  assign _353_ = $signed(27'h2000000);
  assign _354_ = (\$2204 [58] == 1'h0) || \$2204  == 0 ? _352_ : $signed(_352_ - (1'h0 ? _353_ + 1 : _353_ - 1));
  assign \$5302  = $signed(_354_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_353_);
  wire [58:0] _355_ = $signed(\$2205 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(31'h3b9aca00);
  assign \$5307  = (\$2205 [58] == 1'h0) || _355_ == 0 ? $signed(_355_) : $signed(31'h3b9aca00) + $signed(_355_);
  assign \$2207  = 30'h3b9aca00 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2206 [29:0];
  assign \$2208  = $signed(o__payload[708:680]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(31'h3b9aca00);
  wire [59:0] _356_, _357_, _358_;
  assign _356_ = $signed(\$2208 );
  assign _357_ = $signed(27'h2000000);
  assign _358_ = (\$2208 [58] == 1'h0) || \$2208  == 0 ? _356_ : $signed(_356_ - (1'h0 ? _357_ + 1 : _357_ - 1));
  assign \$5314  = $signed(_358_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_357_);
  wire [58:0] _359_ = $signed(\$2209 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(31'h3b9aca00);
  assign \$5319  = (\$2209 [58] == 1'h0) || _359_ == 0 ? $signed(_359_) : $signed(31'h3b9aca00) + $signed(_359_);
  assign \$2211  = \$2203  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$2207  : { 1'h0, \$2210 [29:0] };
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:166" *)
  always @(posedge clk)
    vtx <= \$2212 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:167" *)
  always @(posedge clk)
    vtx_idx <= \$2213 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:198" *)
  always @(posedge clk)
    calc_screen_idx <= \$2214 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$2215 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:169" *)
  always @(posedge clk)
    \$signal  <= \$2216 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:169" *)
  always @(posedge clk)
    \$signal$37  <= \$2217 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:169" *)
  always @(posedge clk)
    \$signal$38  <= \$2218 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:170" *)
  always @(posedge clk)
    \$signal$39  <= \$2219 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:170" *)
  always @(posedge clk)
    \$signal$40  <= \$2220 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:170" *)
  always @(posedge clk)
    \$signal$41  <= \$2221 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:188" *)
  always @(posedge clk)
    dx10 <= \$2222 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:189" *)
  always @(posedge clk)
    dy10 <= \$2223 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:190" *)
  always @(posedge clk)
    dx20 <= \$2224 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:191" *)
  always @(posedge clk)
    dy20 <= \$2225 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:172" *)
  always @(posedge clk)
    bb_min_x <= \$2226 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:174" *)
  always @(posedge clk)
    bb_max_x <= \$2227 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:173" *)
  always @(posedge clk)
    bb_min_y <= \$2228 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:175" *)
  always @(posedge clk)
    bb_max_y <= \$2229 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:192" *)
  always @(posedge clk)
    area_temp <= \$2230 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:182" *)
  always @(posedge clk)
    area <= \$2231 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:177" *)
  always @(posedge clk)
    min_x <= \$2232 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:179" *)
  always @(posedge clk)
    max_x <= \$2233 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:178" *)
  always @(posedge clk)
    min_y <= \$2234 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:180" *)
  always @(posedge clk)
    max_y <= \$2235 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:185" *)
  always @(posedge clk)
    tri_front_facing <= \$2236 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:183" *)
  always @(posedge clk)
    area_recip <= \$2237 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/rasterizer/rasterizer.py:194" *)
  \top.pipeline.pipeline.tri_prep.inv  inv (
    .clk(clk),
    .i__payload(i__payload),
    .\i__ready$20 (\i__ready$48 ),
    .\i__valid$7 (i__valid),
    .\o__payload$18 (\o__payload$50 ),
    .o__ready(o__ready),
    .o__valid(\o__valid$49 ),
    .rst(rst)
  );
  always @(posedge clk) begin
    if (\$51 ) begin
      $write("screen_x:  %-s%0d.%03d %-s%0d.%03d %-s%0d.%03d\n", $unsigned({ \$53 [7:0], \$53 [15:8] }), $unsigned(\$83 [16:0]), $signed(\$96 ), $unsigned({ \$98 [7:0], \$98 [15:8] }), $unsigned(\$128 [16:0]), $signed(\$141 ), $unsigned({ \$143 [7:0], \$143 [15:8] }), $unsigned(\$173 [16:0]), $signed(\$186 ));
    end
    if (\$187 ) begin
      $write("screen_y:  %-s%0d.%03d %-s%0d.%03d %-s%0d.%03d\n", $unsigned({ \$189 [7:0], \$189 [15:8] }), $unsigned(\$219 [16:0]), $signed(\$232 ), $unsigned({ \$234 [7:0], \$234 [15:8] }), $unsigned(\$264 [16:0]), $signed(\$277 ), $unsigned({ \$279 [7:0], \$279 [15:8] }), $unsigned(\$309 [16:0]), $signed(\$322 ));
    end
    if (\$323 ) begin
      $write("vtx:  {position_ndc=[%0d.%07d, %0d.%07d, %0d.%07d], inv_w=%-s%0d.%05d, texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], front_facing=%0d} {position_ndc=[%0d.%07d, %0d.%07d, %0d.%07d], inv_w=%-s%0d.%05d, texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], front_facing=%0d} {position_ndc=[%0d.%07d, %0d.%07d, %0d.%07d], inv_w=%-s%0d.%05d, texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], front_facing=%0d}\n", $unsigned(\$324 ), $unsigned(\$327 [23:0]), $unsigned(\$328 ), $unsigned(\$331 [23:0]), $unsigned(\$332 ), $unsigned(\$335 [23:0]), $unsigned({ \$337 [7:0], \$337 [15:8] }), $unsigned(\$367 [26:0]), $signed(\$380 ), $unsigned({ \$382 [7:0], \$382 [15:8] }), $unsigned(\$412 [26:0]), $signed(\$425 ), $unsigned({ \$427 [7:0], \$427 [15:8] }), $unsigned(\$457 [26:0]), $signed(\$470 ), $unsigned({ \$472 [7:0], \$472 [15:8] }), $unsigned(\$502 [26:0]), $signed(\$515 ), $unsigned({ \$517 [7:0], \$517 [15:8] }), $unsigned(\$547 [26:0]), $signed(\$560 ), $unsigned(vtx[184]), $unsigned(\$561 ), $unsigned(\$564 [23:0]), $unsigned(\$565 ), $unsigned(\$568 [23:0]), $unsigned(\$569 ), $unsigned(\$572 [23:0]), $unsigned({ \$574 [7:0], \$574 [15:8] }), $unsigned(\$604 [26:0]), $signed(\$617 ), $unsigned({ \$619 [7:0], \$619 [15:8] }), $unsigned(\$649 [26:0]), $signed(\$662 ), $unsigned({ \$664 [7:0], \$664 [15:8] }), $unsigned(\$694 [26:0]), $signed(\$707 ), $unsigned({ \$709 [7:0], \$709 [15:8] }), $unsigned(\$739 [26:0]), $signed(\$752 ), $unsigned({ \$754 [7:0], \$754 [15:8] }), $unsigned(\$784 [26:0]), $signed(\$797 ), $unsigned(vtx[369]), $unsigned(\$798 ), $unsigned(\$801 [23:0]), $unsigned(\$802 ), $unsigned(\$805 [23:0]), $unsigned(\$806 ), $unsigned(\$809 [23:0]), $unsigned({ \$811 [7:0], \$811 [15:8] }), $unsigned(\$841 [26:0]), $signed(\$854 ), $unsigned({ \$856 [7:0], \$856 [15:8] }), $unsigned(\$886 [26:0]), $signed(\$899 ), $unsigned({ \$901 [7:0], \$901 [15:8] }), $unsigned(\$931 [26:0]), $signed(\$944 ), $unsigned({ \$946 [7:0], \$946 [15:8] }), $unsigned(\$976 [26:0]), $signed(\$989 ), $unsigned({ \$991 [7:0], \$991 [15:8] }), $unsigned(\$1021 [26:0]), $signed(\$1034 ), $unsigned(vtx[554]));
    end
    if (\$1090 ) begin
      $write("Culling front face\n");
    end
    if (\$1091 ) begin
      $write("Culling back face\n");
    end
    if (\$1092 ) begin
      $write("Culling triangle: outside scissor or zero area\n");
    end
    if (\$1093 ) begin
      $write("outside_bits: {} %0d\n", $unsigned(outside_bits));
    end
    if (\$1094 ) begin
      $write("area: {} %-s%0d.%03d\n", $unsigned({ \$1096 [7:0], \$1096 [15:8] }), $unsigned(\$1126 [29:0]), $signed(\$1139 ));
    end
    if (\$1140 ) begin
      $write("Output ctx:  {vtx=[{position_ndc=[%0d.%07d, %0d.%07d, %0d.%07d], inv_w=%-s%0d.%05d, texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], front_facing=%0d}, {position_ndc=[%0d.%07d, %0d.%07d, %0d.%07d], inv_w=%-s%0d.%05d, texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], front_facing=%0d}, {position_ndc=[%0d.%07d, %0d.%07d, %0d.%07d], inv_w=%-s%0d.%05d, texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], front_facing=%0d}], screen_x=[%-s%0d.%03d, %-s%0d.%03d, %-s%0d.%03d], screen_y=[%-s%0d.%03d, %-s%0d.%03d, %-s%0d.%03d], area=%-s%0d.%03d, area_recip=%-s%0d.%09d, min_x=%0d, min_y=%0d, max_x=%0d, max_y=%0d, front_facing=%0d}\n", $unsigned(\$1141 ), $unsigned(\$1144 [23:0]), $unsigned(\$1145 ), $unsigned(\$1148 [23:0]), $unsigned(\$1149 ), $unsigned(\$1152 [23:0]), $unsigned({ \$1154 [7:0], \$1154 [15:8] }), $unsigned(\$1184 [26:0]), $signed(\$1197 ), $unsigned({ \$1199 [7:0], \$1199 [15:8] }), $unsigned(\$1229 [26:0]), $signed(\$1242 ), $unsigned({ \$1244 [7:0], \$1244 [15:8] }), $unsigned(\$1274 [26:0]), $signed(\$1287 ), $unsigned({ \$1289 [7:0], \$1289 [15:8] }), $unsigned(\$1319 [26:0]), $signed(\$1332 ), $unsigned({ \$1334 [7:0], \$1334 [15:8] }), $unsigned(\$1364 [26:0]), $signed(\$1377 ), $unsigned(o__payload[184]), $unsigned(\$1378 ), $unsigned(\$1381 [23:0]), $unsigned(\$1382 ), $unsigned(\$1385 [23:0]), $unsigned(\$1386 ), $unsigned(\$1389 [23:0]), $unsigned({ \$1391 [7:0], \$1391 [15:8] }), $unsigned(\$1421 [26:0]), $signed(\$1434 ), $unsigned({ \$1436 [7:0], \$1436 [15:8] }), $unsigned(\$1466 [26:0]), $signed(\$1479 ), $unsigned({ \$1481 [7:0], \$1481 [15:8] }), $unsigned(\$1511 [26:0]), $signed(\$1524 ), $unsigned({ \$1526 [7:0], \$1526 [15:8] }), $unsigned(\$1556 [26:0]), $signed(\$1569 ), $unsigned({ \$1571 [7:0], \$1571 [15:8] }), $unsigned(\$1601 [26:0]), $signed(\$1614 ), $unsigned(o__payload[369]), $unsigned(\$1615 ), $unsigned(\$1618 [23:0]), $unsigned(\$1619 ), $unsigned(\$1622 [23:0]), $unsigned(\$1623 ), $unsigned(\$1626 [23:0]), $unsigned({ \$1628 [7:0], \$1628 [15:8] }), $unsigned(\$1658 [26:0]), $signed(\$1671 ), $unsigned({ \$1673 [7:0], \$1673 [15:8] }), $unsigned(\$1703 [26:0]), $signed(\$1716 ), $unsigned({ \$1718 [7:0], \$1718 [15:8] }), $unsigned(\$1748 [26:0]), $signed(\$1761 ), $unsigned({ \$1763 [7:0], \$1763 [15:8] }), $unsigned(\$1793 [26:0]), $signed(\$1806 ), $unsigned({ \$1808 [7:0], \$1808 [15:8] }), $unsigned(\$1838 [26:0]), $signed(\$1851 ), $unsigned(o__payload[554]), $unsigned({ \$1853 [7:0], \$1853 [15:8] }), $unsigned(\$1883 [16:0]), $signed(\$1896 ), $unsigned({ \$1898 [7:0], \$1898 [15:8] }), $unsigned(\$1928 [16:0]), $signed(\$1941 ), $unsigned({ \$1943 [7:0], \$1943 [15:8] }), $unsigned(\$1973 [16:0]), $signed(\$1986 ), $unsigned({ \$1988 [7:0], \$1988 [15:8] }), $unsigned(\$2018 [16:0]), $signed(\$2031 ), $unsigned({ \$2033 [7:0], \$2033 [15:8] }), $unsigned(\$2063 [16:0]), $signed(\$2076 ), $unsigned({ \$2078 [7:0], \$2078 [15:8] }), $unsigned(\$2108 [16:0]), $signed(\$2121 ), $unsigned({ \$2123 [7:0], \$2123 [15:8] }), $unsigned(\$2153 [29:0]), $signed(\$2166 ), $unsigned({ \$2168 [7:0], \$2168 [15:8] }), $unsigned(\$2198 [29:0]), $signed(\$2211 ), $unsigned(o__payload[720:709]), $unsigned(o__payload[732:721]), $unsigned(o__payload[744:733]), $unsigned(o__payload[756:745]), $unsigned(o__payload[757]));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$51  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$51  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$187  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$187  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$323  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$323  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$1090  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$1082 ) begin
            \$1090  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$1091  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$1082 ) begin
          end else if (\$1086 ) begin
            \$1091  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$1092  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$1082 ) begin
          end else if (\$1086 ) begin
          end else if (\$1089 ) begin
            \$1092  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$1093  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$1082 ) begin
          end else if (\$1086 ) begin
          end else if (\$1089 ) begin
            \$1093  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$1094  = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          if (\$1082 ) begin
          end else if (\$1086 ) begin
          end else if (\$1089 ) begin
            \$1094  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$1140  = 1'h0;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h7:
          if (\o__ready$51 ) begin
            \$1140  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      3'h0:
          ready = \$2 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    scale = 16'h0000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$3 ) begin
            scale = fb_info[67:52];
          end else begin
            scale = fb_info[83:68];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    offset = 16'h0000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$3 ) begin
            offset = fb_info[35:20];
          end else begin
            offset = fb_info[51:36];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    scalar = 18'h00000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$3 ) begin
            scalar = \$4 [17:0];
          end else begin
            scalar = \$6 [35:18];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    result = 16'h0000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          result = \$16 [15:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    mul_a = 16'h0000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          mul_a = dx10;
      3'h4:
          mul_a = dy10;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    mul_b = 16'h0000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          mul_b = dy20;
      3'h4:
          mul_b = dx20;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    outside_bits = 4'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
        begin
          outside_bits[0] = \$17 ;
          outside_bits[1] = \$18 ;
          outside_bits[2] = \$21 ;
          outside_bits[3] = \$24 ;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    ff = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          (* full_case = 32'd1 *)
          casez (pa_conf[4])
            1'h0:
                ff = \$25 ;
            1'h1:
                ff = \$26 ;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    i__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          (* full_case = 32'd1 *)
          if (\$29 ) begin
          end else if (\$33 ) begin
          end else if (\$36 ) begin
          end else begin
            i__valid = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    i__payload = 29'h00000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          (* full_case = 32'd1 *)
          if (\$29 ) begin
          end else if (\$33 ) begin
          end else if (\$36 ) begin
          end else begin
            i__payload = area;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    o__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          o__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    o__payload = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h7:
        begin
          o__payload[679:651] = area;
          o__payload[708:680] = area_recip;
          o__payload[720:709] = min_x;
          o__payload[732:721] = min_y;
          o__payload[744:733] = max_x;
          o__payload[756:745] = max_y;
          o__payload[757] = tri_front_facing;
          o__payload[184:0] = vtx[184:0];
          o__payload[369:185] = vtx[369:185];
          o__payload[554:370] = vtx[554:370];
          o__payload[570:555] = \$signal ;
          o__payload[586:571] = \$signal$37 ;
          o__payload[602:587] = \$signal$38 ;
          o__payload[618:603] = \$signal$39 ;
          o__payload[634:619] = \$signal$40 ;
          o__payload[650:635] = \$signal$41 ;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    o__valid = 1'h0;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          /* empty */;
      3'h7:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2212  = vtx;
    casez (fsm_state)
      3'h0:
          if (\i__valid$45 ) begin
            casez (vtx_idx)
              2'h0:
                  \$2212 [184:0] = \i__payload$46 ;
              2'h1:
                  \$2212 [369:185] = \i__payload$46 ;
              2'h2:
                  \$2212 [554:370] = \i__payload$46 ;
            endcase
          end
    endcase
    if (rst) begin
      \$2212  = 555'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2213  = vtx_idx;
    casez (fsm_state)
      3'h0:
          if (\i__valid$45 ) begin
            (* full_case = 32'd1 *)
            if (\$45 ) begin
              \$2213  = 2'h0;
            end else begin
              \$2213  = \$46 [1:0];
            end
          end
    endcase
    if (rst) begin
      \$2213  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2214  = calc_screen_idx;
    casez (fsm_state)
      3'h0:
          if (\i__valid$45 ) begin
            if (\$45 ) begin
              \$2214  = 3'h0;
            end
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$49 ) begin
          end else begin
            \$2214  = \$50 [2:0];
          end
    endcase
    if (rst) begin
      \$2214  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2215  = fsm_state;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      3'h0:
          if (\i__valid$45 ) begin
            if (\$45 ) begin
              \$2215  = 3'h1;
            end
          end
      3'h1:
          if (\$49 ) begin
            \$2215  = 3'h2;
          end
      3'h2:
          \$2215  = 3'h3;
      3'h3:
          \$2215  = 3'h4;
      3'h4:
          \$2215  = 3'h5;
      3'h5:
          (* full_case = 32'd1 *)
          if (\$1082 ) begin
            \$2215  = 3'h0;
          end else if (\$1086 ) begin
            \$2215  = 3'h0;
          end else if (\$1089 ) begin
            \$2215  = 3'h0;
          end else begin
            if (\i__ready$48 ) begin
              \$2215  = 3'h6;
            end
          end
      3'h6:
          if (\o__valid$49 ) begin
            \$2215  = 3'h7;
          end
      3'h7:
          if (\o__ready$51 ) begin
            \$2215  = 3'h0;
          end
    endcase
    if (rst) begin
      \$2215  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2216  = \$signal ;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$47 ) begin
            casez (calc_screen_idx)
              3'h0:
                  \$2216  = result;
            endcase
          end
    endcase
    if (rst) begin
      \$2216  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2217  = \$signal$37 ;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$47 ) begin
            casez (calc_screen_idx)
              3'h0:
                  /* empty */;
              3'h1:
                  \$2217  = result;
            endcase
          end
    endcase
    if (rst) begin
      \$2217  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2218  = \$signal$38 ;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$47 ) begin
            casez (calc_screen_idx)
              3'h0:
                  /* empty */;
              3'h1:
                  /* empty */;
              3'h2:
                  \$2218  = result;
            endcase
          end
    endcase
    if (rst) begin
      \$2218  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2219  = \$signal$39 ;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$47 ) begin
          end else begin
            casez (\$48 )
              4'h0:
                  \$2219  = result;
            endcase
          end
    endcase
    if (rst) begin
      \$2219  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2220  = \$signal$40 ;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$47 ) begin
          end else begin
            casez (\$48 )
              4'h0:
                  /* empty */;
              4'h1:
                  \$2220  = result;
            endcase
          end
    endcase
    if (rst) begin
      \$2220  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2221  = \$signal$41 ;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$47 ) begin
          end else begin
            casez (\$48 )
              4'h0:
                  /* empty */;
              4'h1:
                  /* empty */;
              4'h2:
                  \$2221  = result;
            endcase
          end
    endcase
    if (rst) begin
      \$2221  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2222  = dx10;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$2222  = \$1035 [15:0];
    endcase
    if (rst) begin
      \$2222  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2223  = dy10;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$2223  = \$1036 [15:0];
    endcase
    if (rst) begin
      \$2223  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2224  = dx20;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$2224  = \$1037 [15:0];
    endcase
    if (rst) begin
      \$2224  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2225  = dy20;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$2225  = \$1038 [15:0];
    endcase
    if (rst) begin
      \$2225  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2226  = bb_min_x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$2226  = { \$1044 [11], \$1044  };
    endcase
    if (rst) begin
      \$2226  = 13'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2227  = bb_max_x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$2227  = { \$1050 [11], \$1050  };
    endcase
    if (rst) begin
      \$2227  = 13'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2228  = bb_min_y;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$2228  = { \$1056 [11], \$1056  };
    endcase
    if (rst) begin
      \$2228  = 13'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2229  = bb_max_y;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$2229  = { \$1062 [11], \$1062  };
    endcase
    if (rst) begin
      \$2229  = 13'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2230  = area_temp;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$2230  = { \$1 [31], \$1 [31:4] };
    endcase
    if (rst) begin
      \$2230  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2231  = area;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$2231  = \$1063 [28:0];
    endcase
    if (rst) begin
      \$2231  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2232  = min_x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          \$2232  = \$1065 [11:0];
    endcase
    if (rst) begin
      \$2232  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2233  = max_x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          \$2233  = \$1071 [11:0];
    endcase
    if (rst) begin
      \$2233  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2234  = min_y;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          \$2234  = \$1073 [11:0];
    endcase
    if (rst) begin
      \$2234  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2235  = max_y;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          \$2235  = \$1079 [11:0];
    endcase
    if (rst) begin
      \$2235  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2236  = tri_front_facing;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          \$2236  = ff;
    endcase
    if (rst) begin
      \$2236  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$98 ) begin end
    \$2237  = area_recip;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          if (\o__valid$49 ) begin
            \$2237  = \o__payload$50 ;
          end
    endcase
    if (rst) begin
      \$2237  = 29'h00000000;
    end
  end
  assign mul_p = { \$1 [31], \$1 [31:4] };
  assign \fb_info.width  = fb_info[9:0];
  assign \fb_info.height  = fb_info[19:10];
  assign \fb_info.scissor_offset_x  = fb_info[147:116];
  assign \fb_info.scissor_offset_y  = fb_info[179:148];
  assign \fb_info.scissor_width  = fb_info[211:180];
  assign \fb_info.scissor_height  = fb_info[243:212];
  assign \fb_info.color_address  = fb_info[275:244];
  assign \fb_info.color_pitch  = fb_info[291:276];
  assign \fb_info.depthstencil_address  = fb_info[323:292];
  assign \fb_info.depthstencil_pitch  = fb_info[339:324];
  assign \vtx[0]  = vtx[184:0];
  assign \vtx[0].position_ndc  = vtx[53:0];
  assign \vtx[0].color  = vtx[183:80];
  assign \vtx[0].front_facing  = vtx[184];
  assign \vtx[1]  = vtx[369:185];
  assign \vtx[1].position_ndc  = vtx[238:185];
  assign \vtx[1].color  = vtx[368:265];
  assign \vtx[1].front_facing  = vtx[369];
  assign \vtx[2]  = vtx[554:370];
  assign \vtx[2].position_ndc  = vtx[423:370];
  assign \vtx[2].color  = vtx[553:450];
  assign \vtx[2].front_facing  = vtx[554];
  assign \pa_conf.type  = pa_conf[1:0];
  assign \pa_conf.cull  = pa_conf[3:2];
  assign \pa_conf.winding  = pa_conf[4];
  assign \o__payload.vtx  = o__payload[554:0];
  assign \o__payload.vtx[0]  = o__payload[184:0];
  assign \o__payload.vtx[0].position_ndc  = o__payload[53:0];
  assign \o__payload.vtx[0].color  = o__payload[183:80];
  assign \o__payload.vtx[0].front_facing  = o__payload[184];
  assign \o__payload.vtx[1]  = o__payload[369:185];
  assign \o__payload.vtx[1].position_ndc  = o__payload[238:185];
  assign \o__payload.vtx[1].color  = o__payload[368:265];
  assign \o__payload.vtx[1].front_facing  = o__payload[369];
  assign \o__payload.vtx[2]  = o__payload[554:370];
  assign \o__payload.vtx[2].position_ndc  = o__payload[423:370];
  assign \o__payload.vtx[2].color  = o__payload[553:450];
  assign \o__payload.vtx[2].front_facing  = o__payload[554];
  assign \o__payload.screen_x  = o__payload[602:555];
  assign \o__payload.screen_y  = o__payload[650:603];
  assign \o__payload.min_x  = o__payload[720:709];
  assign \o__payload.min_y  = o__payload[732:721];
  assign \o__payload.max_x  = o__payload[744:733];
  assign \o__payload.max_y  = o__payload[756:745];
  assign \o__payload.front_facing  = o__payload[757];
  assign \i__payload$46.position_ndc  = \i__payload$46 [53:0];
  assign \i__payload$46.color  = \i__payload$46 [183:80];
  assign \i__payload$46.front_facing  = \i__payload$46 [184];
  assign \$27 [1] = 1'h0;
  assign \$27 [0] = pa_conf[2];
  assign \$31 [0] = 1'h0;
  assign \$31 [1] = pa_conf[3];
  assign \$54  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$56 [15:4] = 12'h000;
  assign \$56 [3:0] = \$signal [3:0];
  assign \$59  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$61  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$64  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$66 [15:4] = 12'h000;
  assign \$66 [3:0] = \$signal [3:0];
  assign \$69  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$71  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$73  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$75 [15:4] = 12'h000;
  assign \$75 [3:0] = \$signal [3:0];
  assign \$78  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$80  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$84  = { \$signal [15], \$signal [15], \$signal [15], \$signal [15], \$signal [15:4] };
  assign \$86 [15:4] = 12'h000;
  assign \$86 [3:0] = \$signal [3:0];
  assign \$2333  = 1'h1;
  assign \$90  = \$2331 ;
  assign \$2338  = 1'h1;
  assign \$91  = \$2336 ;
  assign \$2345  = 1'h1;
  assign \$94  = \$2343 ;
  assign \$2350  = 1'h1;
  assign \$95  = \$2348 ;
  assign \$99  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$101 [15:4] = 12'h000;
  assign \$101 [3:0] = \$signal$37 [3:0];
  assign \$104  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$106  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$109  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$111 [15:4] = 12'h000;
  assign \$111 [3:0] = \$signal$37 [3:0];
  assign \$114  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$116  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$118  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$120 [15:4] = 12'h000;
  assign \$120 [3:0] = \$signal$37 [3:0];
  assign \$123  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$125  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$129  = { \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15], \$signal$37 [15:4] };
  assign \$131 [15:4] = 12'h000;
  assign \$131 [3:0] = \$signal$37 [3:0];
  assign \$2394  = 1'h1;
  assign \$135  = \$2392 ;
  assign \$2399  = 1'h1;
  assign \$136  = \$2397 ;
  assign \$2406  = 1'h1;
  assign \$139  = \$2404 ;
  assign \$2411  = 1'h1;
  assign \$140  = \$2409 ;
  assign \$144  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$146 [15:4] = 12'h000;
  assign \$146 [3:0] = \$signal$38 [3:0];
  assign \$149  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$151  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$154  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$156 [15:4] = 12'h000;
  assign \$156 [3:0] = \$signal$38 [3:0];
  assign \$159  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$161  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$163  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$165 [15:4] = 12'h000;
  assign \$165 [3:0] = \$signal$38 [3:0];
  assign \$168  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$170  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$174  = { \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15], \$signal$38 [15:4] };
  assign \$176 [15:4] = 12'h000;
  assign \$176 [3:0] = \$signal$38 [3:0];
  assign \$2455  = 1'h1;
  assign \$180  = \$2453 ;
  assign \$2460  = 1'h1;
  assign \$181  = \$2458 ;
  assign \$2467  = 1'h1;
  assign \$184  = \$2465 ;
  assign \$2472  = 1'h1;
  assign \$185  = \$2470 ;
  assign \$190  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$192 [15:4] = 12'h000;
  assign \$192 [3:0] = \$signal$39 [3:0];
  assign \$195  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$197  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$200  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$202 [15:4] = 12'h000;
  assign \$202 [3:0] = \$signal$39 [3:0];
  assign \$205  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$207  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$209  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$211 [15:4] = 12'h000;
  assign \$211 [3:0] = \$signal$39 [3:0];
  assign \$214  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$216  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$220  = { \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15], \$signal$39 [15:4] };
  assign \$222 [15:4] = 12'h000;
  assign \$222 [3:0] = \$signal$39 [3:0];
  assign \$2518  = 1'h1;
  assign \$226  = \$2516 ;
  assign \$2523  = 1'h1;
  assign \$227  = \$2521 ;
  assign \$2530  = 1'h1;
  assign \$230  = \$2528 ;
  assign \$2535  = 1'h1;
  assign \$231  = \$2533 ;
  assign \$235  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$237 [15:4] = 12'h000;
  assign \$237 [3:0] = \$signal$40 [3:0];
  assign \$240  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$242  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$245  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$247 [15:4] = 12'h000;
  assign \$247 [3:0] = \$signal$40 [3:0];
  assign \$250  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$252  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$254  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$256 [15:4] = 12'h000;
  assign \$256 [3:0] = \$signal$40 [3:0];
  assign \$259  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$261  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$265  = { \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15], \$signal$40 [15:4] };
  assign \$267 [15:4] = 12'h000;
  assign \$267 [3:0] = \$signal$40 [3:0];
  assign \$2579  = 1'h1;
  assign \$271  = \$2577 ;
  assign \$2584  = 1'h1;
  assign \$272  = \$2582 ;
  assign \$2591  = 1'h1;
  assign \$275  = \$2589 ;
  assign \$2596  = 1'h1;
  assign \$276  = \$2594 ;
  assign \$280  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$282 [15:4] = 12'h000;
  assign \$282 [3:0] = \$signal$41 [3:0];
  assign \$285  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$287  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$290  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$292 [15:4] = 12'h000;
  assign \$292 [3:0] = \$signal$41 [3:0];
  assign \$295  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$297  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$299  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$301 [15:4] = 12'h000;
  assign \$301 [3:0] = \$signal$41 [3:0];
  assign \$304  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$306  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$310  = { \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15], \$signal$41 [15:4] };
  assign \$312 [15:4] = 12'h000;
  assign \$312 [3:0] = \$signal$41 [3:0];
  assign \$2640  = 1'h1;
  assign \$316  = \$2638 ;
  assign \$2645  = 1'h1;
  assign \$317  = \$2643 ;
  assign \$2652  = 1'h1;
  assign \$320  = \$2650 ;
  assign \$2657  = 1'h1;
  assign \$321  = \$2655 ;
  assign \$324  = { 17'h00000, vtx[17] };
  assign \$2667  = 1'h1;
  assign \$326  = \$2665 ;
  assign \$2672  = 1'h1;
  assign \$327  = \$2670 ;
  assign \$328  = { 17'h00000, vtx[35] };
  assign \$2679  = 1'h1;
  assign \$330  = \$2677 ;
  assign \$2684  = 1'h1;
  assign \$331  = \$2682 ;
  assign \$332  = { 17'h00000, vtx[53] };
  assign \$2691  = 1'h1;
  assign \$334  = \$2689 ;
  assign \$2696  = 1'h1;
  assign \$335  = \$2694 ;
  assign \$338  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$340 [25:13] = 13'h0000;
  assign \$340 [12:0] = vtx[66:54];
  assign \$343  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$345  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$348  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$350 [25:13] = 13'h0000;
  assign \$350 [12:0] = vtx[66:54];
  assign \$353  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$355  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$357  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$359 [25:13] = 13'h0000;
  assign \$359 [12:0] = vtx[66:54];
  assign \$362  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$364  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$368  = { vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79], vtx[79:67] };
  assign \$370 [25:13] = 13'h0000;
  assign \$370 [12:0] = vtx[66:54];
  assign \$2739  = 1'h1;
  assign \$374  = \$2737 ;
  assign \$2744  = 1'h1;
  assign \$375  = \$2742 ;
  assign \$2751  = 1'h1;
  assign \$378  = \$2749 ;
  assign \$2756  = 1'h1;
  assign \$379  = \$2754 ;
  assign \$383  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$385 [25:13] = 13'h0000;
  assign \$385 [12:0] = vtx[92:80];
  assign \$388  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$390  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$393  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$395 [25:13] = 13'h0000;
  assign \$395 [12:0] = vtx[92:80];
  assign \$398  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$400  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$402  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$404 [25:13] = 13'h0000;
  assign \$404 [12:0] = vtx[92:80];
  assign \$407  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$409  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$413  = { vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105], vtx[105:93] };
  assign \$415 [25:13] = 13'h0000;
  assign \$415 [12:0] = vtx[92:80];
  assign \$2800  = 1'h1;
  assign \$419  = \$2798 ;
  assign \$2805  = 1'h1;
  assign \$420  = \$2803 ;
  assign \$2812  = 1'h1;
  assign \$423  = \$2810 ;
  assign \$2817  = 1'h1;
  assign \$424  = \$2815 ;
  assign \$428  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$430 [25:13] = 13'h0000;
  assign \$430 [12:0] = vtx[118:106];
  assign \$433  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$435  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$438  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$440 [25:13] = 13'h0000;
  assign \$440 [12:0] = vtx[118:106];
  assign \$443  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$445  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$447  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$449 [25:13] = 13'h0000;
  assign \$449 [12:0] = vtx[118:106];
  assign \$452  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$454  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$458  = { vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131], vtx[131:119] };
  assign \$460 [25:13] = 13'h0000;
  assign \$460 [12:0] = vtx[118:106];
  assign \$2861  = 1'h1;
  assign \$464  = \$2859 ;
  assign \$2866  = 1'h1;
  assign \$465  = \$2864 ;
  assign \$2873  = 1'h1;
  assign \$468  = \$2871 ;
  assign \$2878  = 1'h1;
  assign \$469  = \$2876 ;
  assign \$473  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$475 [25:13] = 13'h0000;
  assign \$475 [12:0] = vtx[144:132];
  assign \$478  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$480  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$483  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$485 [25:13] = 13'h0000;
  assign \$485 [12:0] = vtx[144:132];
  assign \$488  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$490  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$492  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$494 [25:13] = 13'h0000;
  assign \$494 [12:0] = vtx[144:132];
  assign \$497  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$499  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$503  = { vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157], vtx[157:145] };
  assign \$505 [25:13] = 13'h0000;
  assign \$505 [12:0] = vtx[144:132];
  assign \$2922  = 1'h1;
  assign \$509  = \$2920 ;
  assign \$2927  = 1'h1;
  assign \$510  = \$2925 ;
  assign \$2934  = 1'h1;
  assign \$513  = \$2932 ;
  assign \$2939  = 1'h1;
  assign \$514  = \$2937 ;
  assign \$518  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$520 [25:13] = 13'h0000;
  assign \$520 [12:0] = vtx[170:158];
  assign \$523  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$525  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$528  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$530 [25:13] = 13'h0000;
  assign \$530 [12:0] = vtx[170:158];
  assign \$533  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$535  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$537  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$539 [25:13] = 13'h0000;
  assign \$539 [12:0] = vtx[170:158];
  assign \$542  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$544  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$548  = { vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183], vtx[183:171] };
  assign \$550 [25:13] = 13'h0000;
  assign \$550 [12:0] = vtx[170:158];
  assign \$2983  = 1'h1;
  assign \$554  = \$2981 ;
  assign \$2988  = 1'h1;
  assign \$555  = \$2986 ;
  assign \$2995  = 1'h1;
  assign \$558  = \$2993 ;
  assign \$3000  = 1'h1;
  assign \$559  = \$2998 ;
  assign \$561  = { 17'h00000, vtx[202] };
  assign \$3008  = 1'h1;
  assign \$563  = \$3006 ;
  assign \$3013  = 1'h1;
  assign \$565  = { 17'h00000, vtx[220] };
  assign \$564  = \$3011 ;
  assign \$3020  = 1'h1;
  assign \$567  = \$3018 ;
  assign \$3025  = 1'h1;
  assign \$569  = { 17'h00000, vtx[238] };
  assign \$568  = \$3023 ;
  assign \$3032  = 1'h1;
  assign \$571  = \$3030 ;
  assign \$3037  = 1'h1;
  assign \$572  = \$3035 ;
  assign \$575  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$577 [25:13] = 13'h0000;
  assign \$577 [12:0] = vtx[251:239];
  assign \$580  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$582  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$585  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$587 [25:13] = 13'h0000;
  assign \$587 [12:0] = vtx[251:239];
  assign \$590  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$592  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$594  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$596 [25:13] = 13'h0000;
  assign \$596 [12:0] = vtx[251:239];
  assign \$599  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$601  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$605  = { vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264], vtx[264:252] };
  assign \$607 [25:13] = 13'h0000;
  assign \$607 [12:0] = vtx[251:239];
  assign \$3080  = 1'h1;
  assign \$611  = \$3078 ;
  assign \$3085  = 1'h1;
  assign \$612  = \$3083 ;
  assign \$3092  = 1'h1;
  assign \$615  = \$3090 ;
  assign \$3097  = 1'h1;
  assign \$616  = \$3095 ;
  assign \$620  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$622 [25:13] = 13'h0000;
  assign \$622 [12:0] = vtx[277:265];
  assign \$625  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$627  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$630  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$632 [25:13] = 13'h0000;
  assign \$632 [12:0] = vtx[277:265];
  assign \$635  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$637  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$639  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$641 [25:13] = 13'h0000;
  assign \$641 [12:0] = vtx[277:265];
  assign \$644  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$646  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$650  = { vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290], vtx[290:278] };
  assign \$652 [25:13] = 13'h0000;
  assign \$652 [12:0] = vtx[277:265];
  assign \$3141  = 1'h1;
  assign \$656  = \$3139 ;
  assign \$3146  = 1'h1;
  assign \$657  = \$3144 ;
  assign \$3153  = 1'h1;
  assign \$660  = \$3151 ;
  assign \$3158  = 1'h1;
  assign \$661  = \$3156 ;
  assign \$665  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$667 [25:13] = 13'h0000;
  assign \$667 [12:0] = vtx[303:291];
  assign \$670  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$672  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$675  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$677 [25:13] = 13'h0000;
  assign \$677 [12:0] = vtx[303:291];
  assign \$680  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$682  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$684  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$686 [25:13] = 13'h0000;
  assign \$686 [12:0] = vtx[303:291];
  assign \$689  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$691  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$695  = { vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316], vtx[316:304] };
  assign \$697 [25:13] = 13'h0000;
  assign \$697 [12:0] = vtx[303:291];
  assign \$3202  = 1'h1;
  assign \$701  = \$3200 ;
  assign \$3207  = 1'h1;
  assign \$702  = \$3205 ;
  assign \$3214  = 1'h1;
  assign \$705  = \$3212 ;
  assign \$3219  = 1'h1;
  assign \$706  = \$3217 ;
  assign \$710  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$712 [25:13] = 13'h0000;
  assign \$712 [12:0] = vtx[329:317];
  assign \$715  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$717  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$720  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$722 [25:13] = 13'h0000;
  assign \$722 [12:0] = vtx[329:317];
  assign \$725  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$727  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$729  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$731 [25:13] = 13'h0000;
  assign \$731 [12:0] = vtx[329:317];
  assign \$734  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$736  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$740  = { vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342], vtx[342:330] };
  assign \$742 [25:13] = 13'h0000;
  assign \$742 [12:0] = vtx[329:317];
  assign \$3263  = 1'h1;
  assign \$746  = \$3261 ;
  assign \$3268  = 1'h1;
  assign \$747  = \$3266 ;
  assign \$3275  = 1'h1;
  assign \$750  = \$3273 ;
  assign \$3280  = 1'h1;
  assign \$751  = \$3278 ;
  assign \$755  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$757 [25:13] = 13'h0000;
  assign \$757 [12:0] = vtx[355:343];
  assign \$760  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$762  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$765  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$767 [25:13] = 13'h0000;
  assign \$767 [12:0] = vtx[355:343];
  assign \$770  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$772  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$774  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$776 [25:13] = 13'h0000;
  assign \$776 [12:0] = vtx[355:343];
  assign \$779  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$781  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$785  = { vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368], vtx[368:356] };
  assign \$787 [25:13] = 13'h0000;
  assign \$787 [12:0] = vtx[355:343];
  assign \$3324  = 1'h1;
  assign \$791  = \$3322 ;
  assign \$3329  = 1'h1;
  assign \$792  = \$3327 ;
  assign \$3336  = 1'h1;
  assign \$795  = \$3334 ;
  assign \$3341  = 1'h1;
  assign \$796  = \$3339 ;
  assign \$798  = { 17'h00000, vtx[387] };
  assign \$3349  = 1'h1;
  assign \$800  = \$3347 ;
  assign \$3354  = 1'h1;
  assign \$801  = \$3352 ;
  assign \$802  = { 17'h00000, vtx[405] };
  assign \$3361  = 1'h1;
  assign \$804  = \$3359 ;
  assign \$3366  = 1'h1;
  assign \$805  = \$3364 ;
  assign \$806  = { 17'h00000, vtx[423] };
  assign \$3373  = 1'h1;
  assign \$808  = \$3371 ;
  assign \$3378  = 1'h1;
  assign \$809  = \$3376 ;
  assign \$812  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$814 [25:13] = 13'h0000;
  assign \$814 [12:0] = vtx[436:424];
  assign \$817  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$819  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$822  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$824 [25:13] = 13'h0000;
  assign \$824 [12:0] = vtx[436:424];
  assign \$827  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$829  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$831  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$833 [25:13] = 13'h0000;
  assign \$833 [12:0] = vtx[436:424];
  assign \$836  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$838  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$842  = { vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449], vtx[449:437] };
  assign \$844 [25:13] = 13'h0000;
  assign \$844 [12:0] = vtx[436:424];
  assign \$3421  = 1'h1;
  assign \$848  = \$3419 ;
  assign \$3426  = 1'h1;
  assign \$849  = \$3424 ;
  assign \$3433  = 1'h1;
  assign \$852  = \$3431 ;
  assign \$3438  = 1'h1;
  assign \$853  = \$3436 ;
  assign \$857  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$859 [25:13] = 13'h0000;
  assign \$859 [12:0] = vtx[462:450];
  assign \$862  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$864  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$867  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$869 [25:13] = 13'h0000;
  assign \$869 [12:0] = vtx[462:450];
  assign \$872  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$874  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$876  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$878 [25:13] = 13'h0000;
  assign \$878 [12:0] = vtx[462:450];
  assign \$881  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$883  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$887  = { vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475], vtx[475:463] };
  assign \$889 [25:13] = 13'h0000;
  assign \$889 [12:0] = vtx[462:450];
  assign \$3482  = 1'h1;
  assign \$893  = \$3480 ;
  assign \$3487  = 1'h1;
  assign \$894  = \$3485 ;
  assign \$3494  = 1'h1;
  assign \$897  = \$3492 ;
  assign \$3499  = 1'h1;
  assign \$898  = \$3497 ;
  assign \$902  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$904 [25:13] = 13'h0000;
  assign \$904 [12:0] = vtx[488:476];
  assign \$907  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$909  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$912  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$914 [25:13] = 13'h0000;
  assign \$914 [12:0] = vtx[488:476];
  assign \$917  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$919  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$921  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$923 [25:13] = 13'h0000;
  assign \$923 [12:0] = vtx[488:476];
  assign \$926  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$928  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$932  = { vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501], vtx[501:489] };
  assign \$934 [25:13] = 13'h0000;
  assign \$934 [12:0] = vtx[488:476];
  assign \$3543  = 1'h1;
  assign \$938  = \$3541 ;
  assign \$3548  = 1'h1;
  assign \$939  = \$3546 ;
  assign \$3555  = 1'h1;
  assign \$942  = \$3553 ;
  assign \$3560  = 1'h1;
  assign \$943  = \$3558 ;
  assign \$947  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$949 [25:13] = 13'h0000;
  assign \$949 [12:0] = vtx[514:502];
  assign \$952  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$954  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$957  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$959 [25:13] = 13'h0000;
  assign \$959 [12:0] = vtx[514:502];
  assign \$962  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$964  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$966  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$968 [25:13] = 13'h0000;
  assign \$968 [12:0] = vtx[514:502];
  assign \$971  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$973  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$977  = { vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527], vtx[527:515] };
  assign \$979 [25:13] = 13'h0000;
  assign \$979 [12:0] = vtx[514:502];
  assign \$3604  = 1'h1;
  assign \$983  = \$3602 ;
  assign \$3609  = 1'h1;
  assign \$984  = \$3607 ;
  assign \$3616  = 1'h1;
  assign \$987  = \$3614 ;
  assign \$3621  = 1'h1;
  assign \$988  = \$3619 ;
  assign \$992  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$994 [25:13] = 13'h0000;
  assign \$994 [12:0] = vtx[540:528];
  assign \$997  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$999  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$1002  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$1004 [25:13] = 13'h0000;
  assign \$1004 [12:0] = vtx[540:528];
  assign \$1007  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$1009  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$1011  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$1013 [25:13] = 13'h0000;
  assign \$1013 [12:0] = vtx[540:528];
  assign \$1016  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$1018  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$1022  = { vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553], vtx[553:541] };
  assign \$1024 [25:13] = 13'h0000;
  assign \$1024 [12:0] = vtx[540:528];
  assign \$3665  = 1'h1;
  assign \$1028  = \$3663 ;
  assign \$3670  = 1'h1;
  assign \$1029  = \$3668 ;
  assign \$3677  = 1'h1;
  assign \$1032  = \$3675 ;
  assign \$3682  = 1'h1;
  assign \$1033  = \$3680 ;
  assign \$1080 [1] = 1'h0;
  assign \$1080 [0] = pa_conf[2];
  assign \$1084 [0] = 1'h0;
  assign \$1084 [1] = pa_conf[3];
  assign \$1097  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1099 [28:4] = 25'h0000000;
  assign \$1099 [3:0] = area[3:0];
  assign \$1102  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1104  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1107  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1109 [28:4] = 25'h0000000;
  assign \$1109 [3:0] = area[3:0];
  assign \$1112  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1114  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1116  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1118 [28:4] = 25'h0000000;
  assign \$1118 [3:0] = area[3:0];
  assign \$1121  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1123  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1127  = { area[28], area[28], area[28], area[28], area[28:4] };
  assign \$1129 [28:4] = 25'h0000000;
  assign \$1129 [3:0] = area[3:0];
  assign \$3791  = 1'h1;
  assign \$1133  = \$3789 ;
  assign \$3796  = 1'h1;
  assign \$1134  = \$3794 ;
  assign \$3803  = 1'h1;
  assign \$1137  = \$3801 ;
  assign \$3808  = 1'h1;
  assign \$1138  = \$3806 ;
  assign \$1141  = { 17'h00000, o__payload[17] };
  assign \$3818  = 1'h1;
  assign \$1143  = \$3816 ;
  assign \$3823  = 1'h1;
  assign \$1145  = { 17'h00000, o__payload[35] };
  assign \$1144  = \$3821 ;
  assign \$3830  = 1'h1;
  assign \$1147  = \$3828 ;
  assign \$3835  = 1'h1;
  assign \$1148  = \$3833 ;
  assign \$1149  = { 17'h00000, o__payload[53] };
  assign \$3842  = 1'h1;
  assign \$1151  = \$3840 ;
  assign \$3847  = 1'h1;
  assign \$1152  = \$3845 ;
  assign \$1155  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1157 [25:13] = 13'h0000;
  assign \$1157 [12:0] = o__payload[66:54];
  assign \$1160  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1162  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1165  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1167 [25:13] = 13'h0000;
  assign \$1167 [12:0] = o__payload[66:54];
  assign \$1170  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1172  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1174  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1176 [25:13] = 13'h0000;
  assign \$1176 [12:0] = o__payload[66:54];
  assign \$1179  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1181  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1185  = { o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79], o__payload[79:67] };
  assign \$1187 [25:13] = 13'h0000;
  assign \$1187 [12:0] = o__payload[66:54];
  assign \$3890  = 1'h1;
  assign \$1191  = \$3888 ;
  assign \$3895  = 1'h1;
  assign \$1192  = \$3893 ;
  assign \$3902  = 1'h1;
  assign \$1195  = \$3900 ;
  assign \$3907  = 1'h1;
  assign \$1196  = \$3905 ;
  assign \$1200  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1202 [25:13] = 13'h0000;
  assign \$1202 [12:0] = o__payload[92:80];
  assign \$1205  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1207  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1210  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1212 [25:13] = 13'h0000;
  assign \$1212 [12:0] = o__payload[92:80];
  assign \$1215  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1217  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1219  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1221 [25:13] = 13'h0000;
  assign \$1221 [12:0] = o__payload[92:80];
  assign \$1224  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1226  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1230  = { o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105], o__payload[105:93] };
  assign \$1232 [25:13] = 13'h0000;
  assign \$1232 [12:0] = o__payload[92:80];
  assign \$3951  = 1'h1;
  assign \$1236  = \$3949 ;
  assign \$3956  = 1'h1;
  assign \$1237  = \$3954 ;
  assign \$3963  = 1'h1;
  assign \$1240  = \$3961 ;
  assign \$3968  = 1'h1;
  assign \$1241  = \$3966 ;
  assign \$1245  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1247 [25:13] = 13'h0000;
  assign \$1247 [12:0] = o__payload[118:106];
  assign \$1250  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1252  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1255  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1257 [25:13] = 13'h0000;
  assign \$1257 [12:0] = o__payload[118:106];
  assign \$1260  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1262  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1264  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1266 [25:13] = 13'h0000;
  assign \$1266 [12:0] = o__payload[118:106];
  assign \$1269  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1271  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1275  = { o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131], o__payload[131:119] };
  assign \$1277 [25:13] = 13'h0000;
  assign \$1277 [12:0] = o__payload[118:106];
  assign \$4012  = 1'h1;
  assign \$1281  = \$4010 ;
  assign \$4017  = 1'h1;
  assign \$1282  = \$4015 ;
  assign \$4024  = 1'h1;
  assign \$1285  = \$4022 ;
  assign \$4029  = 1'h1;
  assign \$1286  = \$4027 ;
  assign \$1290  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1292 [25:13] = 13'h0000;
  assign \$1292 [12:0] = o__payload[144:132];
  assign \$1295  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1297  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1300  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1302 [25:13] = 13'h0000;
  assign \$1302 [12:0] = o__payload[144:132];
  assign \$1305  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1307  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1309  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1311 [25:13] = 13'h0000;
  assign \$1311 [12:0] = o__payload[144:132];
  assign \$1314  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1316  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1320  = { o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157], o__payload[157:145] };
  assign \$1322 [25:13] = 13'h0000;
  assign \$1322 [12:0] = o__payload[144:132];
  assign \$4073  = 1'h1;
  assign \$1326  = \$4071 ;
  assign \$4078  = 1'h1;
  assign \$1327  = \$4076 ;
  assign \$4085  = 1'h1;
  assign \$1330  = \$4083 ;
  assign \$4090  = 1'h1;
  assign \$1331  = \$4088 ;
  assign \$1335  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1337 [25:13] = 13'h0000;
  assign \$1337 [12:0] = o__payload[170:158];
  assign \$1340  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1342  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1345  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1347 [25:13] = 13'h0000;
  assign \$1347 [12:0] = o__payload[170:158];
  assign \$1350  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1352  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1354  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1356 [25:13] = 13'h0000;
  assign \$1356 [12:0] = o__payload[170:158];
  assign \$1359  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1361  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1365  = { o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183], o__payload[183:171] };
  assign \$1367 [25:13] = 13'h0000;
  assign \$1367 [12:0] = o__payload[170:158];
  assign \$4134  = 1'h1;
  assign \$1371  = \$4132 ;
  assign \$4139  = 1'h1;
  assign \$1372  = \$4137 ;
  assign \$4146  = 1'h1;
  assign \$1375  = \$4144 ;
  assign \$4151  = 1'h1;
  assign \$1376  = \$4149 ;
  assign \$1378  = { 17'h00000, o__payload[202] };
  assign \$4159  = 1'h1;
  assign \$1380  = \$4157 ;
  assign \$4164  = 1'h1;
  assign \$1381  = \$4162 ;
  assign \$1382  = { 17'h00000, o__payload[220] };
  assign \$4171  = 1'h1;
  assign \$1384  = \$4169 ;
  assign \$4176  = 1'h1;
  assign \$1385  = \$4174 ;
  assign \$1386  = { 17'h00000, o__payload[238] };
  assign \$4183  = 1'h1;
  assign \$1388  = \$4181 ;
  assign \$4188  = 1'h1;
  assign \$1389  = \$4186 ;
  assign \$1392  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1394 [25:13] = 13'h0000;
  assign \$1394 [12:0] = o__payload[251:239];
  assign \$1397  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1399  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1402  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1404 [25:13] = 13'h0000;
  assign \$1404 [12:0] = o__payload[251:239];
  assign \$1407  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1409  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1411  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1413 [25:13] = 13'h0000;
  assign \$1413 [12:0] = o__payload[251:239];
  assign \$1416  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1418  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1422  = { o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264], o__payload[264:252] };
  assign \$1424 [25:13] = 13'h0000;
  assign \$1424 [12:0] = o__payload[251:239];
  assign \$4231  = 1'h1;
  assign \$1428  = \$4229 ;
  assign \$4236  = 1'h1;
  assign \$1429  = \$4234 ;
  assign \$4243  = 1'h1;
  assign \$1432  = \$4241 ;
  assign \$4248  = 1'h1;
  assign \$1433  = \$4246 ;
  assign \$1437  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1439 [25:13] = 13'h0000;
  assign \$1439 [12:0] = o__payload[277:265];
  assign \$1442  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1444  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1447  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1449 [25:13] = 13'h0000;
  assign \$1449 [12:0] = o__payload[277:265];
  assign \$1452  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1454  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1456  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1458 [25:13] = 13'h0000;
  assign \$1458 [12:0] = o__payload[277:265];
  assign \$1461  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1463  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1467  = { o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290], o__payload[290:278] };
  assign \$1469 [25:13] = 13'h0000;
  assign \$1469 [12:0] = o__payload[277:265];
  assign \$4292  = 1'h1;
  assign \$1473  = \$4290 ;
  assign \$4297  = 1'h1;
  assign \$1474  = \$4295 ;
  assign \$4304  = 1'h1;
  assign \$1477  = \$4302 ;
  assign \$4309  = 1'h1;
  assign \$1478  = \$4307 ;
  assign \$1482  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1484 [25:13] = 13'h0000;
  assign \$1484 [12:0] = o__payload[303:291];
  assign \$1487  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1489  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1492  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1494 [25:13] = 13'h0000;
  assign \$1494 [12:0] = o__payload[303:291];
  assign \$1497  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1499  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1501  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1503 [25:13] = 13'h0000;
  assign \$1503 [12:0] = o__payload[303:291];
  assign \$1506  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1508  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1512  = { o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316], o__payload[316:304] };
  assign \$1514 [25:13] = 13'h0000;
  assign \$1514 [12:0] = o__payload[303:291];
  assign \$4353  = 1'h1;
  assign \$1518  = \$4351 ;
  assign \$4358  = 1'h1;
  assign \$1519  = \$4356 ;
  assign \$4365  = 1'h1;
  assign \$1522  = \$4363 ;
  assign \$4370  = 1'h1;
  assign \$1523  = \$4368 ;
  assign \$1527  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1529 [25:13] = 13'h0000;
  assign \$1529 [12:0] = o__payload[329:317];
  assign \$1532  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1534  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1537  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1539 [25:13] = 13'h0000;
  assign \$1539 [12:0] = o__payload[329:317];
  assign \$1542  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1544  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1546  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1548 [25:13] = 13'h0000;
  assign \$1548 [12:0] = o__payload[329:317];
  assign \$1551  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1553  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1557  = { o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342], o__payload[342:330] };
  assign \$1559 [25:13] = 13'h0000;
  assign \$1559 [12:0] = o__payload[329:317];
  assign \$4414  = 1'h1;
  assign \$1563  = \$4412 ;
  assign \$4419  = 1'h1;
  assign \$1564  = \$4417 ;
  assign \$4426  = 1'h1;
  assign \$1567  = \$4424 ;
  assign \$4431  = 1'h1;
  assign \$1568  = \$4429 ;
  assign \$1572  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1574 [25:13] = 13'h0000;
  assign \$1574 [12:0] = o__payload[355:343];
  assign \$1577  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1579  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1582  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1584 [25:13] = 13'h0000;
  assign \$1584 [12:0] = o__payload[355:343];
  assign \$1587  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1589  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1591  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1593 [25:13] = 13'h0000;
  assign \$1593 [12:0] = o__payload[355:343];
  assign \$1596  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1598  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1602  = { o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368], o__payload[368:356] };
  assign \$1604 [25:13] = 13'h0000;
  assign \$1604 [12:0] = o__payload[355:343];
  assign \$4475  = 1'h1;
  assign \$1608  = \$4473 ;
  assign \$4480  = 1'h1;
  assign \$1609  = \$4478 ;
  assign \$4487  = 1'h1;
  assign \$1612  = \$4485 ;
  assign \$4492  = 1'h1;
  assign \$1613  = \$4490 ;
  assign \$1615  = { 17'h00000, o__payload[387] };
  assign \$4500  = 1'h1;
  assign \$1617  = \$4498 ;
  assign \$4505  = 1'h1;
  assign \$1618  = \$4503 ;
  assign \$1619  = { 17'h00000, o__payload[405] };
  assign \$4512  = 1'h1;
  assign \$1621  = \$4510 ;
  assign \$4517  = 1'h1;
  assign \$1622  = \$4515 ;
  assign \$1623  = { 17'h00000, o__payload[423] };
  assign \$4524  = 1'h1;
  assign \$1625  = \$4522 ;
  assign \$4529  = 1'h1;
  assign \$1626  = \$4527 ;
  assign \$1629  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1631 [25:13] = 13'h0000;
  assign \$1631 [12:0] = o__payload[436:424];
  assign \$1634  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1636  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1639  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1641 [25:13] = 13'h0000;
  assign \$1641 [12:0] = o__payload[436:424];
  assign \$1644  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1646  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1648  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1650 [25:13] = 13'h0000;
  assign \$1650 [12:0] = o__payload[436:424];
  assign \$1653  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1655  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1659  = { o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449], o__payload[449:437] };
  assign \$1661 [25:13] = 13'h0000;
  assign \$1661 [12:0] = o__payload[436:424];
  assign \$4572  = 1'h1;
  assign \$1665  = \$4570 ;
  assign \$4577  = 1'h1;
  assign \$1666  = \$4575 ;
  assign \$4584  = 1'h1;
  assign \$1669  = \$4582 ;
  assign \$4589  = 1'h1;
  assign \$1670  = \$4587 ;
  assign \$1674  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1676 [25:13] = 13'h0000;
  assign \$1676 [12:0] = o__payload[462:450];
  assign \$1679  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1681  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1684  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1686 [25:13] = 13'h0000;
  assign \$1686 [12:0] = o__payload[462:450];
  assign \$1689  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1691  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1693  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1695 [25:13] = 13'h0000;
  assign \$1695 [12:0] = o__payload[462:450];
  assign \$1698  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1700  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1704  = { o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475], o__payload[475:463] };
  assign \$1706 [25:13] = 13'h0000;
  assign \$1706 [12:0] = o__payload[462:450];
  assign \$4633  = 1'h1;
  assign \$1710  = \$4631 ;
  assign \$4638  = 1'h1;
  assign \$1711  = \$4636 ;
  assign \$4645  = 1'h1;
  assign \$1714  = \$4643 ;
  assign \$4650  = 1'h1;
  assign \$1715  = \$4648 ;
  assign \$1719  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1721 [25:13] = 13'h0000;
  assign \$1721 [12:0] = o__payload[488:476];
  assign \$1724  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1726  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1729  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1731 [25:13] = 13'h0000;
  assign \$1731 [12:0] = o__payload[488:476];
  assign \$1734  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1736  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1738  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1740 [25:13] = 13'h0000;
  assign \$1740 [12:0] = o__payload[488:476];
  assign \$1743  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1745  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1749  = { o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501], o__payload[501:489] };
  assign \$1751 [25:13] = 13'h0000;
  assign \$1751 [12:0] = o__payload[488:476];
  assign \$4694  = 1'h1;
  assign \$1755  = \$4692 ;
  assign \$4699  = 1'h1;
  assign \$1756  = \$4697 ;
  assign \$4706  = 1'h1;
  assign \$1759  = \$4704 ;
  assign \$4711  = 1'h1;
  assign \$1760  = \$4709 ;
  assign \$1764  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1766 [25:13] = 13'h0000;
  assign \$1766 [12:0] = o__payload[514:502];
  assign \$1769  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1771  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1774  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1776 [25:13] = 13'h0000;
  assign \$1776 [12:0] = o__payload[514:502];
  assign \$1779  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1781  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1783  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1785 [25:13] = 13'h0000;
  assign \$1785 [12:0] = o__payload[514:502];
  assign \$1788  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1790  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1794  = { o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527], o__payload[527:515] };
  assign \$1796 [25:13] = 13'h0000;
  assign \$1796 [12:0] = o__payload[514:502];
  assign \$4755  = 1'h1;
  assign \$1800  = \$4753 ;
  assign \$4760  = 1'h1;
  assign \$1801  = \$4758 ;
  assign \$4767  = 1'h1;
  assign \$1804  = \$4765 ;
  assign \$4772  = 1'h1;
  assign \$1805  = \$4770 ;
  assign \$1809  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1811 [25:13] = 13'h0000;
  assign \$1811 [12:0] = o__payload[540:528];
  assign \$1814  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1816  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1819  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1821 [25:13] = 13'h0000;
  assign \$1821 [12:0] = o__payload[540:528];
  assign \$1824  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1826  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1828  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1830 [25:13] = 13'h0000;
  assign \$1830 [12:0] = o__payload[540:528];
  assign \$1833  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1835  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1839  = { o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553], o__payload[553:541] };
  assign \$1841 [25:13] = 13'h0000;
  assign \$1841 [12:0] = o__payload[540:528];
  assign \$4816  = 1'h1;
  assign \$1845  = \$4814 ;
  assign \$4821  = 1'h1;
  assign \$1846  = \$4819 ;
  assign \$4828  = 1'h1;
  assign \$1849  = \$4826 ;
  assign \$4833  = 1'h1;
  assign \$1850  = \$4831 ;
  assign \$1854  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1856 [15:4] = 12'h000;
  assign \$1856 [3:0] = o__payload[558:555];
  assign \$1859  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1861  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1864  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1866 [15:4] = 12'h000;
  assign \$1866 [3:0] = o__payload[558:555];
  assign \$1869  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1871  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1873  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1875 [15:4] = 12'h000;
  assign \$1875 [3:0] = o__payload[558:555];
  assign \$1878  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1880  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1884  = { o__payload[570], o__payload[570], o__payload[570], o__payload[570], o__payload[570:559] };
  assign \$1886 [15:4] = 12'h000;
  assign \$1886 [3:0] = o__payload[558:555];
  assign \$4877  = 1'h1;
  assign \$1890  = \$4875 ;
  assign \$4882  = 1'h1;
  assign \$1891  = \$4880 ;
  assign \$4889  = 1'h1;
  assign \$1894  = \$4887 ;
  assign \$4894  = 1'h1;
  assign \$1895  = \$4892 ;
  assign \$1899  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1901 [15:4] = 12'h000;
  assign \$1901 [3:0] = o__payload[574:571];
  assign \$1904  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1906  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1909  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1911 [15:4] = 12'h000;
  assign \$1911 [3:0] = o__payload[574:571];
  assign \$1914  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1916  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1918  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1920 [15:4] = 12'h000;
  assign \$1920 [3:0] = o__payload[574:571];
  assign \$1923  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1925  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1929  = { o__payload[586], o__payload[586], o__payload[586], o__payload[586], o__payload[586:575] };
  assign \$1931 [15:4] = 12'h000;
  assign \$1931 [3:0] = o__payload[574:571];
  assign \$4938  = 1'h1;
  assign \$1935  = \$4936 ;
  assign \$4943  = 1'h1;
  assign \$1936  = \$4941 ;
  assign \$4950  = 1'h1;
  assign \$1939  = \$4948 ;
  assign \$4955  = 1'h1;
  assign \$1940  = \$4953 ;
  assign \$1944  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1946 [15:4] = 12'h000;
  assign \$1946 [3:0] = o__payload[590:587];
  assign \$1949  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1951  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1954  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1956 [15:4] = 12'h000;
  assign \$1956 [3:0] = o__payload[590:587];
  assign \$1959  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1961  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1963  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1965 [15:4] = 12'h000;
  assign \$1965 [3:0] = o__payload[590:587];
  assign \$1968  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1970  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1974  = { o__payload[602], o__payload[602], o__payload[602], o__payload[602], o__payload[602:591] };
  assign \$1976 [15:4] = 12'h000;
  assign \$1976 [3:0] = o__payload[590:587];
  assign \$4999  = 1'h1;
  assign \$1980  = \$4997 ;
  assign \$5004  = 1'h1;
  assign \$1981  = \$5002 ;
  assign \$5011  = 1'h1;
  assign \$1984  = \$5009 ;
  assign \$5016  = 1'h1;
  assign \$1985  = \$5014 ;
  assign \$1989  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$1991 [15:4] = 12'h000;
  assign \$1991 [3:0] = o__payload[606:603];
  assign \$1994  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$1996  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$1999  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$2001 [15:4] = 12'h000;
  assign \$2001 [3:0] = o__payload[606:603];
  assign \$2004  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$2006  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$2008  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$2010 [15:4] = 12'h000;
  assign \$2010 [3:0] = o__payload[606:603];
  assign \$2013  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$2015  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$2019  = { o__payload[618], o__payload[618], o__payload[618], o__payload[618], o__payload[618:607] };
  assign \$2021 [15:4] = 12'h000;
  assign \$2021 [3:0] = o__payload[606:603];
  assign \$5060  = 1'h1;
  assign \$2025  = \$5058 ;
  assign \$5065  = 1'h1;
  assign \$2026  = \$5063 ;
  assign \$5072  = 1'h1;
  assign \$2029  = \$5070 ;
  assign \$5077  = 1'h1;
  assign \$2030  = \$5075 ;
  assign \$2034  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2036 [15:4] = 12'h000;
  assign \$2036 [3:0] = o__payload[622:619];
  assign \$2039  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2041  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2044  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2046 [15:4] = 12'h000;
  assign \$2046 [3:0] = o__payload[622:619];
  assign \$2049  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2051  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2053  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2055 [15:4] = 12'h000;
  assign \$2055 [3:0] = o__payload[622:619];
  assign \$2058  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2060  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2064  = { o__payload[634], o__payload[634], o__payload[634], o__payload[634], o__payload[634:623] };
  assign \$2066 [15:4] = 12'h000;
  assign \$2066 [3:0] = o__payload[622:619];
  assign \$5121  = 1'h1;
  assign \$2070  = \$5119 ;
  assign \$5126  = 1'h1;
  assign \$2071  = \$5124 ;
  assign \$5133  = 1'h1;
  assign \$2074  = \$5131 ;
  assign \$5138  = 1'h1;
  assign \$2075  = \$5136 ;
  assign \$2079  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2081 [15:4] = 12'h000;
  assign \$2081 [3:0] = o__payload[638:635];
  assign \$2084  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2086  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2089  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2091 [15:4] = 12'h000;
  assign \$2091 [3:0] = o__payload[638:635];
  assign \$2094  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2096  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2098  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2100 [15:4] = 12'h000;
  assign \$2100 [3:0] = o__payload[638:635];
  assign \$2103  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2105  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2109  = { o__payload[650], o__payload[650], o__payload[650], o__payload[650], o__payload[650:639] };
  assign \$2111 [15:4] = 12'h000;
  assign \$2111 [3:0] = o__payload[638:635];
  assign \$5182  = 1'h1;
  assign \$2115  = \$5180 ;
  assign \$5187  = 1'h1;
  assign \$2116  = \$5185 ;
  assign \$5194  = 1'h1;
  assign \$2119  = \$5192 ;
  assign \$5199  = 1'h1;
  assign \$2120  = \$5197 ;
  assign \$2124  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2126 [28:4] = 25'h0000000;
  assign \$2126 [3:0] = o__payload[654:651];
  assign \$2129  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2131  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2134  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2136 [28:4] = 25'h0000000;
  assign \$2136 [3:0] = o__payload[654:651];
  assign \$2139  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2141  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2143  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2145 [28:4] = 25'h0000000;
  assign \$2145 [3:0] = o__payload[654:651];
  assign \$2148  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2150  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2154  = { o__payload[679], o__payload[679], o__payload[679], o__payload[679], o__payload[679:655] };
  assign \$2156 [28:4] = 25'h0000000;
  assign \$2156 [3:0] = o__payload[654:651];
  assign \$5243  = 1'h1;
  assign \$2160  = \$5241 ;
  assign \$5248  = 1'h1;
  assign \$2161  = \$5246 ;
  assign \$5255  = 1'h1;
  assign \$2164  = \$5253 ;
  assign \$5260  = 1'h1;
  assign \$2165  = \$5258 ;
  assign \$2169  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2171 [28:25] = 4'h0;
  assign \$2171 [24:0] = o__payload[704:680];
  assign \$2174  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2176  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2179  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2181 [28:25] = 4'h0;
  assign \$2181 [24:0] = o__payload[704:680];
  assign \$2184  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2186  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2188  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2190 [28:25] = 4'h0;
  assign \$2190 [24:0] = o__payload[704:680];
  assign \$2193  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2195  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2199  = { o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708], o__payload[708:705] };
  assign \$2201 [28:25] = 4'h0;
  assign \$2201 [24:0] = o__payload[704:680];
  assign \$5304  = 1'h1;
  assign \$2205  = \$5302 ;
  assign \$5309  = 1'h1;
  assign \$2206  = \$5307 ;
  assign \$5316  = 1'h1;
  assign \$2209  = \$5314 ;
  assign \$5321  = 1'h1;
  assign \$2210  = \$5319 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:181" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.tri_prep.inv (rst, \i__valid$7 , i__payload, o__ready, o__valid, \o__payload$18 , \i__ready$20 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$99  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [5:0] \$11 ;
  wire \$12 ;
  wire [5:0] \$13 ;
  wire [91:0] \$14 ;
  wire [5:0] \$15 ;
  wire [6:0] \$16 ;
  wire [28:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [29:0] \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [5:0] \$28 ;
  wire [6:0] \$29 ;
  wire [29:0] \$3 ;
  wire \$30 ;
  wire [5:0] \$31 ;
  wire [6:0] \$32 ;
  wire [155:0] \$33 ;
  wire [5:0] \$34 ;
  wire [6:0] \$35 ;
  wire [7:0] \$36 ;
  wire [283:0] \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [29:0] \$4 ;
  wire \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg \$43 ;
  reg [28:0] \$44 ;
  reg [28:0] \$45 ;
  reg \$46 ;
  reg [1:0] \$47 ;
  reg [4:0] \$48 ;
  reg [28:0] \$49 ;
  wire \$5 ;
  reg [28:0] \$50 ;
  wire [29:0] \$6 ;
  wire [29:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  input [28:0] i__payload;
  wire [28:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  reg [28:0] \i__payload$11  = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  reg [28:0] \i__payload$16  = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output \i__ready$20 ;
  reg \i__ready$20 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg i__valid = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  reg \i__valid$12  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input \i__valid$7 ;
  wire \i__valid$7 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  reg [4:0] lz = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:198" *)
  reg [28:0] norm_value;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  wire [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  output [28:0] \o__payload$18 ;
  reg [28:0] \o__payload$18  = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  wire [28:0] \o__payload$23 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$21 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  reg \o__ready$22 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid = 1'h0;
  (* init = 1'h0 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$13 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire \o__valid$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  reg sgn = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  reg [28:0] v0 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  always @(posedge clk)
    \i__payload$11  <= \$45 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    \i__valid$12  <= \$46 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$47 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:197" *)
  always @(posedge clk)
    lz <= \$48 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  always @(posedge clk)
    \i__payload$16  <= \$49 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:170" *)
  always @(posedge clk)
    \o__payload$18  <= \$50 ;
  assign \$1  = $signed(i__payload) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$2  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$4  = \$2  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[28], i__payload } : \$3 ;
  assign \$5  = $signed(i__payload) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$6  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(i__payload);
  assign \$7  = \$5  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { i__payload[28], i__payload } : \$6 ;
  assign \$8  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$9  = \$8  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$10  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$9 ;
  assign \$11  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$12  = $signed(\$11 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:231" *) $signed(1'h0);
  assign \$13  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$14  = v0 << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:233" *) \$13 ;
  assign \$15  = o__payload - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:229" *) 1'h1;
  assign \$16  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) $signed(\$15 );
  assign \$17  = v0 >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:237" *) \$16 ;
  assign \$18  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$19  = \$18  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$20  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$19 ;
  assign \$21  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) norm_value;
  assign \$22  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__valid;
  assign \$23  = \$22  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) i__ready;
  assign \$24  = \i__valid$12  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:222" *) \$23 ;
  assign \$25  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__valid;
  assign \$26  = \$25  | (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) o__ready;
  assign \$27  = \o__valid$17  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:242" *) \$26 ;
  assign \$28  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 5'h17;
  assign \$29  = $signed(\$28 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$30  = $signed(\$29 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:246" *) $signed(1'h0);
  assign \$31  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 5'h17;
  assign \$32  = $signed(\$31 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$33  = \o__payload$23  << (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:331" *) \$32 ;
  assign \$34  = lz - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) 5'h17;
  assign \$35  = $signed(\$34 ) - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:202" *) $signed(2'h1);
  assign \$36  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:252" *) $signed(\$35 );
  assign \$37  = { \o__payload$23 , 255'h0000000000000000000000000000000000000000000000000000000000000000 } >> (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:347" *) \$36 ;
  assign \$38  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    i__valid <= \$41 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    o__valid <= \$42 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:195" *)
  always @(posedge clk)
    sgn <= \$43 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:194" *)
  always @(posedge clk)
    v0 <= \$44 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:200" *)
  \top.pipeline.pipeline.tri_prep.inv.clz  clz (
    .i__payload(\i__payload$11 ),
    .o__payload(o__payload),
    .o__ready(\o__ready$21 ),
    .o__valid(\i__valid$12 )
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:187" *)
  \top.pipeline.pipeline.tri_prep.inv.inv_small  inv_small (
    .clk(clk),
    .i__payload(\i__payload$16 ),
    .i__ready(i__ready),
    .i__valid(i__valid),
    .o__payload(\o__payload$23 ),
    .o__ready(\o__ready$22 ),
    .o__valid(\o__valid$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$46  = \i__valid$12 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$46  = 1'h1;
          end
    endcase
    if (rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$47  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$47  = 2'h1;
          end
      2'h1:
          if (\$10 ) begin
            \$47  = 2'h2;
          end
      2'h2:
          if (\$20 ) begin
            \$47  = 2'h0;
          end
    endcase
    if (rst) begin
      \$47  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$48  = lz;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$48  = o__payload;
          end
    endcase
    if (rst) begin
      \$48  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$49  = \i__payload$16 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            (* full_case = 32'd1 *)
            if (\$12 ) begin
              \$49  = \$14 [28:0];
            end else begin
              \$49  = \$17 ;
            end
          end
    endcase
    if (rst) begin
      \$49  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$50  = \o__payload$18 ;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            (* full_case = 32'd1 *)
            if (sgn) begin
              \$50  = \$21 [28:0];
            end else begin
              \$50  = norm_value;
            end
          end
    endcase
    if (rst) begin
      \$50  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \i__ready$20  = 1'h0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \i__ready$20  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \o__ready$21  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$24 ) begin
            \o__ready$21  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \o__ready$22  = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            \o__ready$22  = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    norm_value = 29'h00000000;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$27 ) begin
            (* full_case = 32'd1 *)
            if (\$30 ) begin
              norm_value = \$33 [30:2];
            end else begin
              norm_value = { 2'h0, \$37 [283:257] };
            end
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$41  = i__valid;
    if (i__ready) begin
      \$41  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (\$10 ) begin
            \$41  = 1'h1;
          end
    endcase
    if (rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$42  = o__valid;
    if (o__ready) begin
      \$42  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (\$20 ) begin
            \$42  = 1'h1;
          end
    endcase
    if (rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$43  = sgn;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$43  = \$1 ;
          end
    endcase
    if (rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$44  = v0;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$44  = \$4 [28:0];
          end
    endcase
    if (rst) begin
      \$44  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$99 ) begin end
    \$45  = \i__payload$11 ;
    casez (fsm_state)
      2'h0:
          if (\i__valid$7 ) begin
            \$45  = \$7 [28:0];
          end
    endcase
    if (rst) begin
      \$45  = 29'h00000000;
    end
  end
  assign \o__valid$13  = \i__valid$12 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:25" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.tri_prep.inv.clz (o__valid, o__ready, o__payload, i__payload);
  reg \$auto$verilog_backend.cc:2355:dump_module$100  = 0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  input [28:0] i__payload;
  wire [28:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  wire i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:48" *)
  output [4:0] o__payload;
  reg [4:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input o__valid;
  wire o__valid;
  assign i__ready = o__ready & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:29" *) o__valid;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$100 ) begin end
    (* full_case = 32'd1 *)
    casez (i__payload)
      29'h1???????:
          o__payload = 5'h00;
      29'b01???????????????????????????:
          o__payload = 5'h01;
      29'b001??????????????????????????:
          o__payload = 5'h02;
      29'b0001?????????????????????????:
          o__payload = 5'h03;
      29'h01??????:
          o__payload = 5'h04;
      29'b000001???????????????????????:
          o__payload = 5'h05;
      29'b0000001??????????????????????:
          o__payload = 5'h06;
      29'b00000001?????????????????????:
          o__payload = 5'h07;
      29'h001?????:
          o__payload = 5'h08;
      29'b0000000001???????????????????:
          o__payload = 5'h09;
      29'b00000000001??????????????????:
          o__payload = 5'h0a;
      29'b000000000001?????????????????:
          o__payload = 5'h0b;
      29'h0001????:
          o__payload = 5'h0c;
      29'b00000000000001???????????????:
          o__payload = 5'h0d;
      29'b000000000000001??????????????:
          o__payload = 5'h0e;
      29'b0000000000000001?????????????:
          o__payload = 5'h0f;
      29'h00001???:
          o__payload = 5'h10;
      29'b000000000000000001???????????:
          o__payload = 5'h11;
      29'b0000000000000000001??????????:
          o__payload = 5'h12;
      29'b00000000000000000001?????????:
          o__payload = 5'h13;
      29'h000001??:
          o__payload = 5'h14;
      29'b0000000000000000000001???????:
          o__payload = 5'h15;
      29'b00000000000000000000001??????:
          o__payload = 5'h16;
      29'b000000000000000000000001?????:
          o__payload = 5'h17;
      29'h0000001?:
          o__payload = 5'h18;
      29'b00000000000000000000000001???:
          o__payload = 5'h19;
      29'b000000000000000000000000001??:
          o__payload = 5'h1a;
      29'b0000000000000000000000000001?:
          o__payload = 5'h1b;
      29'h00000001:
          o__payload = 5'h1c;
      29'h00000000:
          o__payload = 5'h1d;
    endcase
  end
  assign i__valid = o__valid;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:62" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.tri_prep.inv.inv_small (rst, i__valid, i__payload, o__ready, i__ready, o__payload, o__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$101  = 0;
  wire [57:0] \$1 ;
  wire [30:0] \$10 ;
  wire [2:0] \$11 ;
  wire \$12 ;
  reg [28:0] \$13 ;
  reg [2:0] \$14 ;
  reg [28:0] \$15 ;
  reg [1:0] \$16 ;
  reg [28:0] \$17 ;
  reg [28:0] \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  input [28:0] i__payload;
  wire [28:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [3:0] initial_guess__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:78" *)
  wire [28:0] initial_guess__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  reg [1:0] iter = 2'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:84" *)
  reg [28:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:85" *)
  reg [28:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:86" *)
  wire [28:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:51" *)
  output [28:0] o__payload;
  reg [28:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  reg [28:0] p = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  reg [28:0] vx2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  reg [28:0] x = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  reg [28:0] x2 = 29'h00000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:71" *)
  reg [28:0] rom [15:0];
  initial begin
    rom[0] = 29'h07c1f07c;
    rom[1] = 29'h07507507;
    rom[2] = 29'h06eb3e45;
    rom[3] = 29'h06906907;
    rom[4] = 29'h063e7064;
    rom[5] = 29'h05f417d0;
    rom[6] = 29'h05b05b06;
    rom[7] = 29'h0572620b;
    rom[8] = 29'h0539782a;
    rom[9] = 29'h05050505;
    rom[10] = 29'h04d4873f;
    rom[11] = 29'h04a7904a;
    rom[12] = 29'h047dc11f;
    rom[13] = 29'h0456c798;
    rom[14] = 29'h04325c54;
    rom[15] = 29'h04104104;
  end
  reg [28:0] _0_;
  always @(posedge clk) begin
    _0_ <= rom[initial_guess__addr];
  end
  assign initial_guess__data = _0_;
  assign \$1  = mul_a * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) mul_b;
  assign \$2  = 28'h8000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$3  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$9  = 28'h8000000 == (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) p;
  assign \$10  = { x, 1'h0 } - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) vx2;
  assign \$11  = iter + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:138" *) 1'h1;
  assign \$12  = iter < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:140" *) 2'h3;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:89" *)
  always @(posedge clk)
    p <= \$13 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$14 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:80" *)
  always @(posedge clk)
    x <= \$15 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:91" *)
  always @(posedge clk)
    iter <= \$16 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:81" *)
  always @(posedge clk)
    x2 <= \$17 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/math.py:82" *)
  always @(posedge clk)
    vx2 <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      3'h0:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    initial_guess__addr = 4'h0;
    casez (fsm_state)
      3'h0:
          initial_guess__addr = i__payload[26:23];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    o__payload = 29'h00000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__payload = 29'h08000000;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__payload = x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          if (\$2 ) begin
            o__valid = 1'h1;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          /* empty */;
      3'h5:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    mul_a = 29'h00000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_a = x;
      3'h3:
          mul_a = p;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    mul_b = 29'h00000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          mul_b = x;
      3'h3:
          mul_b = x2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    \$13  = p;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$13  = i__payload;
          end
    endcase
    if (rst) begin
      \$13  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    \$14  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (i__valid) begin
            \$14  = 3'h1;
          end
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
            if (o__ready) begin
              \$14  = 3'h0;
            end
          end else begin
            \$14  = 3'h2;
          end
      3'h2:
          \$14  = 3'h3;
      3'h3:
          \$14  = 3'h4;
      3'h4:
          (* full_case = 32'd1 *)
          if (\$12 ) begin
            \$14  = 3'h2;
          end else begin
            \$14  = 3'h5;
          end
      3'h5:
          if (o__ready) begin
            \$14  = 3'h0;
          end
    endcase
    if (rst) begin
      \$14  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    \$15  = x;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$15  = initial_guess__data;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$15  = \$10 [28:0];
    endcase
    if (rst) begin
      \$15  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    \$16  = iter;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (\$9 ) begin
          end else begin
            \$16  = 2'h0;
          end
      3'h2:
          /* empty */;
      3'h3:
          /* empty */;
      3'h4:
          \$16  = \$11 [1:0];
    endcase
    if (rst) begin
      \$16  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    \$17  = x2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          \$17  = \$1 [55:27];
    endcase
    if (rst) begin
      \$17  = 29'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$101 ) begin end
    \$18  = vx2;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          \$18  = \$1 [55:27];
    endcase
    if (rst) begin
      \$18  = 29'h00000000;
    end
  end
  assign mul_result = \$1 [55:27];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:401" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.tri_prep_to_rast_fifo (rst, pixel_clk, pixel_rst, w_rdy, r_rdy, r_data, w_port__data, w_en, r_en, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$102  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$100 ;
  wire \$101 ;
  wire [9:0] \$102 ;
  wire [8:0] \$103 ;
  wire \$104 ;
  wire \$105 ;
  wire \$106 ;
  wire \$107 ;
  wire \$108 ;
  wire \$109 ;
  wire \$11 ;
  wire \$110 ;
  wire \$111 ;
  wire \$112 ;
  wire \$113 ;
  wire \$114 ;
  wire \$115 ;
  wire \$116 ;
  wire \$117 ;
  wire \$118 ;
  wire \$119 ;
  wire \$12 ;
  wire \$120 ;
  wire \$121 ;
  wire \$122 ;
  wire \$123 ;
  wire \$124 ;
  wire \$125 ;
  wire \$126 ;
  wire \$127 ;
  wire \$128 ;
  wire \$129 ;
  wire \$13 ;
  wire \$130 ;
  wire \$131 ;
  wire \$132 ;
  wire \$133 ;
  wire \$134 ;
  wire \$135 ;
  wire \$136 ;
  wire \$137 ;
  wire \$138 ;
  wire \$139 ;
  wire \$14 ;
  wire \$140 ;
  wire \$141 ;
  wire \$142 ;
  wire \$143 ;
  wire \$144 ;
  wire \$145 ;
  wire \$146 ;
  wire \$147 ;
  wire \$148 ;
  reg [8:0] \$149 ;
  wire \$15 ;
  reg [8:0] \$150 ;
  reg [8:0] \$151 ;
  reg [8:0] \$152 ;
  reg [8:0] \$153 ;
  reg [8:0] \$154 ;
  reg \$155 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire [9:0] \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire \$34 ;
  wire \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [9:0] \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire \$42 ;
  wire \$43 ;
  wire \$44 ;
  wire \$45 ;
  wire \$46 ;
  wire \$47 ;
  wire \$48 ;
  wire \$49 ;
  wire \$5 ;
  wire \$50 ;
  wire \$51 ;
  wire \$52 ;
  wire \$53 ;
  wire \$54 ;
  wire [9:0] \$55 ;
  wire [8:0] \$56 ;
  wire \$57 ;
  wire \$58 ;
  wire \$59 ;
  wire \$6 ;
  wire \$60 ;
  wire \$61 ;
  wire \$62 ;
  wire \$63 ;
  wire \$64 ;
  wire \$65 ;
  wire \$66 ;
  wire \$67 ;
  wire \$68 ;
  wire \$69 ;
  wire \$7 ;
  wire \$70 ;
  wire \$71 ;
  wire \$72 ;
  wire \$73 ;
  wire \$74 ;
  wire \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire \$78 ;
  wire \$79 ;
  wire \$8 ;
  wire \$80 ;
  wire \$81 ;
  wire \$82 ;
  wire \$83 ;
  wire \$84 ;
  wire \$85 ;
  wire \$86 ;
  wire \$87 ;
  wire \$88 ;
  wire \$89 ;
  wire \$9 ;
  wire \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire \$93 ;
  wire \$94 ;
  wire \$95 ;
  wire \$96 ;
  wire \$97 ;
  wire \$98 ;
  wire \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:423" *)
  reg [8:0] consume_r_bin = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:434" *)
  reg [8:0] consume_r_gry = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:424" *)
  wire [8:0] consume_r_nxt;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:440" *)
  reg [8:0] consume_w_bin = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:435" *)
  wire [8:0] consume_w_gry;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_clk;
  wire pixel_clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_rst;
  wire pixel_rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:443" *)
  wire [8:0] produce_r_bin;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:429" *)
  wire [8:0] produce_r_gry;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:417" *)
  reg [8:0] produce_w_bin = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:428" *)
  reg [8:0] produce_w_gry = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:418" *)
  wire [8:0] produce_w_nxt;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [757:0] r_data;
  wire [757:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:447" *)
  reg r_empty;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  wire [7:0] r_port__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [757:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  wire r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:486" *)
  wire r_rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:395" *)
  reg \r_rst$31  = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [757:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:446" *)
  wire w_full;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  reg [8:0] w_level = 9'h000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  wire [7:0] w_port__addr;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [757:0] w_port__data;
  wire [757:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:458" *)
  reg [757:0] storage [255:0];
  initial begin
    storage[0] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[1] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[2] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[3] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[4] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[5] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[6] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[7] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[8] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[9] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[10] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[11] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[12] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[13] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[14] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[15] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[16] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[17] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[18] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[19] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[20] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[21] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[22] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[23] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[24] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[25] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[26] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[27] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[28] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[29] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[30] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[31] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[32] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[33] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[34] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[35] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[36] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[37] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[38] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[39] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[40] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[41] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[42] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[43] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[44] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[45] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[46] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[47] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[48] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[49] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[50] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[51] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[52] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[53] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[54] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[55] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[56] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[57] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[58] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[59] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[60] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[61] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[62] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[63] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[64] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[65] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[66] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[67] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[68] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[69] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[70] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[71] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[72] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[73] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[74] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[75] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[76] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[77] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[78] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[79] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[80] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[81] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[82] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[83] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[84] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[85] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[86] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[87] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[88] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[89] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[90] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[91] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[92] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[93] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[94] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[95] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[96] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[97] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[98] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[99] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[100] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[101] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[102] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[103] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[104] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[105] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[106] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[107] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[108] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[109] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[110] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[111] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[112] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[113] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[114] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[115] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[116] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[117] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[118] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[119] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[120] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[121] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[122] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[123] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[124] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[125] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[126] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[127] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[128] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[129] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[130] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[131] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[132] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[133] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[134] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[135] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[136] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[137] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[138] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[139] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[140] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[141] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[142] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[143] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[144] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[145] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[146] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[147] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[148] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[149] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[150] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[151] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[152] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[153] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[154] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[155] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[156] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[157] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[158] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[159] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[160] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[161] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[162] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[163] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[164] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[165] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[166] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[167] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[168] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[169] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[170] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[171] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[172] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[173] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[174] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[175] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[176] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[177] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[178] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[179] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[180] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[181] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[182] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[183] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[184] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[185] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[186] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[187] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[188] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[189] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[190] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[191] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[192] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[193] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[194] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[195] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[196] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[197] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[198] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[199] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[200] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[201] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[202] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[203] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[204] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[205] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[206] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[207] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[208] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[209] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[210] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[211] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[212] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[213] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[214] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[215] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[216] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[217] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[218] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[219] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[220] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[221] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[222] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[223] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[224] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[225] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[226] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[227] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[228] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[229] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[230] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[231] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[232] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[233] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[234] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[235] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[236] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[237] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[238] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[239] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[240] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[241] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[242] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[243] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[244] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[245] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[246] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[247] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[248] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[249] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[250] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[251] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[252] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[253] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[254] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[255] = 758'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[produce_w_bin[7:0]] <= w_port__data;
  end
  reg [757:0] _0_;
  always @(posedge pixel_clk) begin
    _0_ <= storage[\$4 [7:0]];
  end
  assign r_data = _0_;
  assign \$1  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:413" *) w_en;
  assign \$2  = produce_w_bin + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:419" *) \$1 ;
  assign \$3  = r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:414" *) r_en;
  assign \$4  = consume_r_bin + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:425" *) \$3 ;
  assign \$6  = \$5  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$7  = \$6  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$8  = \$7  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$9  = \$8  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$10  = \$9  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[3];
  assign \$11  = \$10  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[2];
  assign \$12  = \$11  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[1];
  assign \$13  = \$12  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[0];
  assign \$15  = \$14  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$16  = \$15  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$17  = \$16  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$18  = \$17  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$19  = \$18  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[3];
  assign \$20  = \$19  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[2];
  assign \$21  = \$20  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[1];
  assign \$23  = \$22  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$24  = \$23  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$25  = \$24  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$26  = \$25  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$27  = \$26  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[3];
  assign \$28  = \$27  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[2];
  assign \$30  = \$29  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$31  = \$30  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$32  = \$31  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$33  = \$32  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$34  = \$33  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[3];
  assign \$36  = \$35  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$37  = \$36  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$38  = \$37  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$39  = \$38  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$41  = \$40  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$42  = \$41  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$43  = \$42  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$45  = \$44  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$46  = \$45  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$48  = \$47  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$50  = produce_w_gry[8] != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:449" *) consume_w_gry[8];
  assign \$51  = produce_w_gry[7] != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:450" *) consume_w_gry[7];
  assign \$52  = \$50  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:449" *) \$51 ;
  assign \$53  = produce_w_gry[6:0] == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:451" *) consume_w_gry[6:0];
  assign w_full = \$52  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:449" *) \$53 ;
  assign \$54  = consume_r_gry == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:452" *) produce_r_gry;
  assign \$55  = { \$49 , \$48 , \$46 , \$43 , \$39 , \$34 , \$28 , \$21 , \$13  } - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:456" *) consume_r_bin;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:413" *) w_en;
  assign w_rdy = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:465" *) w_full;
  assign r_rdy = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:471" *) r_empty;
  assign \$56  = \$2 [8:0] ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:16" *) { 1'h0, \$2 [8:1] };
  assign \$58  = \$57  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[7];
  assign \$59  = \$58  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[6];
  assign \$60  = \$59  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[5];
  assign \$61  = \$60  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[4];
  assign \$62  = \$61  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[3];
  assign \$63  = \$62  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[2];
  assign \$64  = \$63  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[1];
  assign \$65  = \$64  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[0];
  assign \$67  = \$66  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[7];
  assign \$68  = \$67  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[6];
  assign \$69  = \$68  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[5];
  assign \$70  = \$69  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[4];
  assign \$71  = \$70  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[3];
  assign \$72  = \$71  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[2];
  assign \$73  = \$72  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[1];
  assign \$75  = \$74  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[7];
  assign \$76  = \$75  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[6];
  assign \$77  = \$76  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[5];
  assign \$78  = \$77  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[4];
  assign \$79  = \$78  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[3];
  assign \$80  = \$79  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[2];
  assign \$82  = \$81  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[7];
  assign \$83  = \$82  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[6];
  assign \$84  = \$83  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[5];
  assign \$85  = \$84  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[4];
  assign \$86  = \$85  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[3];
  assign \$88  = \$87  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[7];
  assign \$89  = \$88  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[6];
  assign \$90  = \$89  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[5];
  assign \$91  = \$90  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[4];
  assign \$93  = \$92  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[7];
  assign \$94  = \$93  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[6];
  assign \$95  = \$94  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[5];
  assign \$97  = \$96  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[7];
  assign \$98  = \$97  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[6];
  assign \$100  = \$99  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) consume_w_gry[7];
  assign \$102  = produce_w_bin - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:455" *) consume_w_bin;
  assign \$103  = \$4 [8:0] ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:16" *) { 1'h0, \$4 [8:1] };
  assign \$105  = \$104  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$106  = \$105  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$107  = \$106  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$108  = \$107  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$109  = \$108  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[3];
  assign \$110  = \$109  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[2];
  assign \$111  = \$110  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[1];
  assign \$112  = \$111  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[0];
  assign \$114  = \$113  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$115  = \$114  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$116  = \$115  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$117  = \$116  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$118  = \$117  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[3];
  assign \$119  = \$118  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[2];
  assign \$120  = \$119  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[1];
  assign \$122  = \$121  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$123  = \$122  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$124  = \$123  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$125  = \$124  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$126  = \$125  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[3];
  assign \$127  = \$126  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[2];
  assign \$129  = \$128  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$130  = \$129  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$131  = \$130  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$132  = \$131  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$133  = \$132  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[3];
  assign \$135  = \$134  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$136  = \$135  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$137  = \$136  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$138  = \$137  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[4];
  assign \$140  = \$139  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$141  = \$140  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$142  = \$141  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[5];
  assign \$144  = \$143  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  assign \$145  = \$144  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[6];
  assign \$147  = \$146  ^ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:23" *) produce_r_gry[7];
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:417" *)
  always @(posedge clk)
    produce_w_bin <= \$149 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:428" *)
  always @(posedge clk)
    produce_w_gry <= \$150 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:440" *)
  always @(posedge clk)
    consume_w_bin <= \$151 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  always @(posedge clk)
    w_level <= \$152 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:423" *)
  always @(posedge pixel_clk)
    consume_r_bin <= \$153 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:434" *)
  always @(posedge pixel_clk)
    consume_r_gry <= \$154 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:395" *)
  always @(posedge pixel_clk)
    \r_rst$31  <= \$155 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:500" *)
  altera_std_synchronizer_bundle #(
    .depth(32'd2),
    .width(32'd9)
  ) consume_cdc (
    .clk(clk),
    .din(consume_r_gry),
    .dout(consume_w_gry),
    .reset_n(1'h1)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:500" *)
  altera_std_synchronizer_bundle #(
    .depth(32'd2),
    .width(32'd9)
  ) produce_cdc (
    .clk(pixel_clk),
    .din(produce_w_gry),
    .dout(produce_r_gry),
    .reset_n(1'h1)
  );
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:489" *)
  \top.pipeline.pipeline.tri_prep_to_rast_fifo.rst_cdc  rst_cdc (
    .pixel_clk(pixel_clk),
    .r_rst(r_rst),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$102 ) begin end
    r_empty = \$54 ;
    if (r_rst) begin
      r_empty = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$102 ) begin end
    \$149  = \$2 [8:0];
    if (rst) begin
      \$149  = 9'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$102 ) begin end
    \$150  = \$56 ;
    if (rst) begin
      \$150  = 9'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$102 ) begin end
    \$151  = { \$101 , \$100 , \$98 , \$95 , \$91 , \$86 , \$80 , \$73 , \$65  };
    if (rst) begin
      \$151  = 9'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$102 ) begin end
    \$152  = \$102 [8:0];
    if (rst) begin
      \$152  = 9'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$102 ) begin end
    \$153  = \$4 [8:0];
    if (r_rst) begin
      \$153  = { \$148 , \$147 , \$145 , \$142 , \$138 , \$133 , \$127 , \$120 , \$112  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$102 ) begin end
    \$154  = \$103 ;
    if (r_rst) begin
      \$154  = produce_r_gry;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$102 ) begin end
    (* full_case = 32'd1 *)
    if (r_rst) begin
      \$155  = 1'h1;
    end else begin
      \$155  = 1'h0;
    end
    if (pixel_rst) begin
      \$155  = 1'h0;
    end
  end
  assign produce_w_nxt = \$2 [8:0];
  assign consume_r_nxt = \$4 [8:0];
  assign produce_r_bin = { \$49 , \$48 , \$46 , \$43 , \$39 , \$34 , \$28 , \$21 , \$13  };
  assign r_level = \$55 [8:0];
  assign w_port__addr = produce_w_bin[7:0];
  assign w_data = w_port__data;
  assign r_port__addr = \$4 [7:0];
  assign r_port__data = r_data;
  assign r_port__en = 1'h1;
  assign \$5  = produce_r_gry[8];
  assign \$14  = produce_r_gry[8];
  assign \$22  = produce_r_gry[8];
  assign \$29  = produce_r_gry[8];
  assign \$35  = produce_r_gry[8];
  assign \$40  = produce_r_gry[8];
  assign \$44  = produce_r_gry[8];
  assign \$47  = produce_r_gry[8];
  assign \$49  = produce_r_gry[8];
  assign \$57  = consume_w_gry[8];
  assign \$66  = consume_w_gry[8];
  assign \$74  = consume_w_gry[8];
  assign \$81  = consume_w_gry[8];
  assign \$87  = consume_w_gry[8];
  assign \$92  = consume_w_gry[8];
  assign \$96  = consume_w_gry[8];
  assign \$99  = consume_w_gry[8];
  assign \$101  = consume_w_gry[8];
  assign \$104  = produce_r_gry[8];
  assign \$113  = produce_r_gry[8];
  assign \$121  = produce_r_gry[8];
  assign \$128  = produce_r_gry[8];
  assign \$134  = produce_r_gry[8];
  assign \$139  = produce_r_gry[8];
  assign \$143  = produce_r_gry[8];
  assign \$146  = produce_r_gry[8];
  assign \$148  = produce_r_gry[8];
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:510" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.tri_prep_to_rast_fifo.rst_cdc (pixel_clk, r_rst, rst);
  wire \$1 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input pixel_clk;
  wire pixel_clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:486" *)
  output r_rst;
  wire r_rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:511" *)
  wire sync_output;
  assign r_rst = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:529" *) sync_output;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:517" *) rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/vendor/_altera.py:514" *)
  altera_std_synchronizer #(
    .depth(32'd2)
  ) \U$1  (
    .clk(pixel_clk),
    .din(1'h1),
    .dout(sync_output),
    .reset_n(\$1 )
  );
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:61" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.vtx_sh (rst, i__payload, o__ready, material, lights__0, i__ready, ready, o__payload, o__valid, i__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$103  = 0;
  wire [51:0] \$1 ;
  wire \$10 ;
  wire [26:0] \$100 ;
  wire [42:0] \$1002 ;
  wire \$1004 ;
  wire [27:0] \$101 ;
  wire [27:0] \$102 ;
  wire [25:0] \$103 ;
  wire \$104 ;
  wire [42:0] \$1046 ;
  wire \$1048 ;
  wire [25:0] \$105 ;
  wire [42:0] \$1051 ;
  wire \$1053 ;
  wire [42:0] \$1058 ;
  wire \$106 ;
  wire \$1060 ;
  wire [42:0] \$1063 ;
  wire \$1065 ;
  wire \$107 ;
  wire [42:0] \$108 ;
  wire [42:0] \$109 ;
  wire \$11 ;
  wire [42:0] \$110 ;
  wire [42:0] \$1107 ;
  wire \$1109 ;
  wire [17:0] \$111 ;
  wire [42:0] \$1112 ;
  wire \$1114 ;
  wire [42:0] \$1119 ;
  wire [42:0] \$112 ;
  wire \$1121 ;
  wire [42:0] \$1124 ;
  wire \$1126 ;
  wire [42:0] \$113 ;
  wire [42:0] \$114 ;
  wire [17:0] \$115 ;
  wire \$116 ;
  wire [42:0] \$1168 ;
  wire [15:0] \$117 ;
  wire \$1170 ;
  wire [42:0] \$1173 ;
  wire \$1175 ;
  wire [25:0] \$118 ;
  wire [42:0] \$1180 ;
  wire \$1182 ;
  wire [42:0] \$1185 ;
  wire \$1187 ;
  wire \$119 ;
  wire \$12 ;
  wire [25:0] \$120 ;
  wire \$121 ;
  wire \$122 ;
  wire [42:0] \$1229 ;
  wire [25:0] \$123 ;
  wire \$1231 ;
  wire [42:0] \$1234 ;
  wire \$1236 ;
  wire [26:0] \$124 ;
  wire [42:0] \$1241 ;
  wire \$1243 ;
  wire [42:0] \$1246 ;
  wire \$1248 ;
  wire [25:0] \$125 ;
  wire [26:0] \$126 ;
  wire \$127 ;
  wire [25:0] \$128 ;
  wire \$129 ;
  wire [42:0] \$1290 ;
  wire \$1292 ;
  wire [42:0] \$1295 ;
  wire \$1297 ;
  wire \$13 ;
  wire [25:0] \$130 ;
  wire [42:0] \$1302 ;
  wire \$1304 ;
  wire [42:0] \$1307 ;
  wire \$1309 ;
  wire \$131 ;
  wire \$132 ;
  wire [25:0] \$133 ;
  wire [26:0] \$134 ;
  wire [25:0] \$135 ;
  wire [42:0] \$1351 ;
  wire \$1353 ;
  wire [42:0] \$1356 ;
  wire \$1358 ;
  wire [26:0] \$136 ;
  wire [42:0] \$1363 ;
  wire \$1365 ;
  wire [42:0] \$1368 ;
  wire [25:0] \$137 ;
  wire \$1370 ;
  wire \$138 ;
  wire [25:0] \$139 ;
  wire \$14 ;
  wire \$140 ;
  wire \$141 ;
  wire [42:0] \$1412 ;
  wire \$1414 ;
  wire [42:0] \$1417 ;
  wire \$1419 ;
  wire [25:0] \$142 ;
  wire [42:0] \$1424 ;
  wire \$1426 ;
  wire [42:0] \$1429 ;
  wire [26:0] \$143 ;
  wire \$1431 ;
  wire [25:0] \$144 ;
  wire [26:0] \$145 ;
  wire [27:0] \$146 ;
  wire [27:0] \$147 ;
  wire [42:0] \$1473 ;
  wire \$1475 ;
  wire [42:0] \$1478 ;
  wire [25:0] \$148 ;
  wire \$1480 ;
  wire [42:0] \$1485 ;
  wire \$1487 ;
  wire \$149 ;
  wire [42:0] \$1490 ;
  wire \$1492 ;
  wire \$15 ;
  wire [25:0] \$150 ;
  wire \$151 ;
  wire \$152 ;
  wire [42:0] \$153 ;
  wire [42:0] \$1534 ;
  wire \$1536 ;
  wire [42:0] \$1539 ;
  wire [42:0] \$154 ;
  wire \$1541 ;
  wire [42:0] \$1546 ;
  wire \$1548 ;
  wire [42:0] \$155 ;
  wire [42:0] \$1551 ;
  wire \$1553 ;
  wire [17:0] \$156 ;
  wire [42:0] \$157 ;
  wire [42:0] \$158 ;
  wire [42:0] \$159 ;
  wire [42:0] \$1595 ;
  wire \$1597 ;
  wire \$16 ;
  wire [17:0] \$160 ;
  wire [42:0] \$1600 ;
  wire \$1602 ;
  wire [42:0] \$1607 ;
  wire \$1609 ;
  wire \$161 ;
  wire [42:0] \$1612 ;
  wire \$1614 ;
  wire [15:0] \$162 ;
  wire [25:0] \$163 ;
  wire \$164 ;
  wire [25:0] \$165 ;
  wire [42:0] \$1656 ;
  wire \$1658 ;
  wire \$166 ;
  wire [42:0] \$1661 ;
  wire \$1663 ;
  wire [42:0] \$1668 ;
  wire \$167 ;
  wire \$1670 ;
  wire [42:0] \$1673 ;
  wire \$1675 ;
  wire [25:0] \$168 ;
  wire [26:0] \$169 ;
  wire \$17 ;
  wire [25:0] \$170 ;
  wire [26:0] \$171 ;
  wire \$172 ;
  wire [25:0] \$173 ;
  wire \$174 ;
  wire [25:0] \$175 ;
  wire \$176 ;
  wire \$177 ;
  wire [25:0] \$178 ;
  wire [26:0] \$179 ;
  wire \$18 ;
  wire [25:0] \$180 ;
  wire [26:0] \$181 ;
  wire [25:0] \$182 ;
  wire \$183 ;
  wire [25:0] \$184 ;
  wire \$185 ;
  wire \$186 ;
  wire [25:0] \$187 ;
  wire [26:0] \$188 ;
  wire [25:0] \$189 ;
  wire \$19 ;
  wire [26:0] \$190 ;
  wire [27:0] \$191 ;
  wire [27:0] \$192 ;
  wire [25:0] \$193 ;
  wire \$194 ;
  wire [25:0] \$195 ;
  wire \$196 ;
  wire \$197 ;
  wire [42:0] \$198 ;
  wire [42:0] \$199 ;
  wire [32:0] \$2 ;
  wire \$20 ;
  wire [42:0] \$200 ;
  wire [17:0] \$201 ;
  wire [42:0] \$202 ;
  wire [42:0] \$203 ;
  wire [42:0] \$204 ;
  wire [17:0] \$205 ;
  wire \$206 ;
  wire [15:0] \$207 ;
  wire [25:0] \$208 ;
  wire \$209 ;
  wire \$21 ;
  wire [25:0] \$210 ;
  wire \$211 ;
  wire \$212 ;
  wire [25:0] \$213 ;
  wire [26:0] \$214 ;
  wire [25:0] \$215 ;
  wire [26:0] \$216 ;
  wire \$217 ;
  wire [25:0] \$218 ;
  wire \$219 ;
  wire \$22 ;
  wire [25:0] \$220 ;
  wire \$221 ;
  wire \$222 ;
  wire [25:0] \$223 ;
  wire [26:0] \$224 ;
  wire [25:0] \$225 ;
  wire [26:0] \$226 ;
  wire [25:0] \$227 ;
  wire \$228 ;
  wire [25:0] \$229 ;
  wire \$23 ;
  wire \$230 ;
  wire \$231 ;
  wire [25:0] \$232 ;
  wire [26:0] \$233 ;
  wire [25:0] \$234 ;
  wire [26:0] \$235 ;
  wire [27:0] \$236 ;
  wire [27:0] \$237 ;
  wire [25:0] \$238 ;
  wire \$239 ;
  wire \$24 ;
  wire [25:0] \$240 ;
  wire \$241 ;
  wire \$242 ;
  wire [42:0] \$243 ;
  wire [42:0] \$244 ;
  wire [42:0] \$245 ;
  wire [17:0] \$246 ;
  wire [42:0] \$247 ;
  wire [42:0] \$248 ;
  wire [42:0] \$249 ;
  reg \$25 ;
  wire [17:0] \$250 ;
  wire \$251 ;
  wire [15:0] \$252 ;
  wire [25:0] \$253 ;
  wire \$254 ;
  wire [25:0] \$255 ;
  wire \$256 ;
  wire \$257 ;
  wire [25:0] \$258 ;
  wire [26:0] \$259 ;
  wire \$26 ;
  wire [25:0] \$260 ;
  wire [26:0] \$261 ;
  wire \$262 ;
  wire [25:0] \$263 ;
  wire \$264 ;
  wire [25:0] \$265 ;
  wire \$266 ;
  wire \$267 ;
  wire [25:0] \$268 ;
  wire [26:0] \$269 ;
  wire [15:0] \$27 ;
  wire [25:0] \$270 ;
  wire [26:0] \$271 ;
  wire [25:0] \$272 ;
  wire \$273 ;
  wire [25:0] \$274 ;
  wire \$275 ;
  wire \$276 ;
  wire [25:0] \$277 ;
  wire [26:0] \$278 ;
  wire [25:0] \$279 ;
  wire [25:0] \$28 ;
  wire [26:0] \$280 ;
  wire [27:0] \$281 ;
  wire [27:0] \$282 ;
  wire [25:0] \$283 ;
  wire \$284 ;
  wire [25:0] \$285 ;
  wire \$286 ;
  wire \$287 ;
  wire [42:0] \$288 ;
  wire [42:0] \$289 ;
  wire \$29 ;
  wire [42:0] \$290 ;
  wire [17:0] \$291 ;
  wire [42:0] \$292 ;
  wire [42:0] \$293 ;
  wire [42:0] \$294 ;
  wire [17:0] \$295 ;
  wire \$296 ;
  wire [15:0] \$297 ;
  wire [25:0] \$298 ;
  wire \$299 ;
  wire [32:0] \$3 ;
  wire [25:0] \$30 ;
  wire [25:0] \$300 ;
  wire \$301 ;
  wire \$302 ;
  wire [25:0] \$303 ;
  wire [26:0] \$304 ;
  wire [25:0] \$305 ;
  wire [26:0] \$306 ;
  wire \$307 ;
  wire [25:0] \$308 ;
  wire \$309 ;
  wire \$31 ;
  wire [25:0] \$310 ;
  wire \$311 ;
  wire \$312 ;
  wire [25:0] \$313 ;
  wire [26:0] \$314 ;
  wire [25:0] \$315 ;
  wire [26:0] \$316 ;
  wire [25:0] \$317 ;
  wire \$318 ;
  wire [25:0] \$319 ;
  wire \$32 ;
  wire \$320 ;
  wire \$321 ;
  wire [25:0] \$322 ;
  wire [26:0] \$323 ;
  wire [25:0] \$324 ;
  wire [26:0] \$325 ;
  wire [27:0] \$326 ;
  wire [27:0] \$327 ;
  wire [25:0] \$328 ;
  wire \$329 ;
  wire [25:0] \$33 ;
  wire [25:0] \$330 ;
  wire \$331 ;
  wire \$332 ;
  wire [42:0] \$333 ;
  wire [42:0] \$334 ;
  wire [42:0] \$335 ;
  wire [17:0] \$336 ;
  wire [42:0] \$337 ;
  wire [42:0] \$338 ;
  wire [42:0] \$339 ;
  wire [26:0] \$34 ;
  wire [17:0] \$340 ;
  wire \$341 ;
  wire [15:0] \$342 ;
  wire [25:0] \$343 ;
  wire \$344 ;
  wire [25:0] \$345 ;
  wire \$346 ;
  wire \$347 ;
  wire [25:0] \$348 ;
  wire [26:0] \$349 ;
  wire [25:0] \$35 ;
  wire [25:0] \$350 ;
  wire [26:0] \$351 ;
  wire \$352 ;
  wire [25:0] \$353 ;
  wire \$354 ;
  wire [25:0] \$355 ;
  wire \$356 ;
  wire \$357 ;
  wire [25:0] \$358 ;
  wire [26:0] \$359 ;
  wire [26:0] \$36 ;
  wire [25:0] \$360 ;
  wire [26:0] \$361 ;
  wire [25:0] \$362 ;
  wire \$363 ;
  wire [25:0] \$364 ;
  wire \$365 ;
  wire \$366 ;
  wire [25:0] \$367 ;
  wire [26:0] \$368 ;
  wire [25:0] \$369 ;
  wire \$37 ;
  wire [26:0] \$370 ;
  wire [27:0] \$371 ;
  wire [27:0] \$372 ;
  wire [25:0] \$373 ;
  wire \$374 ;
  wire [25:0] \$375 ;
  wire \$376 ;
  wire \$377 ;
  wire [42:0] \$378 ;
  wire [42:0] \$379 ;
  wire [25:0] \$38 ;
  wire [42:0] \$380 ;
  wire [17:0] \$381 ;
  wire [42:0] \$382 ;
  wire [42:0] \$383 ;
  wire [42:0] \$384 ;
  wire [17:0] \$385 ;
  wire \$386 ;
  wire [15:0] \$387 ;
  wire [25:0] \$388 ;
  wire \$389 ;
  wire \$39 ;
  wire [25:0] \$390 ;
  wire \$391 ;
  wire \$392 ;
  wire [25:0] \$393 ;
  wire [26:0] \$394 ;
  wire [25:0] \$395 ;
  wire [26:0] \$396 ;
  wire \$397 ;
  wire [25:0] \$398 ;
  wire \$399 ;
  wire [32:0] \$4 ;
  wire [25:0] \$40 ;
  wire [25:0] \$400 ;
  wire \$401 ;
  wire \$402 ;
  wire [25:0] \$403 ;
  wire [26:0] \$404 ;
  wire [25:0] \$405 ;
  wire [26:0] \$406 ;
  wire [25:0] \$407 ;
  wire \$408 ;
  wire [25:0] \$409 ;
  wire \$41 ;
  wire \$410 ;
  wire \$411 ;
  wire [25:0] \$412 ;
  wire [26:0] \$413 ;
  wire [25:0] \$414 ;
  wire [26:0] \$415 ;
  wire [27:0] \$416 ;
  wire [27:0] \$417 ;
  wire [25:0] \$418 ;
  wire \$419 ;
  wire \$42 ;
  wire [25:0] \$420 ;
  wire \$421 ;
  wire \$422 ;
  wire [42:0] \$423 ;
  wire [42:0] \$424 ;
  wire [42:0] \$425 ;
  wire [17:0] \$426 ;
  wire [42:0] \$427 ;
  wire [42:0] \$428 ;
  wire [42:0] \$429 ;
  wire [25:0] \$43 ;
  wire [17:0] \$430 ;
  wire \$431 ;
  wire [15:0] \$432 ;
  wire [25:0] \$433 ;
  wire \$434 ;
  wire [25:0] \$435 ;
  wire \$436 ;
  wire \$437 ;
  wire [25:0] \$438 ;
  wire [26:0] \$439 ;
  wire [26:0] \$44 ;
  wire [25:0] \$440 ;
  wire [26:0] \$441 ;
  wire \$442 ;
  wire [25:0] \$443 ;
  wire \$444 ;
  wire [25:0] \$445 ;
  wire \$446 ;
  wire \$447 ;
  wire [25:0] \$448 ;
  wire [26:0] \$449 ;
  wire [25:0] \$45 ;
  wire [25:0] \$450 ;
  wire [26:0] \$451 ;
  wire [25:0] \$452 ;
  wire \$453 ;
  wire [25:0] \$454 ;
  wire \$455 ;
  wire \$456 ;
  wire [25:0] \$457 ;
  wire [26:0] \$458 ;
  wire [25:0] \$459 ;
  wire [26:0] \$46 ;
  wire [26:0] \$460 ;
  wire [27:0] \$461 ;
  wire [27:0] \$462 ;
  wire [25:0] \$463 ;
  wire \$464 ;
  wire [25:0] \$465 ;
  wire \$466 ;
  wire \$467 ;
  wire [42:0] \$468 ;
  wire [42:0] \$469 ;
  wire [25:0] \$47 ;
  wire [42:0] \$470 ;
  wire [17:0] \$471 ;
  wire [42:0] \$472 ;
  wire [42:0] \$473 ;
  wire [42:0] \$474 ;
  wire [17:0] \$475 ;
  wire \$476 ;
  wire [15:0] \$477 ;
  wire [25:0] \$478 ;
  wire \$479 ;
  wire \$48 ;
  wire [25:0] \$480 ;
  wire \$481 ;
  wire \$482 ;
  wire [25:0] \$483 ;
  wire [26:0] \$484 ;
  wire [25:0] \$485 ;
  wire [26:0] \$486 ;
  wire \$487 ;
  wire [25:0] \$488 ;
  wire \$489 ;
  wire [25:0] \$49 ;
  wire [25:0] \$490 ;
  wire \$491 ;
  wire \$492 ;
  wire [25:0] \$493 ;
  wire [26:0] \$494 ;
  wire [25:0] \$495 ;
  wire [26:0] \$496 ;
  wire [25:0] \$497 ;
  wire \$498 ;
  wire [25:0] \$499 ;
  wire \$5 ;
  wire \$50 ;
  wire \$500 ;
  wire \$501 ;
  wire [25:0] \$502 ;
  wire [26:0] \$503 ;
  wire [25:0] \$504 ;
  wire [26:0] \$505 ;
  wire [27:0] \$506 ;
  wire [27:0] \$507 ;
  wire [25:0] \$508 ;
  wire \$509 ;
  wire \$51 ;
  wire [25:0] \$510 ;
  wire \$511 ;
  wire \$512 ;
  wire [42:0] \$513 ;
  wire [42:0] \$514 ;
  wire [42:0] \$515 ;
  wire [17:0] \$516 ;
  wire [42:0] \$517 ;
  wire [42:0] \$518 ;
  wire [42:0] \$519 ;
  wire [25:0] \$52 ;
  wire [17:0] \$520 ;
  wire \$521 ;
  wire [15:0] \$522 ;
  wire [25:0] \$523 ;
  wire \$524 ;
  wire [25:0] \$525 ;
  wire \$526 ;
  wire \$527 ;
  wire [25:0] \$528 ;
  wire [26:0] \$529 ;
  wire [26:0] \$53 ;
  wire [25:0] \$530 ;
  wire [26:0] \$531 ;
  wire \$532 ;
  wire [25:0] \$533 ;
  wire \$534 ;
  wire [25:0] \$535 ;
  wire \$536 ;
  wire \$537 ;
  wire [25:0] \$538 ;
  wire [26:0] \$539 ;
  wire [25:0] \$54 ;
  wire [25:0] \$540 ;
  wire [26:0] \$541 ;
  wire [25:0] \$542 ;
  wire \$543 ;
  wire [25:0] \$544 ;
  wire \$545 ;
  wire \$546 ;
  wire [25:0] \$547 ;
  wire [26:0] \$548 ;
  wire [25:0] \$549 ;
  wire [26:0] \$55 ;
  wire [26:0] \$550 ;
  wire [27:0] \$551 ;
  wire [27:0] \$552 ;
  wire [25:0] \$553 ;
  wire \$554 ;
  wire [25:0] \$555 ;
  wire \$556 ;
  wire \$557 ;
  wire [42:0] \$558 ;
  wire [42:0] \$559 ;
  wire [27:0] \$56 ;
  wire [42:0] \$560 ;
  wire [17:0] \$561 ;
  wire [42:0] \$562 ;
  wire [42:0] \$563 ;
  wire [42:0] \$564 ;
  wire [17:0] \$565 ;
  wire \$566 ;
  wire [15:0] \$567 ;
  wire [25:0] \$568 ;
  wire \$569 ;
  wire [27:0] \$57 ;
  wire [25:0] \$570 ;
  wire \$571 ;
  wire \$572 ;
  wire [25:0] \$573 ;
  wire [26:0] \$574 ;
  wire [25:0] \$575 ;
  wire [26:0] \$576 ;
  wire \$577 ;
  wire [25:0] \$578 ;
  wire \$579 ;
  wire [25:0] \$58 ;
  wire [25:0] \$580 ;
  wire \$581 ;
  wire \$582 ;
  wire [25:0] \$583 ;
  wire [26:0] \$584 ;
  wire [25:0] \$585 ;
  wire [26:0] \$586 ;
  wire [25:0] \$587 ;
  wire \$588 ;
  wire [25:0] \$589 ;
  wire \$59 ;
  wire \$590 ;
  wire \$591 ;
  wire [25:0] \$592 ;
  wire [26:0] \$593 ;
  wire [25:0] \$594 ;
  wire [26:0] \$595 ;
  wire [27:0] \$596 ;
  wire [27:0] \$597 ;
  wire [25:0] \$598 ;
  wire \$599 ;
  wire \$6 ;
  wire [25:0] \$60 ;
  wire [25:0] \$600 ;
  wire \$601 ;
  wire \$602 ;
  wire [42:0] \$603 ;
  wire [42:0] \$604 ;
  wire [42:0] \$605 ;
  wire [17:0] \$606 ;
  wire [42:0] \$607 ;
  wire [42:0] \$608 ;
  wire [42:0] \$609 ;
  wire \$61 ;
  wire [17:0] \$610 ;
  wire \$611 ;
  wire [15:0] \$612 ;
  wire [25:0] \$613 ;
  wire \$614 ;
  wire [25:0] \$615 ;
  wire \$616 ;
  wire \$617 ;
  wire [25:0] \$618 ;
  wire [26:0] \$619 ;
  wire \$62 ;
  wire [25:0] \$620 ;
  wire [26:0] \$621 ;
  wire \$622 ;
  wire [25:0] \$623 ;
  wire \$624 ;
  wire [25:0] \$625 ;
  wire \$626 ;
  wire \$627 ;
  wire [25:0] \$628 ;
  wire [26:0] \$629 ;
  wire [42:0] \$63 ;
  wire [25:0] \$630 ;
  wire [26:0] \$631 ;
  wire [25:0] \$632 ;
  wire \$633 ;
  wire [25:0] \$634 ;
  wire \$635 ;
  wire \$636 ;
  wire [25:0] \$637 ;
  wire [26:0] \$638 ;
  wire [25:0] \$639 ;
  wire [42:0] \$64 ;
  wire [26:0] \$640 ;
  wire [27:0] \$641 ;
  wire [27:0] \$642 ;
  wire [25:0] \$643 ;
  wire \$644 ;
  wire [25:0] \$645 ;
  wire \$646 ;
  wire \$647 ;
  wire [42:0] \$648 ;
  wire [42:0] \$649 ;
  wire [42:0] \$65 ;
  wire [42:0] \$650 ;
  wire [17:0] \$651 ;
  wire [42:0] \$652 ;
  wire [42:0] \$653 ;
  wire [42:0] \$654 ;
  wire [17:0] \$655 ;
  wire \$656 ;
  wire [15:0] \$657 ;
  wire [25:0] \$658 ;
  wire \$659 ;
  wire [17:0] \$66 ;
  wire [25:0] \$660 ;
  wire \$661 ;
  wire \$662 ;
  wire [25:0] \$663 ;
  wire [26:0] \$664 ;
  wire [25:0] \$665 ;
  wire [26:0] \$666 ;
  wire \$667 ;
  wire [25:0] \$668 ;
  wire \$669 ;
  wire [42:0] \$67 ;
  wire [25:0] \$670 ;
  wire \$671 ;
  wire \$672 ;
  wire [25:0] \$673 ;
  wire [26:0] \$674 ;
  wire [25:0] \$675 ;
  wire [26:0] \$676 ;
  wire [25:0] \$677 ;
  wire \$678 ;
  wire [25:0] \$679 ;
  wire [42:0] \$68 ;
  wire \$680 ;
  wire \$681 ;
  wire [25:0] \$682 ;
  wire [26:0] \$683 ;
  wire [25:0] \$684 ;
  wire [26:0] \$685 ;
  wire [27:0] \$686 ;
  wire [27:0] \$687 ;
  wire [25:0] \$688 ;
  wire \$689 ;
  wire [42:0] \$69 ;
  wire [25:0] \$690 ;
  wire \$691 ;
  wire \$692 ;
  wire [42:0] \$693 ;
  wire [42:0] \$694 ;
  wire [42:0] \$695 ;
  wire [17:0] \$696 ;
  wire [42:0] \$697 ;
  wire [42:0] \$698 ;
  wire [42:0] \$699 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [17:0] \$700 ;
  wire [26:0] \$701 ;
  wire [26:0] \$702 ;
  wire [26:0] \$703 ;
  wire \$704 ;
  wire [26:0] \$705 ;
  wire [26:0] \$706 ;
  wire [26:0] \$707 ;
  wire [27:0] \$708 ;
  wire [26:0] \$709 ;
  wire \$71 ;
  wire [27:0] \$710 ;
  wire [26:0] \$711 ;
  wire [27:0] \$712 ;
  wire \$713 ;
  wire \$714 ;
  wire [25:0] \$715 ;
  wire [25:0] \$716 ;
  wire \$717 ;
  wire \$718 ;
  wire [25:0] \$719 ;
  wire [15:0] \$72 ;
  wire [25:0] \$720 ;
  wire \$721 ;
  wire \$722 ;
  wire [25:0] \$723 ;
  wire [25:0] \$724 ;
  reg [25:0] \$725 ;
  reg [25:0] \$726 ;
  reg [25:0] \$727 ;
  reg [25:0] \$728 ;
  reg [25:0] \$729 ;
  wire [25:0] \$73 ;
  reg [25:0] \$730 ;
  reg [25:0] \$731 ;
  reg [103:0] \$732 ;
  reg [103:0] \$733 ;
  reg [25:0] \$734 ;
  reg [4:0] \$735 ;
  reg [25:0] \$736 ;
  reg [25:0] \$737 ;
  reg [25:0] \$738 ;
  wire \$74 ;
  wire [25:0] \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire [25:0] \$78 ;
  wire [26:0] \$79 ;
  wire \$8 ;
  wire [25:0] \$80 ;
  wire [42:0] \$802 ;
  wire \$804 ;
  wire [42:0] \$807 ;
  wire \$809 ;
  wire [26:0] \$81 ;
  wire [42:0] \$814 ;
  wire \$816 ;
  wire [42:0] \$819 ;
  wire \$82 ;
  wire \$821 ;
  wire [25:0] \$83 ;
  wire \$84 ;
  wire [25:0] \$85 ;
  wire \$86 ;
  wire [42:0] \$863 ;
  wire \$865 ;
  wire [42:0] \$868 ;
  wire \$87 ;
  wire \$870 ;
  wire [42:0] \$875 ;
  wire \$877 ;
  wire [25:0] \$88 ;
  wire [42:0] \$880 ;
  wire \$882 ;
  wire [26:0] \$89 ;
  wire \$9 ;
  wire [25:0] \$90 ;
  wire [26:0] \$91 ;
  wire [25:0] \$92 ;
  wire [42:0] \$924 ;
  wire \$926 ;
  wire [42:0] \$929 ;
  wire \$93 ;
  wire \$931 ;
  wire [42:0] \$936 ;
  wire \$938 ;
  wire [25:0] \$94 ;
  wire [42:0] \$941 ;
  wire \$943 ;
  wire \$95 ;
  wire \$96 ;
  wire [25:0] \$97 ;
  wire [26:0] \$98 ;
  wire [42:0] \$985 ;
  wire \$987 ;
  wire [25:0] \$99 ;
  wire [42:0] \$990 ;
  wire \$992 ;
  wire [42:0] \$997 ;
  wire \$999 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:65" *)
  reg [25:0] \$like  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:65" *)
  reg [25:0] \$like$15  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:65" *)
  reg [25:0] \$like$16  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:65" *)
  reg [25:0] \$like$25  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:64" *)
  reg [25:0] \$signal  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:64" *)
  reg [25:0] \$signal$8  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:64" *)
  reg [25:0] \$signal$9  = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:78" *)
  reg [25:0] amb_accum = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:79" *)
  reg [25:0] dif_accum = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:76" *)
  reg [25:0] dot_accum = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:77" *)
  reg [25:0] dp_clamped = 26'h0000000;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [4:0] fsm_state = 5'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  input [389:0] i__payload;
  wire [389:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \i__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [77:0] \i__payload.normal_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \i__payload.position_proj ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \i__payload.position_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [-1:0] \i__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  input [415:0] lights__0;
  wire [415:0] lights__0;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \lights__0.ambient ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \lights__0.diffuse ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [127:0] \lights__0.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \lights__0.specular ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  input [319:0] material;
  wire [319:0] material;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \material.ambient ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \material.diffuse ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [31:0] \material.shininess ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [95:0] \material.specular ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:70" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:71" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:72" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  output [207:0] o__payload;
  reg [207:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [103:0] \o__payload.position_ndc ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:50" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:82" *)
  reg [103:0] out_color = 104'h00000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:56" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:66" *)
  reg [103:0] v_pos_ndc = 104'h00000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:67" *)
  wire [-1:0] v_texcoords;
  wire [42:0] _0_ = $signed(\$203 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1002  = (\$203 [42] == 1'h0) || _0_ == 0 ? $signed(_0_) : $signed(18'h186a0) + $signed(_0_);
  assign \$205  = \$197  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$201  : { 1'h0, \$204 [16:0] };
  assign \$206  = $signed(i__payload[129:104]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$207  = \$206  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$209  = $signed(\$208 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$211  = $signed(\$210 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$212  = \$209  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$211 ;
  assign \$214  = $signed(\$213 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$216  = \$212  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$214  : { \$215 [25], \$215  };
  assign \$217  = $signed(\$216 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$219  = $signed(\$218 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$221  = $signed(\$220 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$222  = \$219  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$221 ;
  assign \$224  = $signed(\$223 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$226  = \$222  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$224  : { \$225 [25], \$225  };
  assign \$228  = $signed(\$227 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$230  = $signed(\$229 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$231  = \$228  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$230 ;
  assign \$233  = $signed(\$232 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$235  = \$231  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$233  : { \$234 [25], \$234  };
  assign \$236  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$235 );
  assign \$237  = \$217  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$226 [26], \$226  } : \$236 ;
  assign \$239  = $signed(\$238 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$241  = $signed(\$240 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$242  = \$239  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$241 ;
  assign \$243  = $signed(i__payload[129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _1_, _2_, _3_;
  assign _1_ = $signed(\$243 );
  assign _2_ = $signed(15'h2000);
  assign _3_ = (\$243 [42] == 1'h0) || \$243  == 0 ? _1_ : $signed(_1_ - (1'h0 ? _2_ + 1 : _2_ - 1));
  assign \$1046  = $signed(_3_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_2_);
  wire [42:0] _4_ = $signed(\$244 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1051  = (\$244 [42] == 1'h0) || _4_ == 0 ? $signed(_4_) : $signed(18'h186a0) + $signed(_4_);
  assign \$246  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$245 [16:0];
  assign \$247  = $signed(i__payload[129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _5_, _6_, _7_;
  assign _5_ = $signed(\$247 );
  assign _6_ = $signed(15'h2000);
  assign _7_ = (\$247 [42] == 1'h0) || \$247  == 0 ? _5_ : $signed(_5_ - (1'h0 ? _6_ + 1 : _6_ - 1));
  assign \$1058  = $signed(_7_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_6_);
  wire [42:0] _8_ = $signed(\$248 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1063  = (\$248 [42] == 1'h0) || _8_ == 0 ? $signed(_8_) : $signed(18'h186a0) + $signed(_8_);
  assign \$250  = \$242  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$246  : { 1'h0, \$249 [16:0] };
  assign \$251  = $signed(i__payload[155:130]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$252  = \$251  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$254  = $signed(\$253 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$256  = $signed(\$255 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$257  = \$254  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$256 ;
  assign \$259  = $signed(\$258 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$261  = \$257  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$259  : { \$260 [25], \$260  };
  assign \$262  = $signed(\$261 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$264  = $signed(\$263 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$266  = $signed(\$265 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$267  = \$264  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$266 ;
  assign \$269  = $signed(\$268 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$271  = \$267  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$269  : { \$270 [25], \$270  };
  assign \$273  = $signed(\$272 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$275  = $signed(\$274 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$276  = \$273  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$275 ;
  assign \$278  = $signed(\$277 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$280  = \$276  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$278  : { \$279 [25], \$279  };
  assign \$281  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$280 );
  assign \$282  = \$262  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$271 [26], \$271  } : \$281 ;
  assign \$284  = $signed(\$283 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$286  = $signed(\$285 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$287  = \$284  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$286 ;
  assign \$288  = $signed(i__payload[155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _9_, _10_, _11_;
  assign _9_ = $signed(\$288 );
  assign _10_ = $signed(15'h2000);
  assign _11_ = (\$288 [42] == 1'h0) || \$288  == 0 ? _9_ : $signed(_9_ - (1'h0 ? _10_ + 1 : _10_ - 1));
  assign \$1107  = $signed(_11_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_10_);
  wire [42:0] _12_ = $signed(\$289 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1112  = (\$289 [42] == 1'h0) || _12_ == 0 ? $signed(_12_) : $signed(18'h186a0) + $signed(_12_);
  assign \$291  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$290 [16:0];
  assign \$292  = $signed(i__payload[155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _13_, _14_, _15_;
  assign _13_ = $signed(\$292 );
  assign _14_ = $signed(15'h2000);
  assign _15_ = (\$292 [42] == 1'h0) || \$292  == 0 ? _13_ : $signed(_13_ - (1'h0 ? _14_ + 1 : _14_ - 1));
  assign \$1119  = $signed(_15_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_14_);
  wire [42:0] _16_ = $signed(\$293 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1124  = (\$293 [42] == 1'h0) || _16_ == 0 ? $signed(_16_) : $signed(18'h186a0) + $signed(_16_);
  assign \$295  = \$287  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$291  : { 1'h0, \$294 [16:0] };
  assign \$296  = $signed(i__payload[181:156]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$297  = \$296  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$299  = $signed(\$298 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$301  = $signed(\$300 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$302  = \$299  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$301 ;
  assign \$304  = $signed(\$303 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$306  = \$302  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$304  : { \$305 [25], \$305  };
  assign \$307  = $signed(\$306 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$309  = $signed(\$308 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$311  = $signed(\$310 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$312  = \$309  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$311 ;
  assign \$314  = $signed(\$313 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$316  = \$312  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$314  : { \$315 [25], \$315  };
  assign \$318  = $signed(\$317 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$320  = $signed(\$319 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$321  = \$318  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$320 ;
  assign \$323  = $signed(\$322 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$325  = \$321  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$323  : { \$324 [25], \$324  };
  assign \$326  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$325 );
  assign \$327  = \$307  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$316 [26], \$316  } : \$326 ;
  assign \$329  = $signed(\$328 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$331  = $signed(\$330 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$332  = \$329  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$331 ;
  assign \$333  = $signed(i__payload[181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _17_, _18_, _19_;
  assign _17_ = $signed(\$333 );
  assign _18_ = $signed(15'h2000);
  assign _19_ = (\$333 [42] == 1'h0) || \$333  == 0 ? _17_ : $signed(_17_ - (1'h0 ? _18_ + 1 : _18_ - 1));
  assign \$1168  = $signed(_19_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_18_);
  wire [42:0] _20_ = $signed(\$334 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1173  = (\$334 [42] == 1'h0) || _20_ == 0 ? $signed(_20_) : $signed(18'h186a0) + $signed(_20_);
  assign \$336  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$335 [16:0];
  assign \$337  = $signed(i__payload[181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _21_, _22_, _23_;
  assign _21_ = $signed(\$337 );
  assign _22_ = $signed(15'h2000);
  assign _23_ = (\$337 [42] == 1'h0) || \$337  == 0 ? _21_ : $signed(_21_ - (1'h0 ? _22_ + 1 : _22_ - 1));
  assign \$1180  = $signed(_23_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_22_);
  wire [42:0] _24_ = $signed(\$338 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1185  = (\$338 [42] == 1'h0) || _24_ == 0 ? $signed(_24_) : $signed(18'h186a0) + $signed(_24_);
  assign \$340  = \$332  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$336  : { 1'h0, \$339 [16:0] };
  assign \$341  = $signed(i__payload[207:182]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$342  = \$341  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$344  = $signed(\$343 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$346  = $signed(\$345 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$347  = \$344  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$346 ;
  assign \$349  = $signed(\$348 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$351  = \$347  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$349  : { \$350 [25], \$350  };
  assign \$352  = $signed(\$351 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$354  = $signed(\$353 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$356  = $signed(\$355 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$357  = \$354  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$356 ;
  assign \$359  = $signed(\$358 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$361  = \$357  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$359  : { \$360 [25], \$360  };
  assign \$363  = $signed(\$362 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$365  = $signed(\$364 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$366  = \$363  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$365 ;
  assign \$368  = $signed(\$367 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$370  = \$366  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$368  : { \$369 [25], \$369  };
  assign \$371  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$370 );
  assign \$372  = \$352  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$361 [26], \$361  } : \$371 ;
  assign \$374  = $signed(\$373 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$376  = $signed(\$375 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$377  = \$374  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$376 ;
  assign \$378  = $signed(i__payload[207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _25_, _26_, _27_;
  assign _25_ = $signed(\$378 );
  assign _26_ = $signed(15'h2000);
  assign _27_ = (\$378 [42] == 1'h0) || \$378  == 0 ? _25_ : $signed(_25_ - (1'h0 ? _26_ + 1 : _26_ - 1));
  assign \$1229  = $signed(_27_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_26_);
  wire [42:0] _28_ = $signed(\$379 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1234  = (\$379 [42] == 1'h0) || _28_ == 0 ? $signed(_28_) : $signed(18'h186a0) + $signed(_28_);
  assign \$381  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$380 [16:0];
  assign \$382  = $signed(i__payload[207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _29_, _30_, _31_;
  assign _29_ = $signed(\$382 );
  assign _30_ = $signed(15'h2000);
  assign _31_ = (\$382 [42] == 1'h0) || \$382  == 0 ? _29_ : $signed(_29_ - (1'h0 ? _30_ + 1 : _30_ - 1));
  assign \$1241  = $signed(_31_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_30_);
  wire [42:0] _32_ = $signed(\$383 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1246  = (\$383 [42] == 1'h0) || _32_ == 0 ? $signed(_32_) : $signed(18'h186a0) + $signed(_32_);
  assign \$385  = \$377  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$381  : { 1'h0, \$384 [16:0] };
  assign \$386  = $signed(i__payload[233:208]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$387  = \$386  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$389  = $signed(\$388 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$391  = $signed(\$390 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$392  = \$389  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$391 ;
  assign \$394  = $signed(\$393 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$396  = \$392  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$394  : { \$395 [25], \$395  };
  assign \$397  = $signed(\$396 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$399  = $signed(\$398 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$401  = $signed(\$400 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$402  = \$399  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$401 ;
  assign \$404  = $signed(\$403 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$406  = \$402  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$404  : { \$405 [25], \$405  };
  assign \$408  = $signed(\$407 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$410  = $signed(\$409 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$411  = \$408  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$410 ;
  assign \$413  = $signed(\$412 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$415  = \$411  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$413  : { \$414 [25], \$414  };
  assign \$416  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$415 );
  assign \$417  = \$397  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$406 [26], \$406  } : \$416 ;
  assign \$419  = $signed(\$418 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$421  = $signed(\$420 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$422  = \$419  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$421 ;
  assign \$423  = $signed(i__payload[233:208]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _33_, _34_, _35_;
  assign _33_ = $signed(\$423 );
  assign _34_ = $signed(15'h2000);
  assign _35_ = (\$423 [42] == 1'h0) || \$423  == 0 ? _33_ : $signed(_33_ - (1'h0 ? _34_ + 1 : _34_ - 1));
  assign \$1290  = $signed(_35_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_34_);
  wire [42:0] _36_ = $signed(\$424 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1295  = (\$424 [42] == 1'h0) || _36_ == 0 ? $signed(_36_) : $signed(18'h186a0) + $signed(_36_);
  assign \$426  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$425 [16:0];
  assign \$427  = $signed(i__payload[233:208]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _37_, _38_, _39_;
  assign _37_ = $signed(\$427 );
  assign _38_ = $signed(15'h2000);
  assign _39_ = (\$427 [42] == 1'h0) || \$427  == 0 ? _37_ : $signed(_37_ - (1'h0 ? _38_ + 1 : _38_ - 1));
  assign \$1302  = $signed(_39_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_38_);
  wire [42:0] _40_ = $signed(\$428 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1307  = (\$428 [42] == 1'h0) || _40_ == 0 ? $signed(_40_) : $signed(18'h186a0) + $signed(_40_);
  assign \$430  = \$422  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$426  : { 1'h0, \$429 [16:0] };
  assign \$431  = $signed(i__payload[259:234]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$432  = \$431  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$434  = $signed(\$433 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$436  = $signed(\$435 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$437  = \$434  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$436 ;
  assign \$439  = $signed(\$438 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$441  = \$437  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$439  : { \$440 [25], \$440  };
  assign \$442  = $signed(\$441 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$444  = $signed(\$443 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$446  = $signed(\$445 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$447  = \$444  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$446 ;
  assign \$449  = $signed(\$448 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$451  = \$447  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$449  : { \$450 [25], \$450  };
  assign \$453  = $signed(\$452 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$455  = $signed(\$454 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$456  = \$453  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$455 ;
  assign \$458  = $signed(\$457 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$460  = \$456  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$458  : { \$459 [25], \$459  };
  assign \$461  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$460 );
  assign \$462  = \$442  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$451 [26], \$451  } : \$461 ;
  assign \$464  = $signed(\$463 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$466  = $signed(\$465 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$467  = \$464  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$466 ;
  assign \$468  = $signed(i__payload[259:234]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _41_, _42_, _43_;
  assign _41_ = $signed(\$468 );
  assign _42_ = $signed(15'h2000);
  assign _43_ = (\$468 [42] == 1'h0) || \$468  == 0 ? _41_ : $signed(_41_ - (1'h0 ? _42_ + 1 : _42_ - 1));
  assign \$1351  = $signed(_43_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_42_);
  wire [42:0] _44_ = $signed(\$469 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1356  = (\$469 [42] == 1'h0) || _44_ == 0 ? $signed(_44_) : $signed(18'h186a0) + $signed(_44_);
  assign \$471  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$470 [16:0];
  assign \$472  = $signed(i__payload[259:234]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _45_, _46_, _47_;
  assign _45_ = $signed(\$472 );
  assign _46_ = $signed(15'h2000);
  assign _47_ = (\$472 [42] == 1'h0) || \$472  == 0 ? _45_ : $signed(_45_ - (1'h0 ? _46_ + 1 : _46_ - 1));
  assign \$1363  = $signed(_47_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_46_);
  wire [42:0] _48_ = $signed(\$473 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1368  = (\$473 [42] == 1'h0) || _48_ == 0 ? $signed(_48_) : $signed(18'h186a0) + $signed(_48_);
  assign \$475  = \$467  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$471  : { 1'h0, \$474 [16:0] };
  assign \$476  = $signed(i__payload[285:260]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$477  = \$476  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$479  = $signed(\$478 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$481  = $signed(\$480 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$482  = \$479  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$481 ;
  assign \$484  = $signed(\$483 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$486  = \$482  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$484  : { \$485 [25], \$485  };
  assign \$487  = $signed(\$486 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$489  = $signed(\$488 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$491  = $signed(\$490 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$492  = \$489  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$491 ;
  assign \$494  = $signed(\$493 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$496  = \$492  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$494  : { \$495 [25], \$495  };
  assign \$498  = $signed(\$497 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$500  = $signed(\$499 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$501  = \$498  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$500 ;
  assign \$503  = $signed(\$502 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$505  = \$501  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$503  : { \$504 [25], \$504  };
  assign \$506  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$505 );
  assign \$507  = \$487  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$496 [26], \$496  } : \$506 ;
  assign \$509  = $signed(\$508 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$511  = $signed(\$510 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$512  = \$509  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$511 ;
  assign \$513  = $signed(i__payload[285:260]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _49_, _50_, _51_;
  assign _49_ = $signed(\$513 );
  assign _50_ = $signed(15'h2000);
  assign _51_ = (\$513 [42] == 1'h0) || \$513  == 0 ? _49_ : $signed(_49_ - (1'h0 ? _50_ + 1 : _50_ - 1));
  assign \$1412  = $signed(_51_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_50_);
  wire [42:0] _52_ = $signed(\$514 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1417  = (\$514 [42] == 1'h0) || _52_ == 0 ? $signed(_52_) : $signed(18'h186a0) + $signed(_52_);
  assign \$516  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$515 [16:0];
  assign \$517  = $signed(i__payload[285:260]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _53_, _54_, _55_;
  assign _53_ = $signed(\$517 );
  assign _54_ = $signed(15'h2000);
  assign _55_ = (\$517 [42] == 1'h0) || \$517  == 0 ? _53_ : $signed(_53_ - (1'h0 ? _54_ + 1 : _54_ - 1));
  assign \$1424  = $signed(_55_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_54_);
  wire [42:0] _56_ = $signed(\$518 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1429  = (\$518 [42] == 1'h0) || _56_ == 0 ? $signed(_56_) : $signed(18'h186a0) + $signed(_56_);
  assign \$520  = \$512  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$516  : { 1'h0, \$519 [16:0] };
  assign \$521  = $signed(i__payload[311:286]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$522  = \$521  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$524  = $signed(\$523 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$526  = $signed(\$525 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$527  = \$524  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$526 ;
  assign \$529  = $signed(\$528 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$531  = \$527  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$529  : { \$530 [25], \$530  };
  assign \$532  = $signed(\$531 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$534  = $signed(\$533 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$536  = $signed(\$535 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$537  = \$534  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$536 ;
  assign \$539  = $signed(\$538 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$541  = \$537  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$539  : { \$540 [25], \$540  };
  assign \$543  = $signed(\$542 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$545  = $signed(\$544 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$546  = \$543  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$545 ;
  assign \$548  = $signed(\$547 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$550  = \$546  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$548  : { \$549 [25], \$549  };
  assign \$551  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$550 );
  assign \$552  = \$532  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$541 [26], \$541  } : \$551 ;
  assign \$554  = $signed(\$553 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$556  = $signed(\$555 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$557  = \$554  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$556 ;
  assign \$558  = $signed(i__payload[311:286]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _57_, _58_, _59_;
  assign _57_ = $signed(\$558 );
  assign _58_ = $signed(15'h2000);
  assign _59_ = (\$558 [42] == 1'h0) || \$558  == 0 ? _57_ : $signed(_57_ - (1'h0 ? _58_ + 1 : _58_ - 1));
  assign \$1473  = $signed(_59_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_58_);
  wire [42:0] _60_ = $signed(\$559 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1478  = (\$559 [42] == 1'h0) || _60_ == 0 ? $signed(_60_) : $signed(18'h186a0) + $signed(_60_);
  assign \$561  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$560 [16:0];
  assign \$562  = $signed(i__payload[311:286]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _61_, _62_, _63_;
  assign _61_ = $signed(\$562 );
  assign _62_ = $signed(15'h2000);
  assign _63_ = (\$562 [42] == 1'h0) || \$562  == 0 ? _61_ : $signed(_61_ - (1'h0 ? _62_ + 1 : _62_ - 1));
  assign \$1485  = $signed(_63_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_62_);
  wire [42:0] _64_ = $signed(\$563 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1490  = (\$563 [42] == 1'h0) || _64_ == 0 ? $signed(_64_) : $signed(18'h186a0) + $signed(_64_);
  assign \$565  = \$557  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$561  : { 1'h0, \$564 [16:0] };
  assign \$566  = $signed(i__payload[337:312]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$567  = \$566  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$569  = $signed(\$568 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$571  = $signed(\$570 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$572  = \$569  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$571 ;
  assign \$574  = $signed(\$573 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$576  = \$572  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$574  : { \$575 [25], \$575  };
  assign \$577  = $signed(\$576 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$579  = $signed(\$578 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$581  = $signed(\$580 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$582  = \$579  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$581 ;
  assign \$584  = $signed(\$583 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$586  = \$582  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$584  : { \$585 [25], \$585  };
  assign \$588  = $signed(\$587 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$590  = $signed(\$589 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$591  = \$588  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$590 ;
  assign \$593  = $signed(\$592 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$595  = \$591  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$593  : { \$594 [25], \$594  };
  assign \$596  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$595 );
  assign \$597  = \$577  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$586 [26], \$586  } : \$596 ;
  assign \$599  = $signed(\$598 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$601  = $signed(\$600 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$602  = \$599  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$601 ;
  assign \$603  = $signed(i__payload[337:312]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _65_, _66_, _67_;
  assign _65_ = $signed(\$603 );
  assign _66_ = $signed(15'h2000);
  assign _67_ = (\$603 [42] == 1'h0) || \$603  == 0 ? _65_ : $signed(_65_ - (1'h0 ? _66_ + 1 : _66_ - 1));
  assign \$1534  = $signed(_67_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_66_);
  wire [42:0] _68_ = $signed(\$604 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1539  = (\$604 [42] == 1'h0) || _68_ == 0 ? $signed(_68_) : $signed(18'h186a0) + $signed(_68_);
  assign \$606  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$605 [16:0];
  assign \$607  = $signed(i__payload[337:312]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _69_, _70_, _71_;
  assign _69_ = $signed(\$607 );
  assign _70_ = $signed(15'h2000);
  assign _71_ = (\$607 [42] == 1'h0) || \$607  == 0 ? _69_ : $signed(_69_ - (1'h0 ? _70_ + 1 : _70_ - 1));
  assign \$1546  = $signed(_71_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_70_);
  wire [42:0] _72_ = $signed(\$608 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1551  = (\$608 [42] == 1'h0) || _72_ == 0 ? $signed(_72_) : $signed(18'h186a0) + $signed(_72_);
  assign \$610  = \$602  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$606  : { 1'h0, \$609 [16:0] };
  assign \$611  = $signed(i__payload[363:338]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$612  = \$611  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$614  = $signed(\$613 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$616  = $signed(\$615 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$617  = \$614  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$616 ;
  assign \$619  = $signed(\$618 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$621  = \$617  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$619  : { \$620 [25], \$620  };
  assign \$622  = $signed(\$621 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$624  = $signed(\$623 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$626  = $signed(\$625 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$627  = \$624  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$626 ;
  assign \$629  = $signed(\$628 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$631  = \$627  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$629  : { \$630 [25], \$630  };
  assign \$633  = $signed(\$632 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$635  = $signed(\$634 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$636  = \$633  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$635 ;
  assign \$638  = $signed(\$637 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$640  = \$636  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$638  : { \$639 [25], \$639  };
  assign \$641  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$640 );
  assign \$642  = \$622  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$631 [26], \$631  } : \$641 ;
  assign \$644  = $signed(\$643 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$646  = $signed(\$645 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$647  = \$644  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$646 ;
  assign \$648  = $signed(i__payload[363:338]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _73_, _74_, _75_;
  assign _73_ = $signed(\$648 );
  assign _74_ = $signed(15'h2000);
  assign _75_ = (\$648 [42] == 1'h0) || \$648  == 0 ? _73_ : $signed(_73_ - (1'h0 ? _74_ + 1 : _74_ - 1));
  assign \$1595  = $signed(_75_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_74_);
  wire [42:0] _76_ = $signed(\$649 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1600  = (\$649 [42] == 1'h0) || _76_ == 0 ? $signed(_76_) : $signed(18'h186a0) + $signed(_76_);
  assign \$651  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$650 [16:0];
  assign \$652  = $signed(i__payload[363:338]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _77_, _78_, _79_;
  assign _77_ = $signed(\$652 );
  assign _78_ = $signed(15'h2000);
  assign _79_ = (\$652 [42] == 1'h0) || \$652  == 0 ? _77_ : $signed(_77_ - (1'h0 ? _78_ + 1 : _78_ - 1));
  assign \$1607  = $signed(_79_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_78_);
  wire [42:0] _80_ = $signed(\$653 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1612  = (\$653 [42] == 1'h0) || _80_ == 0 ? $signed(_80_) : $signed(18'h186a0) + $signed(_80_);
  assign \$655  = \$647  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$651  : { 1'h0, \$654 [16:0] };
  assign \$656  = $signed(i__payload[389:364]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$657  = \$656  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$659  = $signed(\$658 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$661  = $signed(\$660 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$662  = \$659  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$661 ;
  assign \$664  = $signed(\$663 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$666  = \$662  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$664  : { \$665 [25], \$665  };
  assign \$667  = $signed(\$666 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$669  = $signed(\$668 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$671  = $signed(\$670 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$672  = \$669  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$671 ;
  assign \$674  = $signed(\$673 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$676  = \$672  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$674  : { \$675 [25], \$675  };
  assign \$678  = $signed(\$677 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$680  = $signed(\$679 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$681  = \$678  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$680 ;
  assign \$683  = $signed(\$682 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$685  = \$681  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$683  : { \$684 [25], \$684  };
  assign \$686  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$685 );
  assign \$687  = \$667  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$676 [26], \$676  } : \$686 ;
  assign \$689  = $signed(\$688 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$691  = $signed(\$690 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$692  = \$689  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$691 ;
  assign \$693  = $signed(i__payload[389:364]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _81_, _82_, _83_;
  assign _81_ = $signed(\$693 );
  assign _82_ = $signed(15'h2000);
  assign _83_ = (\$693 [42] == 1'h0) || \$693  == 0 ? _81_ : $signed(_81_ - (1'h0 ? _82_ + 1 : _82_ - 1));
  assign \$1656  = $signed(_83_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_82_);
  wire [42:0] _84_ = $signed(\$694 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1661  = (\$694 [42] == 1'h0) || _84_ == 0 ? $signed(_84_) : $signed(18'h186a0) + $signed(_84_);
  assign \$696  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$695 [16:0];
  assign \$697  = $signed(i__payload[389:364]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _85_, _86_, _87_;
  assign _85_ = $signed(\$697 );
  assign _86_ = $signed(15'h2000);
  assign _87_ = (\$697 [42] == 1'h0) || \$697  == 0 ? _85_ : $signed(_85_ - (1'h0 ? _86_ + 1 : _86_ - 1));
  assign \$1668  = $signed(_87_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_86_);
  wire [42:0] _88_ = $signed(\$698 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1673  = (\$698 [42] == 1'h0) || _88_ == 0 ? $signed(_88_) : $signed(18'h186a0) + $signed(_88_);
  assign \$700  = \$692  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$696  : { 1'h0, \$699 [16:0] };
  assign \$701  = $signed(dot_accum) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$702  = $signed(dot_accum) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$703  = $signed(dot_accum) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$704  = $signed(\$703 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$705  = $signed(dot_accum) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$706  = \$704  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:131" *) \$705  : 27'h0000000;
  assign \$707  = $signed(out_color[25:0]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(amb_accum);
  assign \$708  = $signed(\$707 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(dif_accum);
  assign \$709  = $signed(out_color[51:26]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(amb_accum);
  assign \$710  = $signed(\$709 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(dif_accum);
  assign \$711  = $signed(out_color[77:52]) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(amb_accum);
  assign \$712  = $signed(\$711 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(dif_accum);
  assign \$713  = $signed(\$1 [38:13]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(26'h1ffffff);
  assign \$714  = $signed(\$1 [38:13]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(26'h2000000);
  assign \$715  = \$714  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h2000000 : \$1 [38:13];
  assign \$716  = \$713  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h1ffffff : \$715 ;
  assign \$717  = $signed(\$1 [38:13]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(26'h1ffffff);
  assign \$718  = $signed(\$1 [38:13]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(26'h2000000);
  assign \$719  = \$718  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h2000000 : \$1 [38:13];
  assign \$720  = \$717  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h1ffffff : \$719 ;
  assign \$721  = $signed(\$1 [38:13]) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(26'h1ffffff);
  assign \$722  = $signed(\$1 [38:13]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(26'h2000000);
  assign \$723  = \$722  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h2000000 : \$1 [38:13];
  assign \$724  = \$721  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:246" *) 26'h1ffffff : \$723 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:64" *)
  always @(posedge clk)
    \$signal  <= \$725 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:64" *)
  always @(posedge clk)
    \$signal$8  <= \$726 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:64" *)
  always @(posedge clk)
    \$signal$9  <= \$727 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:65" *)
  always @(posedge clk)
    \$like  <= \$728 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:65" *)
  always @(posedge clk)
    \$like$15  <= \$729 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:65" *)
  always @(posedge clk)
    \$like$16  <= \$730 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:65" *)
  always @(posedge clk)
    \$like$25  <= \$731 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:66" *)
  always @(posedge clk)
    v_pos_ndc <= \$732 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:82" *)
  always @(posedge clk)
    out_color <= \$733 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:76" *)
  always @(posedge clk)
    dot_accum <= \$734 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$735 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:77" *)
  always @(posedge clk)
    dp_clamped <= \$736 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:78" *)
  always @(posedge clk)
    amb_accum <= \$737 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_shading/cores.py:79" *)
  always @(posedge clk)
    dif_accum <= \$738 ;
  assign \$1  = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign \$2  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(lights__0[31:0]);
  assign \$3  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(lights__0[63:32]);
  assign \$4  = - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:312" *) $signed(lights__0[95:64]);
  assign \$5  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$9  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$10  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$11  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$12  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$13  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$14  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$15  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$16  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$17  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hc;
  assign \$18  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hd;
  assign \$19  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'he;
  assign \$20  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hf;
  assign \$21  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h10;
  assign \$22  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h11;
  assign \$23  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h12;
  assign \$24  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h13;
  assign \$26  = $signed(i__payload[25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$27  = \$26  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$29  = $signed(\$28 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$31  = $signed(\$30 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$32  = \$29  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$31 ;
  assign \$34  = $signed(\$33 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$36  = \$32  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$34  : { \$35 [25], \$35  };
  assign \$37  = $signed(\$36 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$39  = $signed(\$38 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$41  = $signed(\$40 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$42  = \$39  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$41 ;
  assign \$44  = $signed(\$43 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$46  = \$42  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$44  : { \$45 [25], \$45  };
  assign \$48  = $signed(\$47 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$50  = $signed(\$49 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$51  = \$48  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$50 ;
  assign \$53  = $signed(\$52 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$55  = \$51  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$53  : { \$54 [25], \$54  };
  assign \$56  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$55 );
  assign \$57  = \$37  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$46 [26], \$46  } : \$56 ;
  assign \$59  = $signed(\$58 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$61  = $signed(\$60 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$62  = \$59  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$61 ;
  assign \$63  = $signed(i__payload[25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _89_, _90_, _91_;
  assign _89_ = $signed(\$63 );
  assign _90_ = $signed(15'h2000);
  assign _91_ = (\$63 [42] == 1'h0) || \$63  == 0 ? _89_ : $signed(_89_ - (1'h0 ? _90_ + 1 : _90_ - 1));
  assign \$802  = $signed(_91_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_90_);
  wire [42:0] _92_ = $signed(\$64 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$807  = (\$64 [42] == 1'h0) || _92_ == 0 ? $signed(_92_) : $signed(18'h186a0) + $signed(_92_);
  assign \$66  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$65 [16:0];
  assign \$67  = $signed(i__payload[25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _93_, _94_, _95_;
  assign _93_ = $signed(\$67 );
  assign _94_ = $signed(15'h2000);
  assign _95_ = (\$67 [42] == 1'h0) || \$67  == 0 ? _93_ : $signed(_93_ - (1'h0 ? _94_ + 1 : _94_ - 1));
  assign \$814  = $signed(_95_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_94_);
  wire [42:0] _96_ = $signed(\$68 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$819  = (\$68 [42] == 1'h0) || _96_ == 0 ? $signed(_96_) : $signed(18'h186a0) + $signed(_96_);
  assign \$70  = \$62  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$66  : { 1'h0, \$69 [16:0] };
  assign \$71  = $signed(i__payload[51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$72  = \$71  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$74  = $signed(\$73 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$76  = $signed(\$75 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$77  = \$74  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$76 ;
  assign \$79  = $signed(\$78 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$81  = \$77  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$79  : { \$80 [25], \$80  };
  assign \$82  = $signed(\$81 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$84  = $signed(\$83 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$86  = $signed(\$85 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$87  = \$84  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$86 ;
  assign \$89  = $signed(\$88 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$91  = \$87  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$89  : { \$90 [25], \$90  };
  assign \$93  = $signed(\$92 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$95  = $signed(\$94 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$96  = \$93  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$95 ;
  assign \$98  = $signed(\$97 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$100  = \$96  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$98  : { \$99 [25], \$99  };
  assign \$101  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$100 );
  assign \$102  = \$82  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$91 [26], \$91  } : \$101 ;
  assign \$104  = $signed(\$103 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$106  = $signed(\$105 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$107  = \$104  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$106 ;
  assign \$108  = $signed(i__payload[51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _97_, _98_, _99_;
  assign _97_ = $signed(\$108 );
  assign _98_ = $signed(15'h2000);
  assign _99_ = (\$108 [42] == 1'h0) || \$108  == 0 ? _97_ : $signed(_97_ - (1'h0 ? _98_ + 1 : _98_ - 1));
  assign \$863  = $signed(_99_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_98_);
  wire [42:0] _100_ = $signed(\$109 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$868  = (\$109 [42] == 1'h0) || _100_ == 0 ? $signed(_100_) : $signed(18'h186a0) + $signed(_100_);
  assign \$111  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$110 [16:0];
  assign \$112  = $signed(i__payload[51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _101_, _102_, _103_;
  assign _101_ = $signed(\$112 );
  assign _102_ = $signed(15'h2000);
  assign _103_ = (\$112 [42] == 1'h0) || \$112  == 0 ? _101_ : $signed(_101_ - (1'h0 ? _102_ + 1 : _102_ - 1));
  assign \$875  = $signed(_103_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_102_);
  wire [42:0] _104_ = $signed(\$113 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$880  = (\$113 [42] == 1'h0) || _104_ == 0 ? $signed(_104_) : $signed(18'h186a0) + $signed(_104_);
  assign \$115  = \$107  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$111  : { 1'h0, \$114 [16:0] };
  assign \$116  = $signed(i__payload[77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$117  = \$116  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$119  = $signed(\$118 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$121  = $signed(\$120 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$122  = \$119  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$121 ;
  assign \$124  = $signed(\$123 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$126  = \$122  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$124  : { \$125 [25], \$125  };
  assign \$127  = $signed(\$126 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$129  = $signed(\$128 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$131  = $signed(\$130 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$132  = \$129  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$131 ;
  assign \$134  = $signed(\$133 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$136  = \$132  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$134  : { \$135 [25], \$135  };
  assign \$138  = $signed(\$137 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$140  = $signed(\$139 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$141  = \$138  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$140 ;
  assign \$143  = $signed(\$142 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$145  = \$141  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$143  : { \$144 [25], \$144  };
  assign \$146  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$145 );
  assign \$147  = \$127  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$136 [26], \$136  } : \$146 ;
  assign \$149  = $signed(\$148 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$151  = $signed(\$150 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$152  = \$149  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$151 ;
  assign \$153  = $signed(i__payload[77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _105_, _106_, _107_;
  assign _105_ = $signed(\$153 );
  assign _106_ = $signed(15'h2000);
  assign _107_ = (\$153 [42] == 1'h0) || \$153  == 0 ? _105_ : $signed(_105_ - (1'h0 ? _106_ + 1 : _106_ - 1));
  assign \$924  = $signed(_107_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_106_);
  wire [42:0] _108_ = $signed(\$154 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$929  = (\$154 [42] == 1'h0) || _108_ == 0 ? $signed(_108_) : $signed(18'h186a0) + $signed(_108_);
  assign \$156  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$155 [16:0];
  assign \$157  = $signed(i__payload[77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _109_, _110_, _111_;
  assign _109_ = $signed(\$157 );
  assign _110_ = $signed(15'h2000);
  assign _111_ = (\$157 [42] == 1'h0) || \$157  == 0 ? _109_ : $signed(_109_ - (1'h0 ? _110_ + 1 : _110_ - 1));
  assign \$936  = $signed(_111_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_110_);
  wire [42:0] _112_ = $signed(\$158 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$941  = (\$158 [42] == 1'h0) || _112_ == 0 ? $signed(_112_) : $signed(18'h186a0) + $signed(_112_);
  assign \$160  = \$152  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$156  : { 1'h0, \$159 [16:0] };
  assign \$161  = $signed(i__payload[103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$162  = \$161  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$164  = $signed(\$163 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$166  = $signed(\$165 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$167  = \$164  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$166 ;
  assign \$169  = $signed(\$168 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$171  = \$167  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$169  : { \$170 [25], \$170  };
  assign \$172  = $signed(\$171 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$174  = $signed(\$173 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$176  = $signed(\$175 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$177  = \$174  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$176 ;
  assign \$179  = $signed(\$178 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$181  = \$177  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$179  : { \$180 [25], \$180  };
  assign \$183  = $signed(\$182 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$185  = $signed(\$184 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$186  = \$183  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$185 ;
  assign \$188  = $signed(\$187 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$190  = \$186  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$188  : { \$189 [25], \$189  };
  assign \$191  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$190 );
  assign \$192  = \$172  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$181 [26], \$181  } : \$191 ;
  assign \$194  = $signed(\$193 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$196  = $signed(\$195 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$197  = \$194  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$196 ;
  assign \$198  = $signed(i__payload[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _113_, _114_, _115_;
  assign _113_ = $signed(\$198 );
  assign _114_ = $signed(15'h2000);
  assign _115_ = (\$198 [42] == 1'h0) || \$198  == 0 ? _113_ : $signed(_113_ - (1'h0 ? _114_ + 1 : _114_ - 1));
  assign \$985  = $signed(_115_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_114_);
  wire [42:0] _116_ = $signed(\$199 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$990  = (\$199 [42] == 1'h0) || _116_ == 0 ? $signed(_116_) : $signed(18'h186a0) + $signed(_116_);
  assign \$201  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$200 [16:0];
  assign \$202  = $signed(i__payload[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _117_, _118_, _119_;
  assign _117_ = $signed(\$202 );
  assign _118_ = $signed(15'h2000);
  assign _119_ = (\$202 [42] == 1'h0) || \$202  == 0 ? _117_ : $signed(_117_ - (1'h0 ? _118_ + 1 : _118_ - 1));
  assign \$997  = $signed(_119_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_118_);
  always @(posedge clk) begin
    if (\$25 ) begin
      $write("Shading vtx in:  {position_view=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], position_proj=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], normal_view=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d]}\n", $unsigned({ \$27 [7:0], \$27 [15:8] }), $unsigned(\$57 [26:0]), $signed(\$70 ), $unsigned({ \$72 [7:0], \$72 [15:8] }), $unsigned(\$102 [26:0]), $signed(\$115 ), $unsigned({ \$117 [7:0], \$117 [15:8] }), $unsigned(\$147 [26:0]), $signed(\$160 ), $unsigned({ \$162 [7:0], \$162 [15:8] }), $unsigned(\$192 [26:0]), $signed(\$205 ), $unsigned({ \$207 [7:0], \$207 [15:8] }), $unsigned(\$237 [26:0]), $signed(\$250 ), $unsigned({ \$252 [7:0], \$252 [15:8] }), $unsigned(\$282 [26:0]), $signed(\$295 ), $unsigned({ \$297 [7:0], \$297 [15:8] }), $unsigned(\$327 [26:0]), $signed(\$340 ), $unsigned({ \$342 [7:0], \$342 [15:8] }), $unsigned(\$372 [26:0]), $signed(\$385 ), $unsigned({ \$387 [7:0], \$387 [15:8] }), $unsigned(\$417 [26:0]), $signed(\$430 ), $unsigned({ \$432 [7:0], \$432 [15:8] }), $unsigned(\$462 [26:0]), $signed(\$475 ), $unsigned({ \$477 [7:0], \$477 [15:8] }), $unsigned(\$507 [26:0]), $signed(\$520 ), $unsigned({ \$522 [7:0], \$522 [15:8] }), $unsigned(\$552 [26:0]), $signed(\$565 ), $unsigned({ \$567 [7:0], \$567 [15:8] }), $unsigned(\$597 [26:0]), $signed(\$610 ), $unsigned({ \$612 [7:0], \$612 [15:8] }), $unsigned(\$642 [26:0]), $signed(\$655 ), $unsigned({ \$657 [7:0], \$657 [15:8] }), $unsigned(\$687 [26:0]), $signed(\$700 ));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      5'h00:
          i__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      5'h00:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_a = \$signal ;
      5'h02:
          mul_a = \$signal$8 ;
      5'h03:
          mul_a = \$signal$9 ;
      5'h04:
          mul_a = material[28:3];
      5'h05:
          mul_a = material[124:99];
      5'h06:
          mul_a = dif_accum;
      5'h07:
          /* empty */;
      5'h08:
          mul_a = material[60:35];
      5'h09:
          mul_a = material[156:131];
      5'h0a:
          mul_a = dif_accum;
      5'h0b:
          /* empty */;
      5'h0c:
          mul_a = material[92:67];
      5'h0d:
          mul_a = material[188:163];
      5'h0e:
          mul_a = dif_accum;
      5'h0f:
          /* empty */;
      5'h10:
          mul_a = \$like ;
      5'h11:
          mul_a = \$like$15 ;
      5'h12:
          mul_a = \$like$16 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          mul_b = \$2 [28:3];
      5'h02:
          mul_b = \$3 [28:3];
      5'h03:
          mul_b = \$4 [28:3];
      5'h04:
          mul_b = lights__0[156:131];
      5'h05:
          mul_b = lights__0[252:227];
      5'h06:
          mul_b = dp_clamped;
      5'h07:
          /* empty */;
      5'h08:
          mul_b = lights__0[188:163];
      5'h09:
          mul_b = lights__0[284:259];
      5'h0a:
          mul_b = dp_clamped;
      5'h0b:
          /* empty */;
      5'h0c:
          mul_b = lights__0[220:195];
      5'h0d:
          mul_b = lights__0[316:291];
      5'h0e:
          mul_b = dp_clamped;
      5'h0f:
          /* empty */;
      5'h10:
          mul_b = out_color[25:0];
      5'h11:
          mul_b = out_color[51:26];
      5'h12:
          mul_b = out_color[77:52];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    o__payload = 208'h0000000000000000000000000000000000000000000000000000;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
        begin
          o__payload[103:0] = v_pos_ndc;
          o__payload[207:104] = out_color;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          /* empty */;
      5'h10:
          /* empty */;
      5'h11:
          /* empty */;
      5'h12:
          /* empty */;
      5'h13:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$725  = \$signal ;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$725  = i__payload[233:208];
          end
    endcase
    if (rst) begin
      \$725  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$726  = \$signal$8 ;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$726  = i__payload[259:234];
          end
    endcase
    if (rst) begin
      \$726  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$727  = \$signal$9 ;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$727  = i__payload[285:260];
          end
    endcase
    if (rst) begin
      \$727  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$728  = \$like ;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$728  = i__payload[311:286];
          end
    endcase
    if (rst) begin
      \$728  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$729  = \$like$15 ;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$729  = i__payload[337:312];
          end
    endcase
    if (rst) begin
      \$729  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$730  = \$like$16 ;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$730  = i__payload[363:338];
          end
    endcase
    if (rst) begin
      \$730  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$731  = \$like$25 ;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$731  = i__payload[389:364];
          end
    endcase
    if (rst) begin
      \$731  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$732  = v_pos_ndc;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$732  = i__payload[207:104];
          end
    endcase
    if (rst) begin
      \$732  = 104'h00000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$733  = out_color;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$733  = 104'h00000000000000000000000000;
          end
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          \$733 [25:0] = \$708 [25:0];
      5'h08:
          /* empty */;
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          \$733 [51:26] = \$710 [25:0];
      5'h0c:
          /* empty */;
      5'h0d:
          /* empty */;
      5'h0e:
          /* empty */;
      5'h0f:
          \$733 [77:52] = \$712 [25:0];
      5'h10:
          \$733 [25:0] = \$716 ;
      5'h11:
          \$733 [51:26] = \$720 ;
      5'h12:
        begin
          \$733 [77:52] = \$724 ;
          \$733 [103:78] = \$like$25 ;
        end
    endcase
    if (rst) begin
      \$733  = 104'h00000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$734  = dot_accum;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$734  = 26'h0000000;
          end
      5'h01:
          \$734  = \$1 [38:13];
      5'h02:
          \$734  = \$701 [25:0];
      5'h03:
          \$734  = \$702 [25:0];
    endcase
    if (rst) begin
      \$734  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$735  = fsm_state;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$735  = 5'h01;
          end
      5'h01:
          \$735  = 5'h02;
      5'h02:
          \$735  = 5'h03;
      5'h03:
          \$735  = 5'h04;
      5'h04:
          \$735  = 5'h05;
      5'h05:
          \$735  = 5'h06;
      5'h06:
          \$735  = 5'h07;
      5'h07:
          \$735  = 5'h08;
      5'h08:
          \$735  = 5'h09;
      5'h09:
          \$735  = 5'h0a;
      5'h0a:
          \$735  = 5'h0b;
      5'h0b:
          \$735  = 5'h0c;
      5'h0c:
          \$735  = 5'h0d;
      5'h0d:
          \$735  = 5'h0e;
      5'h0e:
          \$735  = 5'h0f;
      5'h0f:
          \$735  = 5'h10;
      5'h10:
          \$735  = 5'h11;
      5'h11:
          \$735  = 5'h12;
      5'h12:
          \$735  = 5'h13;
      5'h13:
          if (o__ready) begin
            \$735  = 5'h00;
          end
    endcase
    if (rst) begin
      \$735  = 5'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$736  = dp_clamped;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          \$736  = \$706 [25:0];
    endcase
    if (rst) begin
      \$736  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$737  = amb_accum;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          \$737  = \$1 [38:13];
      5'h05:
          /* empty */;
      5'h06:
          /* empty */;
      5'h07:
          /* empty */;
      5'h08:
          \$737  = \$1 [38:13];
      5'h09:
          /* empty */;
      5'h0a:
          /* empty */;
      5'h0b:
          /* empty */;
      5'h0c:
          \$737  = \$1 [38:13];
    endcase
    if (rst) begin
      \$737  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$738  = dif_accum;
    casez (fsm_state)
      5'h00:
          /* empty */;
      5'h01:
          /* empty */;
      5'h02:
          /* empty */;
      5'h03:
          /* empty */;
      5'h04:
          /* empty */;
      5'h05:
          \$738  = \$1 [38:13];
      5'h06:
          \$738  = \$1 [38:13];
      5'h07:
          /* empty */;
      5'h08:
          /* empty */;
      5'h09:
          \$738  = \$1 [38:13];
      5'h0a:
          \$738  = \$1 [38:13];
      5'h0b:
          /* empty */;
      5'h0c:
          /* empty */;
      5'h0d:
          \$738  = \$1 [38:13];
      5'h0e:
          \$738  = \$1 [38:13];
    endcase
    if (rst) begin
      \$738  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$103 ) begin end
    \$25  = 1'h0;
    casez (fsm_state)
      5'h00:
          if (i__valid) begin
            \$25  = 1'h1;
          end
    endcase
  end
  assign mul_result = \$1 [38:13];
  assign \lights__0.position  = lights__0[127:0];
  assign \lights__0.ambient  = lights__0[223:128];
  assign \lights__0.diffuse  = lights__0[319:224];
  assign \lights__0.specular  = lights__0[415:320];
  assign \material.ambient  = material[95:0];
  assign \material.diffuse  = material[191:96];
  assign \material.specular  = material[287:192];
  assign \material.shininess  = material[319:288];
  assign \o__payload.position_ndc  = o__payload[103:0];
  assign \o__payload.color  = o__payload[207:104];
  assign \i__payload.position_view  = i__payload[103:0];
  assign \i__payload.position_proj  = i__payload[207:104];
  assign \i__payload.normal_view  = i__payload[285:208];
  assign \i__payload.color  = i__payload[389:286];
  assign \$28  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$30 [25:13] = 13'h0000;
  assign \$30 [12:0] = i__payload[12:0];
  assign \$33  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$35  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$38  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$40 [25:13] = 13'h0000;
  assign \$40 [12:0] = i__payload[12:0];
  assign \$43  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$45  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$47  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$49 [25:13] = 13'h0000;
  assign \$49 [12:0] = i__payload[12:0];
  assign \$52  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$54  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$58  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$60 [25:13] = 13'h0000;
  assign \$60 [12:0] = i__payload[12:0];
  assign \$804  = 1'h1;
  assign \$64  = \$802 ;
  assign \$809  = 1'h1;
  assign \$65  = \$807 ;
  assign \$816  = 1'h1;
  assign \$68  = \$814 ;
  assign \$821  = 1'h1;
  assign \$69  = \$819 ;
  assign \$73  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$75 [25:13] = 13'h0000;
  assign \$75 [12:0] = i__payload[38:26];
  assign \$78  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$80  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$83  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$85 [25:13] = 13'h0000;
  assign \$85 [12:0] = i__payload[38:26];
  assign \$88  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$90  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$92  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$94 [25:13] = 13'h0000;
  assign \$94 [12:0] = i__payload[38:26];
  assign \$97  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$99  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$103  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$105 [25:13] = 13'h0000;
  assign \$105 [12:0] = i__payload[38:26];
  assign \$865  = 1'h1;
  assign \$109  = \$863 ;
  assign \$870  = 1'h1;
  assign \$110  = \$868 ;
  assign \$877  = 1'h1;
  assign \$113  = \$875 ;
  assign \$882  = 1'h1;
  assign \$114  = \$880 ;
  assign \$118  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$120 [25:13] = 13'h0000;
  assign \$120 [12:0] = i__payload[64:52];
  assign \$123  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$125  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$128  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$130 [25:13] = 13'h0000;
  assign \$130 [12:0] = i__payload[64:52];
  assign \$133  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$135  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$137  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$139 [25:13] = 13'h0000;
  assign \$139 [12:0] = i__payload[64:52];
  assign \$142  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$144  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$148  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$150 [25:13] = 13'h0000;
  assign \$150 [12:0] = i__payload[64:52];
  assign \$926  = 1'h1;
  assign \$154  = \$924 ;
  assign \$931  = 1'h1;
  assign \$155  = \$929 ;
  assign \$938  = 1'h1;
  assign \$158  = \$936 ;
  assign \$943  = 1'h1;
  assign \$159  = \$941 ;
  assign \$163  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$165 [25:13] = 13'h0000;
  assign \$165 [12:0] = i__payload[90:78];
  assign \$168  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$170  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$173  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$175 [25:13] = 13'h0000;
  assign \$175 [12:0] = i__payload[90:78];
  assign \$178  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$180  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$182  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$184 [25:13] = 13'h0000;
  assign \$184 [12:0] = i__payload[90:78];
  assign \$187  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$189  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$193  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$195 [25:13] = 13'h0000;
  assign \$195 [12:0] = i__payload[90:78];
  assign \$987  = 1'h1;
  assign \$199  = \$985 ;
  assign \$992  = 1'h1;
  assign \$200  = \$990 ;
  assign \$999  = 1'h1;
  assign \$203  = \$997 ;
  assign \$1004  = 1'h1;
  assign \$204  = \$1002 ;
  assign \$208  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$210 [25:13] = 13'h0000;
  assign \$210 [12:0] = i__payload[116:104];
  assign \$213  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$215  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$218  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$220 [25:13] = 13'h0000;
  assign \$220 [12:0] = i__payload[116:104];
  assign \$223  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$225  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$227  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$229 [25:13] = 13'h0000;
  assign \$229 [12:0] = i__payload[116:104];
  assign \$232  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$234  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$238  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$240 [25:13] = 13'h0000;
  assign \$240 [12:0] = i__payload[116:104];
  assign \$1048  = 1'h1;
  assign \$244  = \$1046 ;
  assign \$1053  = 1'h1;
  assign \$245  = \$1051 ;
  assign \$1060  = 1'h1;
  assign \$248  = \$1058 ;
  assign \$1065  = 1'h1;
  assign \$249  = \$1063 ;
  assign \$253  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$255 [25:13] = 13'h0000;
  assign \$255 [12:0] = i__payload[142:130];
  assign \$258  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$260  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$263  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$265 [25:13] = 13'h0000;
  assign \$265 [12:0] = i__payload[142:130];
  assign \$268  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$270  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$272  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$274 [25:13] = 13'h0000;
  assign \$274 [12:0] = i__payload[142:130];
  assign \$277  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$279  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$283  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$285 [25:13] = 13'h0000;
  assign \$285 [12:0] = i__payload[142:130];
  assign \$1109  = 1'h1;
  assign \$289  = \$1107 ;
  assign \$1114  = 1'h1;
  assign \$290  = \$1112 ;
  assign \$1121  = 1'h1;
  assign \$293  = \$1119 ;
  assign \$1126  = 1'h1;
  assign \$294  = \$1124 ;
  assign \$298  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$300 [25:13] = 13'h0000;
  assign \$300 [12:0] = i__payload[168:156];
  assign \$303  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$305  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$308  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$310 [25:13] = 13'h0000;
  assign \$310 [12:0] = i__payload[168:156];
  assign \$313  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$315  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$317  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$319 [25:13] = 13'h0000;
  assign \$319 [12:0] = i__payload[168:156];
  assign \$322  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$324  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$328  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$330 [25:13] = 13'h0000;
  assign \$330 [12:0] = i__payload[168:156];
  assign \$1170  = 1'h1;
  assign \$334  = \$1168 ;
  assign \$1175  = 1'h1;
  assign \$335  = \$1173 ;
  assign \$1182  = 1'h1;
  assign \$338  = \$1180 ;
  assign \$1187  = 1'h1;
  assign \$339  = \$1185 ;
  assign \$343  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$345 [25:13] = 13'h0000;
  assign \$345 [12:0] = i__payload[194:182];
  assign \$348  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$350  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$353  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$355 [25:13] = 13'h0000;
  assign \$355 [12:0] = i__payload[194:182];
  assign \$358  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$360  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$362  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$364 [25:13] = 13'h0000;
  assign \$364 [12:0] = i__payload[194:182];
  assign \$367  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$369  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$373  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$375 [25:13] = 13'h0000;
  assign \$375 [12:0] = i__payload[194:182];
  assign \$1231  = 1'h1;
  assign \$379  = \$1229 ;
  assign \$1236  = 1'h1;
  assign \$380  = \$1234 ;
  assign \$1243  = 1'h1;
  assign \$383  = \$1241 ;
  assign \$1248  = 1'h1;
  assign \$384  = \$1246 ;
  assign \$388  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$390 [25:13] = 13'h0000;
  assign \$390 [12:0] = i__payload[220:208];
  assign \$393  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$395  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$398  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$400 [25:13] = 13'h0000;
  assign \$400 [12:0] = i__payload[220:208];
  assign \$403  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$405  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$407  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$409 [25:13] = 13'h0000;
  assign \$409 [12:0] = i__payload[220:208];
  assign \$412  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$414  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$418  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$420 [25:13] = 13'h0000;
  assign \$420 [12:0] = i__payload[220:208];
  assign \$1292  = 1'h1;
  assign \$424  = \$1290 ;
  assign \$1297  = 1'h1;
  assign \$425  = \$1295 ;
  assign \$1304  = 1'h1;
  assign \$428  = \$1302 ;
  assign \$1309  = 1'h1;
  assign \$429  = \$1307 ;
  assign \$433  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$435 [25:13] = 13'h0000;
  assign \$435 [12:0] = i__payload[246:234];
  assign \$438  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$440  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$443  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$445 [25:13] = 13'h0000;
  assign \$445 [12:0] = i__payload[246:234];
  assign \$448  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$450  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$452  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$454 [25:13] = 13'h0000;
  assign \$454 [12:0] = i__payload[246:234];
  assign \$457  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$459  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$463  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$465 [25:13] = 13'h0000;
  assign \$465 [12:0] = i__payload[246:234];
  assign \$1353  = 1'h1;
  assign \$469  = \$1351 ;
  assign \$1358  = 1'h1;
  assign \$470  = \$1356 ;
  assign \$1365  = 1'h1;
  assign \$473  = \$1363 ;
  assign \$1370  = 1'h1;
  assign \$474  = \$1368 ;
  assign \$478  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$480 [25:13] = 13'h0000;
  assign \$480 [12:0] = i__payload[272:260];
  assign \$483  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$485  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$488  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$490 [25:13] = 13'h0000;
  assign \$490 [12:0] = i__payload[272:260];
  assign \$493  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$495  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$497  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$499 [25:13] = 13'h0000;
  assign \$499 [12:0] = i__payload[272:260];
  assign \$502  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$504  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$508  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$510 [25:13] = 13'h0000;
  assign \$510 [12:0] = i__payload[272:260];
  assign \$1414  = 1'h1;
  assign \$514  = \$1412 ;
  assign \$1419  = 1'h1;
  assign \$515  = \$1417 ;
  assign \$1426  = 1'h1;
  assign \$518  = \$1424 ;
  assign \$1431  = 1'h1;
  assign \$519  = \$1429 ;
  assign \$523  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$525 [25:13] = 13'h0000;
  assign \$525 [12:0] = i__payload[298:286];
  assign \$528  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$530  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$533  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$535 [25:13] = 13'h0000;
  assign \$535 [12:0] = i__payload[298:286];
  assign \$538  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$540  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$542  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$544 [25:13] = 13'h0000;
  assign \$544 [12:0] = i__payload[298:286];
  assign \$547  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$549  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$553  = { i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311], i__payload[311:299] };
  assign \$555 [25:13] = 13'h0000;
  assign \$555 [12:0] = i__payload[298:286];
  assign \$1475  = 1'h1;
  assign \$559  = \$1473 ;
  assign \$1480  = 1'h1;
  assign \$560  = \$1478 ;
  assign \$1487  = 1'h1;
  assign \$563  = \$1485 ;
  assign \$1492  = 1'h1;
  assign \$564  = \$1490 ;
  assign \$568  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$570 [25:13] = 13'h0000;
  assign \$570 [12:0] = i__payload[324:312];
  assign \$573  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$575  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$578  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$580 [25:13] = 13'h0000;
  assign \$580 [12:0] = i__payload[324:312];
  assign \$583  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$585  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$587  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$589 [25:13] = 13'h0000;
  assign \$589 [12:0] = i__payload[324:312];
  assign \$592  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$594  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$598  = { i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337], i__payload[337:325] };
  assign \$600 [25:13] = 13'h0000;
  assign \$600 [12:0] = i__payload[324:312];
  assign \$1536  = 1'h1;
  assign \$604  = \$1534 ;
  assign \$1541  = 1'h1;
  assign \$605  = \$1539 ;
  assign \$1548  = 1'h1;
  assign \$608  = \$1546 ;
  assign \$1553  = 1'h1;
  assign \$609  = \$1551 ;
  assign \$613  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$615 [25:13] = 13'h0000;
  assign \$615 [12:0] = i__payload[350:338];
  assign \$618  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$620  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$623  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$625 [25:13] = 13'h0000;
  assign \$625 [12:0] = i__payload[350:338];
  assign \$628  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$630  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$632  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$634 [25:13] = 13'h0000;
  assign \$634 [12:0] = i__payload[350:338];
  assign \$637  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$639  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$643  = { i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363], i__payload[363:351] };
  assign \$645 [25:13] = 13'h0000;
  assign \$645 [12:0] = i__payload[350:338];
  assign \$1597  = 1'h1;
  assign \$649  = \$1595 ;
  assign \$1602  = 1'h1;
  assign \$650  = \$1600 ;
  assign \$1609  = 1'h1;
  assign \$653  = \$1607 ;
  assign \$1614  = 1'h1;
  assign \$654  = \$1612 ;
  assign \$658  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$660 [25:13] = 13'h0000;
  assign \$660 [12:0] = i__payload[376:364];
  assign \$663  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$665  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$668  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$670 [25:13] = 13'h0000;
  assign \$670 [12:0] = i__payload[376:364];
  assign \$673  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$675  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$677  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$679 [25:13] = 13'h0000;
  assign \$679 [12:0] = i__payload[376:364];
  assign \$682  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$684  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$688  = { i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389], i__payload[389:377] };
  assign \$690 [25:13] = 13'h0000;
  assign \$690 [12:0] = i__payload[376:364];
  assign \$1658  = 1'h1;
  assign \$694  = \$1656 ;
  assign \$1663  = 1'h1;
  assign \$695  = \$1661 ;
  assign \$1670  = 1'h1;
  assign \$698  = \$1668 ;
  assign \$1675  = 1'h1;
  assign \$699  = \$1673 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.vtx_sh_to_clip_fifo (rst, w_rdy, r_data, w_port__data, w_en, r_en, r_rdy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$104  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [207:0] r_data;
  wire [207:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [207:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [207:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [207:0] w_port__data;
  wire [207:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [207:0] storage [254:0];
  initial begin
    storage[0] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[1] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[2] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[3] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[4] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[5] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[6] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[7] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[8] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[9] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[10] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[11] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[12] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[13] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[14] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[15] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[16] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[17] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[18] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[19] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[20] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[21] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[22] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[23] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[24] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[25] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[26] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[27] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[28] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[29] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[30] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[31] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[32] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[33] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[34] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[35] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[36] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[37] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[38] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[39] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[40] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[41] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[42] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[43] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[44] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[45] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[46] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[47] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[48] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[49] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[50] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[51] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[52] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[53] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[54] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[55] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[56] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[57] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[58] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[59] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[60] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[61] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[62] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[63] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[64] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[65] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[66] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[67] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[68] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[69] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[70] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[71] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[72] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[73] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[74] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[75] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[76] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[77] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[78] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[79] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[80] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[81] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[82] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[83] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[84] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[85] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[86] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[87] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[88] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[89] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[90] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[91] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[92] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[93] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[94] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[95] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[96] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[97] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[98] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[99] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[100] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[101] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[102] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[103] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[104] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[105] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[106] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[107] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[108] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[109] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[110] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[111] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[112] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[113] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[114] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[115] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[116] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[117] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[118] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[119] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[120] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[121] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[122] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[123] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[124] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[125] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[126] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[127] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[128] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[129] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[130] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[131] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[132] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[133] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[134] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[135] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[136] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[137] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[138] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[139] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[140] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[141] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[142] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[143] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[144] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[145] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[146] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[147] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[148] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[149] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[150] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[151] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[152] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[153] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[154] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[155] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[156] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[157] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[158] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[159] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[160] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[161] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[162] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[163] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[164] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[165] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[166] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[167] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[168] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[169] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[170] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[171] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[172] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[173] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[174] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[175] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[176] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[177] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[178] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[179] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[180] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[181] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[182] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[183] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[184] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[185] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[186] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[187] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[188] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[189] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[190] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[191] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[192] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[193] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[194] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[195] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[196] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[197] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[198] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[199] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[200] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[201] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[202] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[203] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[204] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[205] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[206] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[207] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[208] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[209] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[210] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[211] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[212] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[213] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[214] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[215] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[216] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[217] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[218] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[219] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[220] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[221] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[222] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[223] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[224] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[225] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[226] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[227] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[228] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[229] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[230] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[231] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[232] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[233] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[234] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[235] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[236] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[237] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[238] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[239] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[240] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[241] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[242] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[243] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[244] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[245] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[246] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[247] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[248] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[249] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[250] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[251] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[252] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[253] = 208'h0000000000000000000000000000000000000000000000000000;
    storage[254] = 208'h0000000000000000000000000000000000000000000000000000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [207:0] _0_;
  always @(posedge clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$104 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$104 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$104 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$104 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:55" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.vtx_xf (rst, i__payload, o__ready, ready, i__ready, o__payload, o__valid, i__valid, enabled, position_mv, position_p, normal_mv_inv_t, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$105  = 0;
  wire [51:0] \$1 ;
  wire \$10 ;
  wire [17:0] \$100 ;
  wire [42:0] \$1002 ;
  wire \$1004 ;
  wire [42:0] \$1007 ;
  wire \$1009 ;
  wire [42:0] \$101 ;
  wire [42:0] \$1014 ;
  wire \$1016 ;
  wire [42:0] \$1019 ;
  wire [42:0] \$102 ;
  wire \$1021 ;
  wire [42:0] \$103 ;
  wire [17:0] \$104 ;
  wire \$105 ;
  wire [15:0] \$106 ;
  wire [42:0] \$1063 ;
  wire \$1065 ;
  wire [42:0] \$1068 ;
  wire [25:0] \$107 ;
  wire \$1070 ;
  wire [42:0] \$1075 ;
  wire \$1077 ;
  wire \$108 ;
  wire [42:0] \$1080 ;
  wire \$1082 ;
  wire [25:0] \$109 ;
  wire \$11 ;
  wire \$110 ;
  wire \$111 ;
  wire [25:0] \$112 ;
  wire [42:0] \$1124 ;
  wire \$1126 ;
  wire [42:0] \$1129 ;
  wire [26:0] \$113 ;
  wire \$1131 ;
  wire [42:0] \$1136 ;
  wire \$1138 ;
  wire [25:0] \$114 ;
  wire [42:0] \$1141 ;
  wire \$1143 ;
  wire [26:0] \$115 ;
  wire \$116 ;
  wire [25:0] \$117 ;
  wire \$118 ;
  wire [42:0] \$1185 ;
  wire \$1187 ;
  wire [25:0] \$119 ;
  wire [42:0] \$1190 ;
  wire \$1192 ;
  wire [42:0] \$1197 ;
  wire \$1199 ;
  wire \$12 ;
  wire \$120 ;
  wire [42:0] \$1202 ;
  wire \$1204 ;
  wire \$121 ;
  wire [25:0] \$122 ;
  wire [26:0] \$123 ;
  wire [25:0] \$124 ;
  wire [42:0] \$1246 ;
  wire \$1248 ;
  wire [26:0] \$125 ;
  wire [42:0] \$1251 ;
  wire \$1253 ;
  wire [42:0] \$1258 ;
  wire [25:0] \$126 ;
  wire \$1260 ;
  wire [42:0] \$1263 ;
  wire \$1265 ;
  wire \$127 ;
  wire [25:0] \$128 ;
  wire \$129 ;
  wire \$13 ;
  wire \$130 ;
  wire [42:0] \$1307 ;
  wire \$1309 ;
  wire [25:0] \$131 ;
  wire [42:0] \$1312 ;
  wire \$1314 ;
  wire [42:0] \$1319 ;
  wire [26:0] \$132 ;
  wire \$1321 ;
  wire [42:0] \$1324 ;
  wire \$1326 ;
  wire [25:0] \$133 ;
  wire [26:0] \$134 ;
  wire [27:0] \$135 ;
  wire [27:0] \$136 ;
  wire [25:0] \$137 ;
  wire \$138 ;
  wire [25:0] \$139 ;
  wire \$14 ;
  wire \$140 ;
  wire \$141 ;
  wire [42:0] \$142 ;
  wire [42:0] \$143 ;
  wire [42:0] \$144 ;
  wire [17:0] \$145 ;
  wire [42:0] \$146 ;
  wire [42:0] \$147 ;
  wire [42:0] \$148 ;
  wire [17:0] \$149 ;
  wire \$15 ;
  wire \$150 ;
  wire [15:0] \$151 ;
  wire [25:0] \$152 ;
  wire \$153 ;
  wire [25:0] \$154 ;
  wire \$155 ;
  wire \$156 ;
  wire [25:0] \$157 ;
  wire [26:0] \$158 ;
  wire [25:0] \$159 ;
  wire \$16 ;
  wire [26:0] \$160 ;
  wire \$161 ;
  wire [25:0] \$162 ;
  wire \$163 ;
  wire [25:0] \$164 ;
  wire \$165 ;
  wire \$166 ;
  wire [25:0] \$167 ;
  wire [26:0] \$168 ;
  wire [25:0] \$169 ;
  wire \$17 ;
  wire [26:0] \$170 ;
  wire [25:0] \$171 ;
  wire \$172 ;
  wire [25:0] \$173 ;
  wire \$174 ;
  wire \$175 ;
  wire [25:0] \$176 ;
  wire [26:0] \$177 ;
  wire [25:0] \$178 ;
  wire [26:0] \$179 ;
  wire \$18 ;
  wire [27:0] \$180 ;
  wire [27:0] \$181 ;
  wire [25:0] \$182 ;
  wire \$183 ;
  wire [25:0] \$184 ;
  wire \$185 ;
  wire \$186 ;
  wire [42:0] \$187 ;
  wire [42:0] \$188 ;
  wire [42:0] \$189 ;
  wire \$19 ;
  wire [17:0] \$190 ;
  wire [42:0] \$191 ;
  wire [42:0] \$192 ;
  wire [42:0] \$193 ;
  wire [17:0] \$194 ;
  wire \$195 ;
  wire [15:0] \$196 ;
  wire [25:0] \$197 ;
  wire \$198 ;
  wire [25:0] \$199 ;
  wire \$2 ;
  wire \$20 ;
  wire \$200 ;
  wire \$201 ;
  wire [25:0] \$202 ;
  wire [26:0] \$203 ;
  wire [25:0] \$204 ;
  wire [26:0] \$205 ;
  wire \$206 ;
  wire [25:0] \$207 ;
  wire \$208 ;
  wire [25:0] \$209 ;
  wire \$21 ;
  wire \$210 ;
  wire \$211 ;
  wire [25:0] \$212 ;
  wire [26:0] \$213 ;
  wire [25:0] \$214 ;
  wire [26:0] \$215 ;
  wire [25:0] \$216 ;
  wire \$217 ;
  wire [25:0] \$218 ;
  wire \$219 ;
  wire \$22 ;
  wire \$220 ;
  wire [25:0] \$221 ;
  wire [26:0] \$222 ;
  wire [25:0] \$223 ;
  wire [26:0] \$224 ;
  wire [27:0] \$225 ;
  wire [27:0] \$226 ;
  wire [25:0] \$227 ;
  wire \$228 ;
  wire [25:0] \$229 ;
  wire \$23 ;
  wire \$230 ;
  wire \$231 ;
  wire [42:0] \$232 ;
  wire [42:0] \$233 ;
  wire [42:0] \$234 ;
  wire [17:0] \$235 ;
  wire [42:0] \$236 ;
  wire [42:0] \$237 ;
  wire [42:0] \$238 ;
  wire [17:0] \$239 ;
  wire \$24 ;
  wire \$240 ;
  wire [15:0] \$241 ;
  wire [25:0] \$242 ;
  wire \$243 ;
  wire [25:0] \$244 ;
  wire \$245 ;
  wire \$246 ;
  wire [25:0] \$247 ;
  wire [26:0] \$248 ;
  wire [25:0] \$249 ;
  wire \$25 ;
  wire [26:0] \$250 ;
  wire \$251 ;
  wire [25:0] \$252 ;
  wire \$253 ;
  wire [25:0] \$254 ;
  wire \$255 ;
  wire \$256 ;
  wire [25:0] \$257 ;
  wire [26:0] \$258 ;
  wire [25:0] \$259 ;
  wire \$26 ;
  wire [26:0] \$260 ;
  wire [25:0] \$261 ;
  wire \$262 ;
  wire [25:0] \$263 ;
  wire \$264 ;
  wire \$265 ;
  wire [25:0] \$266 ;
  wire [26:0] \$267 ;
  wire [25:0] \$268 ;
  wire [26:0] \$269 ;
  wire \$27 ;
  wire [27:0] \$270 ;
  wire [27:0] \$271 ;
  wire [25:0] \$272 ;
  wire \$273 ;
  wire [25:0] \$274 ;
  wire \$275 ;
  wire \$276 ;
  wire [42:0] \$277 ;
  wire [42:0] \$278 ;
  wire [42:0] \$279 ;
  wire \$28 ;
  wire [17:0] \$280 ;
  wire [42:0] \$281 ;
  wire [42:0] \$282 ;
  wire [42:0] \$283 ;
  wire [17:0] \$284 ;
  wire \$285 ;
  wire [15:0] \$286 ;
  wire [25:0] \$287 ;
  wire \$288 ;
  wire [25:0] \$289 ;
  wire \$29 ;
  wire \$290 ;
  wire \$291 ;
  wire [25:0] \$292 ;
  wire [26:0] \$293 ;
  wire [25:0] \$294 ;
  wire [26:0] \$295 ;
  wire \$296 ;
  wire [25:0] \$297 ;
  wire \$298 ;
  wire [25:0] \$299 ;
  wire \$3 ;
  wire \$30 ;
  wire \$300 ;
  wire \$301 ;
  wire [25:0] \$302 ;
  wire [26:0] \$303 ;
  wire [25:0] \$304 ;
  wire [26:0] \$305 ;
  wire [25:0] \$306 ;
  wire \$307 ;
  wire [25:0] \$308 ;
  wire \$309 ;
  wire \$31 ;
  wire \$310 ;
  wire [25:0] \$311 ;
  wire [26:0] \$312 ;
  wire [25:0] \$313 ;
  wire [26:0] \$314 ;
  wire [27:0] \$315 ;
  wire [27:0] \$316 ;
  wire [25:0] \$317 ;
  wire \$318 ;
  wire [25:0] \$319 ;
  wire \$32 ;
  wire \$320 ;
  wire \$321 ;
  wire [42:0] \$322 ;
  wire [42:0] \$323 ;
  wire [42:0] \$324 ;
  wire [17:0] \$325 ;
  wire [42:0] \$326 ;
  wire [42:0] \$327 ;
  wire [42:0] \$328 ;
  wire [17:0] \$329 ;
  wire \$33 ;
  wire \$330 ;
  wire [15:0] \$331 ;
  wire [25:0] \$332 ;
  wire \$333 ;
  wire [25:0] \$334 ;
  wire \$335 ;
  wire \$336 ;
  wire [25:0] \$337 ;
  wire [26:0] \$338 ;
  wire [25:0] \$339 ;
  wire \$34 ;
  wire [26:0] \$340 ;
  wire \$341 ;
  wire [25:0] \$342 ;
  wire \$343 ;
  wire [25:0] \$344 ;
  wire \$345 ;
  wire \$346 ;
  wire [25:0] \$347 ;
  wire [26:0] \$348 ;
  wire [25:0] \$349 ;
  wire \$35 ;
  wire [26:0] \$350 ;
  wire [25:0] \$351 ;
  wire \$352 ;
  wire [25:0] \$353 ;
  wire \$354 ;
  wire \$355 ;
  wire [25:0] \$356 ;
  wire [26:0] \$357 ;
  wire [25:0] \$358 ;
  wire [26:0] \$359 ;
  wire \$36 ;
  wire [27:0] \$360 ;
  wire [27:0] \$361 ;
  wire [25:0] \$362 ;
  wire \$363 ;
  wire [25:0] \$364 ;
  wire \$365 ;
  wire \$366 ;
  wire [42:0] \$367 ;
  wire [42:0] \$368 ;
  wire [42:0] \$369 ;
  wire \$37 ;
  wire [17:0] \$370 ;
  wire [42:0] \$371 ;
  wire [42:0] \$372 ;
  wire [42:0] \$373 ;
  wire [17:0] \$374 ;
  wire \$375 ;
  wire [15:0] \$376 ;
  wire [25:0] \$377 ;
  wire \$378 ;
  wire [25:0] \$379 ;
  wire \$38 ;
  wire \$380 ;
  wire \$381 ;
  wire [25:0] \$382 ;
  wire [26:0] \$383 ;
  wire [25:0] \$384 ;
  wire [26:0] \$385 ;
  wire \$386 ;
  wire [25:0] \$387 ;
  wire \$388 ;
  wire [25:0] \$389 ;
  wire \$39 ;
  wire \$390 ;
  wire \$391 ;
  wire [25:0] \$392 ;
  wire [26:0] \$393 ;
  wire [25:0] \$394 ;
  wire [26:0] \$395 ;
  wire [25:0] \$396 ;
  wire \$397 ;
  wire [25:0] \$398 ;
  wire \$399 ;
  wire \$4 ;
  wire \$40 ;
  wire \$400 ;
  wire [25:0] \$401 ;
  wire [26:0] \$402 ;
  wire [25:0] \$403 ;
  wire [26:0] \$404 ;
  wire [27:0] \$405 ;
  wire [27:0] \$406 ;
  wire [25:0] \$407 ;
  wire \$408 ;
  wire [25:0] \$409 ;
  wire \$41 ;
  wire \$410 ;
  wire \$411 ;
  wire [42:0] \$412 ;
  wire [42:0] \$413 ;
  wire [42:0] \$414 ;
  wire [17:0] \$415 ;
  wire [42:0] \$416 ;
  wire [42:0] \$417 ;
  wire [42:0] \$418 ;
  wire [17:0] \$419 ;
  wire \$42 ;
  wire \$420 ;
  wire [15:0] \$421 ;
  wire [25:0] \$422 ;
  wire \$423 ;
  wire [25:0] \$424 ;
  wire \$425 ;
  wire \$426 ;
  wire [25:0] \$427 ;
  wire [26:0] \$428 ;
  wire [25:0] \$429 ;
  wire \$43 ;
  wire [26:0] \$430 ;
  wire \$431 ;
  wire [25:0] \$432 ;
  wire \$433 ;
  wire [25:0] \$434 ;
  wire \$435 ;
  wire \$436 ;
  wire [25:0] \$437 ;
  wire [26:0] \$438 ;
  wire [25:0] \$439 ;
  wire \$44 ;
  wire [26:0] \$440 ;
  wire [25:0] \$441 ;
  wire \$442 ;
  wire [25:0] \$443 ;
  wire \$444 ;
  wire \$445 ;
  wire [25:0] \$446 ;
  wire [26:0] \$447 ;
  wire [25:0] \$448 ;
  wire [26:0] \$449 ;
  wire \$45 ;
  wire [27:0] \$450 ;
  wire [27:0] \$451 ;
  wire [25:0] \$452 ;
  wire \$453 ;
  wire [25:0] \$454 ;
  wire \$455 ;
  wire \$456 ;
  wire [42:0] \$457 ;
  wire [42:0] \$458 ;
  wire [42:0] \$459 ;
  wire \$46 ;
  wire [17:0] \$460 ;
  wire [42:0] \$461 ;
  wire [42:0] \$462 ;
  wire [42:0] \$463 ;
  wire [17:0] \$464 ;
  wire \$465 ;
  wire [15:0] \$466 ;
  wire [25:0] \$467 ;
  wire \$468 ;
  wire [25:0] \$469 ;
  wire \$47 ;
  wire \$470 ;
  wire \$471 ;
  wire [25:0] \$472 ;
  wire [26:0] \$473 ;
  wire [25:0] \$474 ;
  wire [26:0] \$475 ;
  wire \$476 ;
  wire [25:0] \$477 ;
  wire \$478 ;
  wire [25:0] \$479 ;
  wire \$48 ;
  wire \$480 ;
  wire \$481 ;
  wire [25:0] \$482 ;
  wire [26:0] \$483 ;
  wire [25:0] \$484 ;
  wire [26:0] \$485 ;
  wire [25:0] \$486 ;
  wire \$487 ;
  wire [25:0] \$488 ;
  wire \$489 ;
  wire \$49 ;
  wire \$490 ;
  wire [25:0] \$491 ;
  wire [26:0] \$492 ;
  wire [25:0] \$493 ;
  wire [26:0] \$494 ;
  wire [27:0] \$495 ;
  wire [27:0] \$496 ;
  wire [25:0] \$497 ;
  wire \$498 ;
  wire [25:0] \$499 ;
  wire \$5 ;
  wire \$50 ;
  wire \$500 ;
  wire \$501 ;
  wire [42:0] \$502 ;
  wire [42:0] \$503 ;
  wire [42:0] \$504 ;
  wire [17:0] \$505 ;
  wire [42:0] \$506 ;
  wire [42:0] \$507 ;
  wire [42:0] \$508 ;
  wire [17:0] \$509 ;
  wire \$51 ;
  wire \$510 ;
  wire [15:0] \$511 ;
  wire [25:0] \$512 ;
  wire \$513 ;
  wire [25:0] \$514 ;
  wire \$515 ;
  wire \$516 ;
  wire [25:0] \$517 ;
  wire [26:0] \$518 ;
  wire [25:0] \$519 ;
  wire \$52 ;
  wire [26:0] \$520 ;
  wire \$521 ;
  wire [25:0] \$522 ;
  wire \$523 ;
  wire [25:0] \$524 ;
  wire \$525 ;
  wire \$526 ;
  wire [25:0] \$527 ;
  wire [26:0] \$528 ;
  wire [25:0] \$529 ;
  wire \$53 ;
  wire [26:0] \$530 ;
  wire [25:0] \$531 ;
  wire \$532 ;
  wire [25:0] \$533 ;
  wire \$534 ;
  wire \$535 ;
  wire [25:0] \$536 ;
  wire [26:0] \$537 ;
  wire [25:0] \$538 ;
  wire [26:0] \$539 ;
  wire \$54 ;
  wire [27:0] \$540 ;
  wire [27:0] \$541 ;
  wire [25:0] \$542 ;
  wire \$543 ;
  wire [25:0] \$544 ;
  wire \$545 ;
  wire \$546 ;
  wire [42:0] \$547 ;
  wire [42:0] \$548 ;
  wire [42:0] \$549 ;
  wire \$55 ;
  wire [17:0] \$550 ;
  wire [42:0] \$551 ;
  wire [42:0] \$552 ;
  wire [42:0] \$553 ;
  wire [17:0] \$554 ;
  wire [26:0] \$555 ;
  wire [26:0] \$556 ;
  wire [26:0] \$557 ;
  wire [26:0] \$558 ;
  wire [26:0] \$559 ;
  wire \$56 ;
  wire [26:0] \$560 ;
  wire [26:0] \$561 ;
  wire [26:0] \$562 ;
  wire [26:0] \$563 ;
  wire [26:0] \$564 ;
  wire [26:0] \$565 ;
  wire [26:0] \$566 ;
  wire [26:0] \$567 ;
  wire [26:0] \$568 ;
  wire [26:0] \$569 ;
  wire \$57 ;
  wire [26:0] \$570 ;
  wire [26:0] \$571 ;
  wire [26:0] \$572 ;
  wire [26:0] \$573 ;
  wire [26:0] \$574 ;
  wire [26:0] \$575 ;
  wire [26:0] \$576 ;
  wire [26:0] \$577 ;
  wire [26:0] \$578 ;
  wire [26:0] \$579 ;
  wire \$58 ;
  wire [26:0] \$580 ;
  wire [26:0] \$581 ;
  wire [26:0] \$582 ;
  wire [26:0] \$583 ;
  wire [26:0] \$584 ;
  wire [26:0] \$585 ;
  wire [26:0] \$586 ;
  wire [26:0] \$587 ;
  wire [26:0] \$588 ;
  wire [26:0] \$589 ;
  reg \$59 ;
  wire [26:0] \$590 ;
  wire [26:0] \$591 ;
  wire [26:0] \$592 ;
  wire [26:0] \$593 ;
  wire [26:0] \$594 ;
  wire [26:0] \$595 ;
  reg [285:0] \$596 ;
  reg [389:0] \$597 ;
  reg [5:0] \$598 ;
  reg [25:0] \$599 ;
  wire \$6 ;
  wire \$60 ;
  wire [15:0] \$61 ;
  wire [25:0] \$62 ;
  wire \$63 ;
  wire [25:0] \$64 ;
  wire \$65 ;
  wire \$66 ;
  wire [25:0] \$67 ;
  wire [26:0] \$68 ;
  wire [25:0] \$69 ;
  wire [42:0] \$697 ;
  wire \$699 ;
  wire \$7 ;
  wire [26:0] \$70 ;
  wire [42:0] \$702 ;
  wire \$704 ;
  wire [42:0] \$709 ;
  wire \$71 ;
  wire \$711 ;
  wire [42:0] \$714 ;
  wire \$716 ;
  wire [25:0] \$72 ;
  wire \$73 ;
  wire [25:0] \$74 ;
  wire \$75 ;
  wire [42:0] \$758 ;
  wire \$76 ;
  wire \$760 ;
  wire [42:0] \$763 ;
  wire \$765 ;
  wire [25:0] \$77 ;
  wire [42:0] \$770 ;
  wire \$772 ;
  wire [42:0] \$775 ;
  wire \$777 ;
  wire [26:0] \$78 ;
  wire [25:0] \$79 ;
  wire \$8 ;
  wire [26:0] \$80 ;
  wire [25:0] \$81 ;
  wire [42:0] \$819 ;
  wire \$82 ;
  wire \$821 ;
  wire [42:0] \$824 ;
  wire \$826 ;
  wire [25:0] \$83 ;
  wire [42:0] \$831 ;
  wire \$833 ;
  wire [42:0] \$836 ;
  wire \$838 ;
  wire \$84 ;
  wire \$85 ;
  wire [25:0] \$86 ;
  wire [26:0] \$87 ;
  wire [25:0] \$88 ;
  wire [42:0] \$880 ;
  wire \$882 ;
  wire [42:0] \$885 ;
  wire \$887 ;
  wire [26:0] \$89 ;
  wire [42:0] \$892 ;
  wire \$894 ;
  wire [42:0] \$897 ;
  wire \$899 ;
  wire \$9 ;
  wire [27:0] \$90 ;
  wire [27:0] \$91 ;
  wire [25:0] \$92 ;
  wire \$93 ;
  wire [25:0] \$94 ;
  wire [42:0] \$941 ;
  wire \$943 ;
  wire [42:0] \$946 ;
  wire \$948 ;
  wire \$95 ;
  wire [42:0] \$953 ;
  wire \$955 ;
  wire [42:0] \$958 ;
  wire \$96 ;
  wire \$960 ;
  wire [42:0] \$97 ;
  wire [42:0] \$98 ;
  wire [42:0] \$99 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:64" *)
  reg [25:0] cum_result = 26'h0000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  input enabled;
  wire enabled;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire \enabled.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [-1:0] \enabled.texture ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  reg [5:0] fsm_state = 6'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  input [285:0] i__payload;
  wire [285:0] i__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \i__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [77:0] \i__payload.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \i__payload.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [-1:0] \i__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  output i__ready;
  reg i__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  input i__valid;
  wire i__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:57" *)
  reg [285:0] i_data = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:57" *)
  wire [103:0] \i_data.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:57" *)
  wire [77:0] \i_data.normal ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:57" *)
  wire [103:0] \i_data.position ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:57" *)
  wire [-1:0] \i_data.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:60" *)
  reg [25:0] mul_a;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:61" *)
  reg [25:0] mul_b;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:62" *)
  wire [25:0] mul_result;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  input [287:0] normal_mv_inv_t;
  wire [287:0] normal_mv_inv_t;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  output [389:0] o__payload;
  reg [389:0] o__payload;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \o__payload.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [77:0] \o__payload.normal_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \o__payload.position_proj ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [103:0] \o__payload.position_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  wire [-1:0] \o__payload.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:50" *)
  input o__ready;
  wire o__ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/stream.py:49" *)
  output o__valid;
  reg o__valid;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:58" *)
  reg [389:0] o_data = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:58" *)
  wire [103:0] \o_data.color ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:58" *)
  wire [77:0] \o_data.normal_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:58" *)
  wire [103:0] \o_data.position_proj ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:58" *)
  wire [103:0] \o_data.position_view ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:58" *)
  wire [-1:0] \o_data.texcoords ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  input [511:0] position_mv;
  wire [511:0] position_mv;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:52" *)
  input [511:0] position_p;
  wire [511:0] position_p;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:49" *)
  output ready;
  reg ready;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  assign \$321  = \$318  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$320 ;
  assign \$322  = $signed(i__payload[155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _0_, _1_, _2_;
  assign _0_ = $signed(\$322 );
  assign _1_ = $signed(15'h2000);
  assign _2_ = (\$322 [42] == 1'h0) || \$322  == 0 ? _0_ : $signed(_0_ - (1'h0 ? _1_ + 1 : _1_ - 1));
  assign \$1002  = $signed(_2_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_1_);
  wire [42:0] _3_ = $signed(\$323 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1007  = (\$323 [42] == 1'h0) || _3_ == 0 ? $signed(_3_) : $signed(18'h186a0) + $signed(_3_);
  assign \$325  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$324 [16:0];
  assign \$326  = $signed(i__payload[155:130]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _4_, _5_, _6_;
  assign _4_ = $signed(\$326 );
  assign _5_ = $signed(15'h2000);
  assign _6_ = (\$326 [42] == 1'h0) || \$326  == 0 ? _4_ : $signed(_4_ - (1'h0 ? _5_ + 1 : _5_ - 1));
  assign \$1014  = $signed(_6_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_5_);
  wire [42:0] _7_ = $signed(\$327 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1019  = (\$327 [42] == 1'h0) || _7_ == 0 ? $signed(_7_) : $signed(18'h186a0) + $signed(_7_);
  assign \$329  = \$321  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$325  : { 1'h0, \$328 [16:0] };
  assign \$330  = $signed(i__payload[181:156]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$331  = \$330  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$333  = $signed(\$332 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$335  = $signed(\$334 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$336  = \$333  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$335 ;
  assign \$338  = $signed(\$337 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$340  = \$336  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$338  : { \$339 [25], \$339  };
  assign \$341  = $signed(\$340 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$343  = $signed(\$342 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$345  = $signed(\$344 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$346  = \$343  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$345 ;
  assign \$348  = $signed(\$347 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$350  = \$346  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$348  : { \$349 [25], \$349  };
  assign \$352  = $signed(\$351 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$354  = $signed(\$353 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$355  = \$352  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$354 ;
  assign \$357  = $signed(\$356 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$359  = \$355  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$357  : { \$358 [25], \$358  };
  assign \$360  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$359 );
  assign \$361  = \$341  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$350 [26], \$350  } : \$360 ;
  assign \$363  = $signed(\$362 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$365  = $signed(\$364 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$366  = \$363  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$365 ;
  assign \$367  = $signed(i__payload[181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _8_, _9_, _10_;
  assign _8_ = $signed(\$367 );
  assign _9_ = $signed(15'h2000);
  assign _10_ = (\$367 [42] == 1'h0) || \$367  == 0 ? _8_ : $signed(_8_ - (1'h0 ? _9_ + 1 : _9_ - 1));
  assign \$1063  = $signed(_10_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_9_);
  wire [42:0] _11_ = $signed(\$368 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1068  = (\$368 [42] == 1'h0) || _11_ == 0 ? $signed(_11_) : $signed(18'h186a0) + $signed(_11_);
  assign \$370  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$369 [16:0];
  assign \$371  = $signed(i__payload[181:156]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _12_, _13_, _14_;
  assign _12_ = $signed(\$371 );
  assign _13_ = $signed(15'h2000);
  assign _14_ = (\$371 [42] == 1'h0) || \$371  == 0 ? _12_ : $signed(_12_ - (1'h0 ? _13_ + 1 : _13_ - 1));
  assign \$1075  = $signed(_14_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_13_);
  wire [42:0] _15_ = $signed(\$372 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1080  = (\$372 [42] == 1'h0) || _15_ == 0 ? $signed(_15_) : $signed(18'h186a0) + $signed(_15_);
  assign \$374  = \$366  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$370  : { 1'h0, \$373 [16:0] };
  assign \$375  = $signed(i__payload[207:182]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$376  = \$375  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$378  = $signed(\$377 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$380  = $signed(\$379 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$381  = \$378  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$380 ;
  assign \$383  = $signed(\$382 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$385  = \$381  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$383  : { \$384 [25], \$384  };
  assign \$386  = $signed(\$385 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$388  = $signed(\$387 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$390  = $signed(\$389 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$391  = \$388  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$390 ;
  assign \$393  = $signed(\$392 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$395  = \$391  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$393  : { \$394 [25], \$394  };
  assign \$397  = $signed(\$396 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$399  = $signed(\$398 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$400  = \$397  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$399 ;
  assign \$402  = $signed(\$401 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$404  = \$400  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$402  : { \$403 [25], \$403  };
  assign \$405  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$404 );
  assign \$406  = \$386  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$395 [26], \$395  } : \$405 ;
  assign \$408  = $signed(\$407 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$410  = $signed(\$409 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$411  = \$408  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$410 ;
  assign \$412  = $signed(i__payload[207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _16_, _17_, _18_;
  assign _16_ = $signed(\$412 );
  assign _17_ = $signed(15'h2000);
  assign _18_ = (\$412 [42] == 1'h0) || \$412  == 0 ? _16_ : $signed(_16_ - (1'h0 ? _17_ + 1 : _17_ - 1));
  assign \$1124  = $signed(_18_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_17_);
  wire [42:0] _19_ = $signed(\$413 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1129  = (\$413 [42] == 1'h0) || _19_ == 0 ? $signed(_19_) : $signed(18'h186a0) + $signed(_19_);
  assign \$415  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$414 [16:0];
  assign \$416  = $signed(i__payload[207:182]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _20_, _21_, _22_;
  assign _20_ = $signed(\$416 );
  assign _21_ = $signed(15'h2000);
  assign _22_ = (\$416 [42] == 1'h0) || \$416  == 0 ? _20_ : $signed(_20_ - (1'h0 ? _21_ + 1 : _21_ - 1));
  assign \$1136  = $signed(_22_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_21_);
  wire [42:0] _23_ = $signed(\$417 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1141  = (\$417 [42] == 1'h0) || _23_ == 0 ? $signed(_23_) : $signed(18'h186a0) + $signed(_23_);
  assign \$419  = \$411  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$415  : { 1'h0, \$418 [16:0] };
  assign \$420  = $signed(i__payload[233:208]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$421  = \$420  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$423  = $signed(\$422 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$425  = $signed(\$424 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$426  = \$423  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$425 ;
  assign \$428  = $signed(\$427 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$430  = \$426  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$428  : { \$429 [25], \$429  };
  assign \$431  = $signed(\$430 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$433  = $signed(\$432 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$435  = $signed(\$434 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$436  = \$433  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$435 ;
  assign \$438  = $signed(\$437 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$440  = \$436  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$438  : { \$439 [25], \$439  };
  assign \$442  = $signed(\$441 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$444  = $signed(\$443 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$445  = \$442  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$444 ;
  assign \$447  = $signed(\$446 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$449  = \$445  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$447  : { \$448 [25], \$448  };
  assign \$450  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$449 );
  assign \$451  = \$431  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$440 [26], \$440  } : \$450 ;
  assign \$453  = $signed(\$452 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$455  = $signed(\$454 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$456  = \$453  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$455 ;
  assign \$457  = $signed(i__payload[233:208]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _24_, _25_, _26_;
  assign _24_ = $signed(\$457 );
  assign _25_ = $signed(15'h2000);
  assign _26_ = (\$457 [42] == 1'h0) || \$457  == 0 ? _24_ : $signed(_24_ - (1'h0 ? _25_ + 1 : _25_ - 1));
  assign \$1185  = $signed(_26_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_25_);
  wire [42:0] _27_ = $signed(\$458 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1190  = (\$458 [42] == 1'h0) || _27_ == 0 ? $signed(_27_) : $signed(18'h186a0) + $signed(_27_);
  assign \$460  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$459 [16:0];
  assign \$461  = $signed(i__payload[233:208]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _28_, _29_, _30_;
  assign _28_ = $signed(\$461 );
  assign _29_ = $signed(15'h2000);
  assign _30_ = (\$461 [42] == 1'h0) || \$461  == 0 ? _28_ : $signed(_28_ - (1'h0 ? _29_ + 1 : _29_ - 1));
  assign \$1197  = $signed(_30_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_29_);
  wire [42:0] _31_ = $signed(\$462 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1202  = (\$462 [42] == 1'h0) || _31_ == 0 ? $signed(_31_) : $signed(18'h186a0) + $signed(_31_);
  assign \$464  = \$456  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$460  : { 1'h0, \$463 [16:0] };
  assign \$465  = $signed(i__payload[259:234]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$466  = \$465  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$468  = $signed(\$467 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$470  = $signed(\$469 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$471  = \$468  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$470 ;
  assign \$473  = $signed(\$472 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$475  = \$471  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$473  : { \$474 [25], \$474  };
  assign \$476  = $signed(\$475 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$478  = $signed(\$477 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$480  = $signed(\$479 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$481  = \$478  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$480 ;
  assign \$483  = $signed(\$482 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$485  = \$481  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$483  : { \$484 [25], \$484  };
  assign \$487  = $signed(\$486 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$489  = $signed(\$488 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$490  = \$487  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$489 ;
  assign \$492  = $signed(\$491 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$494  = \$490  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$492  : { \$493 [25], \$493  };
  assign \$495  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$494 );
  assign \$496  = \$476  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$485 [26], \$485  } : \$495 ;
  assign \$498  = $signed(\$497 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$500  = $signed(\$499 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$501  = \$498  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$500 ;
  assign \$502  = $signed(i__payload[259:234]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _32_, _33_, _34_;
  assign _32_ = $signed(\$502 );
  assign _33_ = $signed(15'h2000);
  assign _34_ = (\$502 [42] == 1'h0) || \$502  == 0 ? _32_ : $signed(_32_ - (1'h0 ? _33_ + 1 : _33_ - 1));
  assign \$1246  = $signed(_34_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_33_);
  wire [42:0] _35_ = $signed(\$503 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1251  = (\$503 [42] == 1'h0) || _35_ == 0 ? $signed(_35_) : $signed(18'h186a0) + $signed(_35_);
  assign \$505  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$504 [16:0];
  assign \$506  = $signed(i__payload[259:234]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _36_, _37_, _38_;
  assign _36_ = $signed(\$506 );
  assign _37_ = $signed(15'h2000);
  assign _38_ = (\$506 [42] == 1'h0) || \$506  == 0 ? _36_ : $signed(_36_ - (1'h0 ? _37_ + 1 : _37_ - 1));
  assign \$1258  = $signed(_38_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_37_);
  wire [42:0] _39_ = $signed(\$507 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1263  = (\$507 [42] == 1'h0) || _39_ == 0 ? $signed(_39_) : $signed(18'h186a0) + $signed(_39_);
  assign \$509  = \$501  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$505  : { 1'h0, \$508 [16:0] };
  assign \$510  = $signed(i__payload[285:260]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$511  = \$510  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$513  = $signed(\$512 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$515  = $signed(\$514 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$516  = \$513  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$515 ;
  assign \$518  = $signed(\$517 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$520  = \$516  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$518  : { \$519 [25], \$519  };
  assign \$521  = $signed(\$520 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$523  = $signed(\$522 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$525  = $signed(\$524 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$526  = \$523  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$525 ;
  assign \$528  = $signed(\$527 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$530  = \$526  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$528  : { \$529 [25], \$529  };
  assign \$532  = $signed(\$531 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$534  = $signed(\$533 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$535  = \$532  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$534 ;
  assign \$537  = $signed(\$536 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$539  = \$535  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$537  : { \$538 [25], \$538  };
  assign \$540  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$539 );
  assign \$541  = \$521  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$530 [26], \$530  } : \$540 ;
  assign \$543  = $signed(\$542 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$545  = $signed(\$544 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$546  = \$543  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$545 ;
  assign \$547  = $signed(i__payload[285:260]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _40_, _41_, _42_;
  assign _40_ = $signed(\$547 );
  assign _41_ = $signed(15'h2000);
  assign _42_ = (\$547 [42] == 1'h0) || \$547  == 0 ? _40_ : $signed(_40_ - (1'h0 ? _41_ + 1 : _41_ - 1));
  assign \$1307  = $signed(_42_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_41_);
  wire [42:0] _43_ = $signed(\$548 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1312  = (\$548 [42] == 1'h0) || _43_ == 0 ? $signed(_43_) : $signed(18'h186a0) + $signed(_43_);
  assign \$550  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$549 [16:0];
  assign \$551  = $signed(i__payload[285:260]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _44_, _45_, _46_;
  assign _44_ = $signed(\$551 );
  assign _45_ = $signed(15'h2000);
  assign _46_ = (\$551 [42] == 1'h0) || \$551  == 0 ? _44_ : $signed(_44_ - (1'h0 ? _45_ + 1 : _45_ - 1));
  assign \$1319  = $signed(_46_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_45_);
  wire [42:0] _47_ = $signed(\$552 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$1324  = (\$552 [42] == 1'h0) || _47_ == 0 ? $signed(_47_) : $signed(18'h186a0) + $signed(_47_);
  assign \$554  = \$546  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$550  : { 1'h0, \$553 [16:0] };
  assign \$555  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$556  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$557  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$558  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$559  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$560  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$561  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$562  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$563  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$564  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$565  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$566  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$567  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$568  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$569  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$570  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$571  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$572  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$573  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$574  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$575  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$576  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$577  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$578  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$579  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$580  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$581  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$582  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$583  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$584  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$585  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$586  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$587  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$588  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$589  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$590  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$591  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$592  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$593  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$594  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  assign \$595  = $signed(cum_result) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(\$1 [38:13]);
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:57" *)
  always @(posedge clk)
    i_data <= \$596 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:58" *)
  always @(posedge clk)
    o_data <= \$597 ;
  (* src = "/usr/lib/python3.14/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$598 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/gpu/vertex_transform/cores.py:64" *)
  always @(posedge clk)
    cum_result <= \$599 ;
  assign \$1  = $signed(mul_a) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(mul_b);
  assign \$2  = ! (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$3  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$4  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$5  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$6  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$7  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h5;
  assign \$8  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h6;
  assign \$9  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h7;
  assign \$10  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h8;
  assign \$11  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'h9;
  assign \$12  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'ha;
  assign \$13  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hb;
  assign \$14  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hc;
  assign \$15  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hd;
  assign \$16  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'he;
  assign \$17  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 4'hf;
  assign \$18  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h10;
  assign \$19  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h11;
  assign \$20  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h12;
  assign \$21  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h13;
  assign \$22  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h14;
  assign \$23  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h15;
  assign \$24  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h16;
  assign \$25  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h17;
  assign \$26  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h18;
  assign \$27  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h19;
  assign \$28  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h1a;
  assign \$29  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h1b;
  assign \$30  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h1c;
  assign \$31  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h1d;
  assign \$32  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h1e;
  assign \$33  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 5'h1f;
  assign \$34  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h20;
  assign \$35  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h21;
  assign \$36  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h22;
  assign \$37  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h23;
  assign \$38  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h24;
  assign \$39  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h25;
  assign \$40  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h26;
  assign \$41  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h27;
  assign \$42  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h28;
  assign \$43  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h29;
  assign \$44  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h2a;
  assign \$45  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h2b;
  assign \$46  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h2c;
  assign \$47  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h2d;
  assign \$48  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h2e;
  assign \$49  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h2f;
  assign \$50  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h30;
  assign \$51  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h31;
  assign \$52  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h32;
  assign \$53  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h33;
  assign \$54  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h34;
  assign \$55  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h35;
  assign \$56  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h36;
  assign \$57  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h37;
  assign \$58  = fsm_state == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_dsl.py:486" *) 6'h38;
  assign \$60  = $signed(i__payload[25:0]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$61  = \$60  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$63  = $signed(\$62 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$65  = $signed(\$64 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$66  = \$63  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$65 ;
  assign \$68  = $signed(\$67 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$70  = \$66  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$68  : { \$69 [25], \$69  };
  assign \$71  = $signed(\$70 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$73  = $signed(\$72 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$75  = $signed(\$74 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$76  = \$73  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$75 ;
  assign \$78  = $signed(\$77 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$80  = \$76  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$78  : { \$79 [25], \$79  };
  assign \$82  = $signed(\$81 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$84  = $signed(\$83 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$85  = \$82  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$84 ;
  assign \$87  = $signed(\$86 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$89  = \$85  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$87  : { \$88 [25], \$88  };
  assign \$90  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$89 );
  assign \$91  = \$71  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$80 [26], \$80  } : \$90 ;
  assign \$93  = $signed(\$92 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$95  = $signed(\$94 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$96  = \$93  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$95 ;
  assign \$97  = $signed(i__payload[25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _48_, _49_, _50_;
  assign _48_ = $signed(\$97 );
  assign _49_ = $signed(15'h2000);
  assign _50_ = (\$97 [42] == 1'h0) || \$97  == 0 ? _48_ : $signed(_48_ - (1'h0 ? _49_ + 1 : _49_ - 1));
  assign \$697  = $signed(_50_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_49_);
  wire [42:0] _51_ = $signed(\$98 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$702  = (\$98 [42] == 1'h0) || _51_ == 0 ? $signed(_51_) : $signed(18'h186a0) + $signed(_51_);
  assign \$100  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$99 [16:0];
  assign \$101  = $signed(i__payload[25:0]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _52_, _53_, _54_;
  assign _52_ = $signed(\$101 );
  assign _53_ = $signed(15'h2000);
  assign _54_ = (\$101 [42] == 1'h0) || \$101  == 0 ? _52_ : $signed(_52_ - (1'h0 ? _53_ + 1 : _53_ - 1));
  assign \$709  = $signed(_54_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_53_);
  wire [42:0] _55_ = $signed(\$102 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$714  = (\$102 [42] == 1'h0) || _55_ == 0 ? $signed(_55_) : $signed(18'h186a0) + $signed(_55_);
  assign \$104  = \$96  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$100  : { 1'h0, \$103 [16:0] };
  assign \$105  = $signed(i__payload[51:26]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$106  = \$105  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$108  = $signed(\$107 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$110  = $signed(\$109 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$111  = \$108  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$110 ;
  assign \$113  = $signed(\$112 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$115  = \$111  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$113  : { \$114 [25], \$114  };
  assign \$116  = $signed(\$115 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$118  = $signed(\$117 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$120  = $signed(\$119 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$121  = \$118  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$120 ;
  assign \$123  = $signed(\$122 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$125  = \$121  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$123  : { \$124 [25], \$124  };
  assign \$127  = $signed(\$126 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$129  = $signed(\$128 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$130  = \$127  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$129 ;
  assign \$132  = $signed(\$131 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$134  = \$130  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$132  : { \$133 [25], \$133  };
  assign \$135  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$134 );
  assign \$136  = \$116  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$125 [26], \$125  } : \$135 ;
  assign \$138  = $signed(\$137 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$140  = $signed(\$139 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$141  = \$138  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$140 ;
  assign \$142  = $signed(i__payload[51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _56_, _57_, _58_;
  assign _56_ = $signed(\$142 );
  assign _57_ = $signed(15'h2000);
  assign _58_ = (\$142 [42] == 1'h0) || \$142  == 0 ? _56_ : $signed(_56_ - (1'h0 ? _57_ + 1 : _57_ - 1));
  assign \$758  = $signed(_58_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_57_);
  wire [42:0] _59_ = $signed(\$143 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$763  = (\$143 [42] == 1'h0) || _59_ == 0 ? $signed(_59_) : $signed(18'h186a0) + $signed(_59_);
  assign \$145  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$144 [16:0];
  assign \$146  = $signed(i__payload[51:26]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _60_, _61_, _62_;
  assign _60_ = $signed(\$146 );
  assign _61_ = $signed(15'h2000);
  assign _62_ = (\$146 [42] == 1'h0) || \$146  == 0 ? _60_ : $signed(_60_ - (1'h0 ? _61_ + 1 : _61_ - 1));
  assign \$770  = $signed(_62_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_61_);
  wire [42:0] _63_ = $signed(\$147 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$775  = (\$147 [42] == 1'h0) || _63_ == 0 ? $signed(_63_) : $signed(18'h186a0) + $signed(_63_);
  assign \$149  = \$141  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$145  : { 1'h0, \$148 [16:0] };
  assign \$150  = $signed(i__payload[77:52]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$151  = \$150  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$153  = $signed(\$152 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$155  = $signed(\$154 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$156  = \$153  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$155 ;
  assign \$158  = $signed(\$157 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$160  = \$156  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$158  : { \$159 [25], \$159  };
  assign \$161  = $signed(\$160 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$163  = $signed(\$162 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$165  = $signed(\$164 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$166  = \$163  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$165 ;
  assign \$168  = $signed(\$167 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$170  = \$166  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$168  : { \$169 [25], \$169  };
  assign \$172  = $signed(\$171 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$174  = $signed(\$173 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$175  = \$172  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$174 ;
  assign \$177  = $signed(\$176 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$179  = \$175  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$177  : { \$178 [25], \$178  };
  assign \$180  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$179 );
  assign \$181  = \$161  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$170 [26], \$170  } : \$180 ;
  assign \$183  = $signed(\$182 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$185  = $signed(\$184 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$186  = \$183  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$185 ;
  assign \$187  = $signed(i__payload[77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _64_, _65_, _66_;
  assign _64_ = $signed(\$187 );
  assign _65_ = $signed(15'h2000);
  assign _66_ = (\$187 [42] == 1'h0) || \$187  == 0 ? _64_ : $signed(_64_ - (1'h0 ? _65_ + 1 : _65_ - 1));
  assign \$819  = $signed(_66_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_65_);
  wire [42:0] _67_ = $signed(\$188 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$824  = (\$188 [42] == 1'h0) || _67_ == 0 ? $signed(_67_) : $signed(18'h186a0) + $signed(_67_);
  assign \$190  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$189 [16:0];
  assign \$191  = $signed(i__payload[77:52]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _68_, _69_, _70_;
  assign _68_ = $signed(\$191 );
  assign _69_ = $signed(15'h2000);
  assign _70_ = (\$191 [42] == 1'h0) || \$191  == 0 ? _68_ : $signed(_68_ - (1'h0 ? _69_ + 1 : _69_ - 1));
  assign \$831  = $signed(_70_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_69_);
  wire [42:0] _71_ = $signed(\$192 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$836  = (\$192 [42] == 1'h0) || _71_ == 0 ? $signed(_71_) : $signed(18'h186a0) + $signed(_71_);
  assign \$194  = \$186  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$190  : { 1'h0, \$193 [16:0] };
  assign \$195  = $signed(i__payload[103:78]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$196  = \$195  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$198  = $signed(\$197 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$200  = $signed(\$199 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$201  = \$198  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$200 ;
  assign \$203  = $signed(\$202 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$205  = \$201  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$203  : { \$204 [25], \$204  };
  assign \$206  = $signed(\$205 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$208  = $signed(\$207 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$210  = $signed(\$209 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$211  = \$208  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$210 ;
  assign \$213  = $signed(\$212 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$215  = \$211  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$213  : { \$214 [25], \$214  };
  assign \$217  = $signed(\$216 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$219  = $signed(\$218 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$220  = \$217  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$219 ;
  assign \$222  = $signed(\$221 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$224  = \$220  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$222  : { \$223 [25], \$223  };
  assign \$225  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$224 );
  assign \$226  = \$206  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$215 [26], \$215  } : \$225 ;
  assign \$228  = $signed(\$227 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$230  = $signed(\$229 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$231  = \$228  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$230 ;
  assign \$232  = $signed(i__payload[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _72_, _73_, _74_;
  assign _72_ = $signed(\$232 );
  assign _73_ = $signed(15'h2000);
  assign _74_ = (\$232 [42] == 1'h0) || \$232  == 0 ? _72_ : $signed(_72_ - (1'h0 ? _73_ + 1 : _73_ - 1));
  assign \$880  = $signed(_74_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_73_);
  wire [42:0] _75_ = $signed(\$233 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$885  = (\$233 [42] == 1'h0) || _75_ == 0 ? $signed(_75_) : $signed(18'h186a0) + $signed(_75_);
  assign \$235  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$234 [16:0];
  assign \$236  = $signed(i__payload[103:78]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _76_, _77_, _78_;
  assign _76_ = $signed(\$236 );
  assign _77_ = $signed(15'h2000);
  assign _78_ = (\$236 [42] == 1'h0) || \$236  == 0 ? _76_ : $signed(_76_ - (1'h0 ? _77_ + 1 : _77_ - 1));
  assign \$892  = $signed(_78_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_77_);
  wire [42:0] _79_ = $signed(\$237 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$897  = (\$237 [42] == 1'h0) || _79_ == 0 ? $signed(_79_) : $signed(18'h186a0) + $signed(_79_);
  assign \$239  = \$231  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$235  : { 1'h0, \$238 [16:0] };
  assign \$240  = $signed(i__payload[129:104]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$241  = \$240  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$243  = $signed(\$242 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$245  = $signed(\$244 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$246  = \$243  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$245 ;
  assign \$248  = $signed(\$247 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$250  = \$246  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$248  : { \$249 [25], \$249  };
  assign \$251  = $signed(\$250 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$253  = $signed(\$252 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$255  = $signed(\$254 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$256  = \$253  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$255 ;
  assign \$258  = $signed(\$257 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$260  = \$256  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$258  : { \$259 [25], \$259  };
  assign \$262  = $signed(\$261 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$264  = $signed(\$263 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$265  = \$262  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$264 ;
  assign \$267  = $signed(\$266 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$269  = \$265  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$267  : { \$268 [25], \$268  };
  assign \$270  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$269 );
  assign \$271  = \$251  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$260 [26], \$260  } : \$270 ;
  assign \$273  = $signed(\$272 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$275  = $signed(\$274 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$276  = \$273  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$275 ;
  assign \$277  = $signed(i__payload[129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _80_, _81_, _82_;
  assign _80_ = $signed(\$277 );
  assign _81_ = $signed(15'h2000);
  assign _82_ = (\$277 [42] == 1'h0) || \$277  == 0 ? _80_ : $signed(_80_ - (1'h0 ? _81_ + 1 : _81_ - 1));
  assign \$941  = $signed(_82_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_81_);
  wire [42:0] _83_ = $signed(\$278 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$946  = (\$278 [42] == 1'h0) || _83_ == 0 ? $signed(_83_) : $signed(18'h186a0) + $signed(_83_);
  assign \$280  = 17'h186a0 - (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$279 [16:0];
  assign \$281  = $signed(i__payload[129:104]) * (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  wire [43:0] _84_, _85_, _86_;
  assign _84_ = $signed(\$281 );
  assign _85_ = $signed(15'h2000);
  assign _86_ = (\$281 [42] == 1'h0) || \$281  == 0 ? _84_ : $signed(_84_ - (1'h0 ? _85_ + 1 : _85_ - 1));
  assign \$953  = $signed(_86_) / (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(_85_);
  wire [42:0] _87_ = $signed(\$282 ) % (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:113" *) $signed(18'h186a0);
  assign \$958  = (\$282 [42] == 1'h0) || _87_ == 0 ? $signed(_87_) : $signed(18'h186a0) + $signed(_87_);
  assign \$284  = \$276  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) \$280  : { 1'h0, \$283 [16:0] };
  assign \$285  = $signed(i__payload[155:130]) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:289" *) $signed(1'h0);
  assign \$286  = \$285  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:118" *) 16'h002d : 16'h0000;
  assign \$288  = $signed(\$287 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$290  = $signed(\$289 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$291  = \$288  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$290 ;
  assign \$293  = $signed(\$292 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$295  = \$291  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$293  : { \$294 [25], \$294  };
  assign \$296  = $signed(\$295 ) >= (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(1'h0);
  assign \$298  = $signed(\$297 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$300  = $signed(\$299 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$301  = \$298  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$300 ;
  assign \$303  = $signed(\$302 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$305  = \$301  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$303  : { \$304 [25], \$304  };
  assign \$307  = $signed(\$306 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$309  = $signed(\$308 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(1'h0);
  assign \$310  = \$307  & (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$309 ;
  assign \$312  = $signed(\$311 ) + (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) $signed(2'h1);
  assign \$314  = \$310  ? (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:115" *) \$312  : { \$313 [25], \$313  };
  assign \$315  = - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) $signed(\$314 );
  assign \$316  = \$296  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ast.py:869" *) { \$305 [26], \$305  } : \$315 ;
  assign \$318  = $signed(\$317 ) < (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  assign \$320  = $signed(\$319 ) > (* src = "/home/kuba/Desktop/FPGA/praca/gpu/utils/fixed.py:116" *) $signed(1'h0);
  always @(posedge clk) begin
    if (\$59 ) begin
      $write("VertexTransform vtx in:  {position=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], normal=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d], texcoords=[], color=[%-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d, %-s%0d.%05d]}\n", $unsigned({ \$61 [7:0], \$61 [15:8] }), $unsigned(\$91 [26:0]), $signed(\$104 ), $unsigned({ \$106 [7:0], \$106 [15:8] }), $unsigned(\$136 [26:0]), $signed(\$149 ), $unsigned({ \$151 [7:0], \$151 [15:8] }), $unsigned(\$181 [26:0]), $signed(\$194 ), $unsigned({ \$196 [7:0], \$196 [15:8] }), $unsigned(\$226 [26:0]), $signed(\$239 ), $unsigned({ \$241 [7:0], \$241 [15:8] }), $unsigned(\$271 [26:0]), $signed(\$284 ), $unsigned({ \$286 [7:0], \$286 [15:8] }), $unsigned(\$316 [26:0]), $signed(\$329 ), $unsigned({ \$331 [7:0], \$331 [15:8] }), $unsigned(\$361 [26:0]), $signed(\$374 ), $unsigned({ \$376 [7:0], \$376 [15:8] }), $unsigned(\$406 [26:0]), $signed(\$419 ), $unsigned({ \$421 [7:0], \$421 [15:8] }), $unsigned(\$451 [26:0]), $signed(\$464 ), $unsigned({ \$466 [7:0], \$466 [15:8] }), $unsigned(\$496 [26:0]), $signed(\$509 ), $unsigned({ \$511 [7:0], \$511 [15:8] }), $unsigned(\$541 [26:0]), $signed(\$554 ));
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    ready = 1'h0;
    casez (fsm_state)
      6'h00:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    i__ready = 1'h0;
    casez (fsm_state)
      6'h00:
          if (i__valid) begin
            i__ready = 1'h1;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    mul_a = 26'h0000000;
    casez (fsm_state)
      6'h00:
          /* empty */;
      6'h01:
          /* empty */;
      6'h02:
          mul_a = i_data[25:0];
      6'h04:
          mul_a = i_data[51:26];
      6'h05:
          mul_a = i_data[77:52];
      6'h06:
          mul_a = i_data[103:78];
      6'h07:
          /* empty */;
      6'h08:
          mul_a = i_data[25:0];
      6'h09:
          mul_a = i_data[51:26];
      6'h0a:
          mul_a = i_data[77:52];
      6'h0b:
          mul_a = i_data[103:78];
      6'h0c:
          /* empty */;
      6'h0d:
          mul_a = i_data[25:0];
      6'h0e:
          mul_a = i_data[51:26];
      6'h0f:
          mul_a = i_data[77:52];
      6'h10:
          mul_a = i_data[103:78];
      6'h11:
          /* empty */;
      6'h12:
          mul_a = i_data[25:0];
      6'h13:
          mul_a = i_data[51:26];
      6'h14:
          mul_a = i_data[77:52];
      6'h15:
          mul_a = i_data[103:78];
      6'h16:
          /* empty */;
      6'h03:
          /* empty */;
      6'h17:
          mul_a = o_data[25:0];
      6'h19:
          mul_a = o_data[51:26];
      6'h1a:
          mul_a = o_data[77:52];
      6'h1b:
          mul_a = o_data[103:78];
      6'h1c:
          /* empty */;
      6'h1d:
          mul_a = o_data[25:0];
      6'h1e:
          mul_a = o_data[51:26];
      6'h1f:
          mul_a = o_data[77:52];
      6'h20:
          mul_a = o_data[103:78];
      6'h21:
          /* empty */;
      6'h22:
          mul_a = o_data[25:0];
      6'h23:
          mul_a = o_data[51:26];
      6'h24:
          mul_a = o_data[77:52];
      6'h25:
          mul_a = o_data[103:78];
      6'h26:
          /* empty */;
      6'h27:
          mul_a = o_data[25:0];
      6'h28:
          mul_a = o_data[51:26];
      6'h29:
          mul_a = o_data[77:52];
      6'h2a:
          mul_a = o_data[103:78];
      6'h2b:
          /* empty */;
      6'h18:
          /* empty */;
      6'h2c:
          mul_a = i_data[129:104];
      6'h2e:
          mul_a = i_data[155:130];
      6'h2f:
          mul_a = i_data[181:156];
      6'h30:
          /* empty */;
      6'h31:
          mul_a = i_data[129:104];
      6'h32:
          mul_a = i_data[155:130];
      6'h33:
          mul_a = i_data[181:156];
      6'h34:
          /* empty */;
      6'h35:
          mul_a = i_data[129:104];
      6'h36:
          mul_a = i_data[155:130];
      6'h37:
          mul_a = i_data[181:156];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    mul_b = 26'h0000000;
    casez (fsm_state)
      6'h00:
          /* empty */;
      6'h01:
          /* empty */;
      6'h02:
          mul_b = position_mv[28:3];
      6'h04:
          mul_b = position_mv[60:35];
      6'h05:
          mul_b = position_mv[92:67];
      6'h06:
          mul_b = position_mv[124:99];
      6'h07:
          /* empty */;
      6'h08:
          mul_b = position_mv[156:131];
      6'h09:
          mul_b = position_mv[188:163];
      6'h0a:
          mul_b = position_mv[220:195];
      6'h0b:
          mul_b = position_mv[252:227];
      6'h0c:
          /* empty */;
      6'h0d:
          mul_b = position_mv[284:259];
      6'h0e:
          mul_b = position_mv[316:291];
      6'h0f:
          mul_b = position_mv[348:323];
      6'h10:
          mul_b = position_mv[380:355];
      6'h11:
          /* empty */;
      6'h12:
          mul_b = position_mv[412:387];
      6'h13:
          mul_b = position_mv[444:419];
      6'h14:
          mul_b = position_mv[476:451];
      6'h15:
          mul_b = position_mv[508:483];
      6'h16:
          /* empty */;
      6'h03:
          /* empty */;
      6'h17:
          mul_b = position_p[28:3];
      6'h19:
          mul_b = position_p[60:35];
      6'h1a:
          mul_b = position_p[92:67];
      6'h1b:
          mul_b = position_p[124:99];
      6'h1c:
          /* empty */;
      6'h1d:
          mul_b = position_p[156:131];
      6'h1e:
          mul_b = position_p[188:163];
      6'h1f:
          mul_b = position_p[220:195];
      6'h20:
          mul_b = position_p[252:227];
      6'h21:
          /* empty */;
      6'h22:
          mul_b = position_p[284:259];
      6'h23:
          mul_b = position_p[316:291];
      6'h24:
          mul_b = position_p[348:323];
      6'h25:
          mul_b = position_p[380:355];
      6'h26:
          /* empty */;
      6'h27:
          mul_b = position_p[412:387];
      6'h28:
          mul_b = position_p[444:419];
      6'h29:
          mul_b = position_p[476:451];
      6'h2a:
          mul_b = position_p[508:483];
      6'h2b:
          /* empty */;
      6'h18:
          /* empty */;
      6'h2c:
          mul_b = normal_mv_inv_t[28:3];
      6'h2e:
          mul_b = normal_mv_inv_t[60:35];
      6'h2f:
          mul_b = normal_mv_inv_t[92:67];
      6'h30:
          /* empty */;
      6'h31:
          mul_b = normal_mv_inv_t[124:99];
      6'h32:
          mul_b = normal_mv_inv_t[156:131];
      6'h33:
          mul_b = normal_mv_inv_t[188:163];
      6'h34:
          /* empty */;
      6'h35:
          mul_b = normal_mv_inv_t[220:195];
      6'h36:
          mul_b = normal_mv_inv_t[252:227];
      6'h37:
          mul_b = normal_mv_inv_t[284:259];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    o__payload = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    casez (fsm_state)
      6'h00:
          /* empty */;
      6'h01:
          /* empty */;
      6'h02:
          /* empty */;
      6'h04:
          /* empty */;
      6'h05:
          /* empty */;
      6'h06:
          /* empty */;
      6'h07:
          /* empty */;
      6'h08:
          /* empty */;
      6'h09:
          /* empty */;
      6'h0a:
          /* empty */;
      6'h0b:
          /* empty */;
      6'h0c:
          /* empty */;
      6'h0d:
          /* empty */;
      6'h0e:
          /* empty */;
      6'h0f:
          /* empty */;
      6'h10:
          /* empty */;
      6'h11:
          /* empty */;
      6'h12:
          /* empty */;
      6'h13:
          /* empty */;
      6'h14:
          /* empty */;
      6'h15:
          /* empty */;
      6'h16:
          /* empty */;
      6'h03:
          /* empty */;
      6'h17:
          /* empty */;
      6'h19:
          /* empty */;
      6'h1a:
          /* empty */;
      6'h1b:
          /* empty */;
      6'h1c:
          /* empty */;
      6'h1d:
          /* empty */;
      6'h1e:
          /* empty */;
      6'h1f:
          /* empty */;
      6'h20:
          /* empty */;
      6'h21:
          /* empty */;
      6'h22:
          /* empty */;
      6'h23:
          /* empty */;
      6'h24:
          /* empty */;
      6'h25:
          /* empty */;
      6'h26:
          /* empty */;
      6'h27:
          /* empty */;
      6'h28:
          /* empty */;
      6'h29:
          /* empty */;
      6'h2a:
          /* empty */;
      6'h2b:
          /* empty */;
      6'h18:
          /* empty */;
      6'h2c:
          /* empty */;
      6'h2e:
          /* empty */;
      6'h2f:
          /* empty */;
      6'h30:
          /* empty */;
      6'h31:
          /* empty */;
      6'h32:
          /* empty */;
      6'h33:
          /* empty */;
      6'h34:
          /* empty */;
      6'h35:
          /* empty */;
      6'h36:
          /* empty */;
      6'h37:
          /* empty */;
      6'h38:
          /* empty */;
      6'h2d:
          o__payload = o_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    o__valid = 1'h0;
    casez (fsm_state)
      6'h00:
          /* empty */;
      6'h01:
          /* empty */;
      6'h02:
          /* empty */;
      6'h04:
          /* empty */;
      6'h05:
          /* empty */;
      6'h06:
          /* empty */;
      6'h07:
          /* empty */;
      6'h08:
          /* empty */;
      6'h09:
          /* empty */;
      6'h0a:
          /* empty */;
      6'h0b:
          /* empty */;
      6'h0c:
          /* empty */;
      6'h0d:
          /* empty */;
      6'h0e:
          /* empty */;
      6'h0f:
          /* empty */;
      6'h10:
          /* empty */;
      6'h11:
          /* empty */;
      6'h12:
          /* empty */;
      6'h13:
          /* empty */;
      6'h14:
          /* empty */;
      6'h15:
          /* empty */;
      6'h16:
          /* empty */;
      6'h03:
          /* empty */;
      6'h17:
          /* empty */;
      6'h19:
          /* empty */;
      6'h1a:
          /* empty */;
      6'h1b:
          /* empty */;
      6'h1c:
          /* empty */;
      6'h1d:
          /* empty */;
      6'h1e:
          /* empty */;
      6'h1f:
          /* empty */;
      6'h20:
          /* empty */;
      6'h21:
          /* empty */;
      6'h22:
          /* empty */;
      6'h23:
          /* empty */;
      6'h24:
          /* empty */;
      6'h25:
          /* empty */;
      6'h26:
          /* empty */;
      6'h27:
          /* empty */;
      6'h28:
          /* empty */;
      6'h29:
          /* empty */;
      6'h2a:
          /* empty */;
      6'h2b:
          /* empty */;
      6'h18:
          /* empty */;
      6'h2c:
          /* empty */;
      6'h2e:
          /* empty */;
      6'h2f:
          /* empty */;
      6'h30:
          /* empty */;
      6'h31:
          /* empty */;
      6'h32:
          /* empty */;
      6'h33:
          /* empty */;
      6'h34:
          /* empty */;
      6'h35:
          /* empty */;
      6'h36:
          /* empty */;
      6'h37:
          /* empty */;
      6'h38:
          /* empty */;
      6'h2d:
          o__valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    \$596  = i_data;
    casez (fsm_state)
      6'h00:
          if (i__valid) begin
            \$596  = i__payload;
          end
    endcase
    if (rst) begin
      \$596  = 286'h000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    \$597  = o_data;
    casez (fsm_state)
      6'h00:
          if (i__valid) begin
            \$597 [285:208] = i__payload[181:104];
            \$597 [389:286] = i__payload[285:182];
          end
      6'h01:
          /* empty */;
      6'h02:
          /* empty */;
      6'h04:
          /* empty */;
      6'h05:
          /* empty */;
      6'h06:
          /* empty */;
      6'h07:
          \$597 [25:0] = cum_result;
      6'h08:
          /* empty */;
      6'h09:
          /* empty */;
      6'h0a:
          /* empty */;
      6'h0b:
          /* empty */;
      6'h0c:
          \$597 [51:26] = cum_result;
      6'h0d:
          /* empty */;
      6'h0e:
          /* empty */;
      6'h0f:
          /* empty */;
      6'h10:
          /* empty */;
      6'h11:
          \$597 [77:52] = cum_result;
      6'h12:
          /* empty */;
      6'h13:
          /* empty */;
      6'h14:
          /* empty */;
      6'h15:
          /* empty */;
      6'h16:
          \$597 [103:78] = cum_result;
      6'h03:
          /* empty */;
      6'h17:
          /* empty */;
      6'h19:
          /* empty */;
      6'h1a:
          /* empty */;
      6'h1b:
          /* empty */;
      6'h1c:
          \$597 [129:104] = cum_result;
      6'h1d:
          /* empty */;
      6'h1e:
          /* empty */;
      6'h1f:
          /* empty */;
      6'h20:
          /* empty */;
      6'h21:
          \$597 [155:130] = cum_result;
      6'h22:
          /* empty */;
      6'h23:
          /* empty */;
      6'h24:
          /* empty */;
      6'h25:
          /* empty */;
      6'h26:
          \$597 [181:156] = cum_result;
      6'h27:
          /* empty */;
      6'h28:
          /* empty */;
      6'h29:
          /* empty */;
      6'h2a:
          /* empty */;
      6'h2b:
          \$597 [207:182] = cum_result;
      6'h18:
          (* full_case = 32'd1 *)
          if (enabled) begin
          end else begin
            \$597 [233:208] = 26'h0000000;
            \$597 [259:234] = 26'h0000000;
            \$597 [285:260] = 26'h0000000;
          end
      6'h2c:
          /* empty */;
      6'h2e:
          /* empty */;
      6'h2f:
          /* empty */;
      6'h30:
          \$597 [233:208] = cum_result;
      6'h31:
          /* empty */;
      6'h32:
          /* empty */;
      6'h33:
          /* empty */;
      6'h34:
          \$597 [259:234] = cum_result;
      6'h35:
          /* empty */;
      6'h36:
          /* empty */;
      6'h37:
          /* empty */;
      6'h38:
          \$597 [285:260] = cum_result;
    endcase
    if (rst) begin
      \$597  = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    \$598  = fsm_state;
    casez (fsm_state)
      6'h00:
          if (i__valid) begin
            \$598  = 6'h01;
          end
      6'h01:
          \$598  = 6'h02;
      6'h02:
          \$598  = 6'h04;
      6'h04:
          \$598  = 6'h05;
      6'h05:
          \$598  = 6'h06;
      6'h06:
          \$598  = 6'h07;
      6'h07:
          \$598  = 6'h08;
      6'h08:
          \$598  = 6'h09;
      6'h09:
          \$598  = 6'h0a;
      6'h0a:
          \$598  = 6'h0b;
      6'h0b:
          \$598  = 6'h0c;
      6'h0c:
          \$598  = 6'h0d;
      6'h0d:
          \$598  = 6'h0e;
      6'h0e:
          \$598  = 6'h0f;
      6'h0f:
          \$598  = 6'h10;
      6'h10:
          \$598  = 6'h11;
      6'h11:
          \$598  = 6'h12;
      6'h12:
          \$598  = 6'h13;
      6'h13:
          \$598  = 6'h14;
      6'h14:
          \$598  = 6'h15;
      6'h15:
          \$598  = 6'h16;
      6'h16:
          \$598  = 6'h03;
      6'h03:
          \$598  = 6'h17;
      6'h17:
          \$598  = 6'h19;
      6'h19:
          \$598  = 6'h1a;
      6'h1a:
          \$598  = 6'h1b;
      6'h1b:
          \$598  = 6'h1c;
      6'h1c:
          \$598  = 6'h1d;
      6'h1d:
          \$598  = 6'h1e;
      6'h1e:
          \$598  = 6'h1f;
      6'h1f:
          \$598  = 6'h20;
      6'h20:
          \$598  = 6'h21;
      6'h21:
          \$598  = 6'h22;
      6'h22:
          \$598  = 6'h23;
      6'h23:
          \$598  = 6'h24;
      6'h24:
          \$598  = 6'h25;
      6'h25:
          \$598  = 6'h26;
      6'h26:
          \$598  = 6'h27;
      6'h27:
          \$598  = 6'h28;
      6'h28:
          \$598  = 6'h29;
      6'h29:
          \$598  = 6'h2a;
      6'h2a:
          \$598  = 6'h2b;
      6'h2b:
          \$598  = 6'h18;
      6'h18:
          (* full_case = 32'd1 *)
          if (enabled) begin
            \$598  = 6'h2c;
          end else begin
            \$598  = 6'h2d;
          end
      6'h2c:
          \$598  = 6'h2e;
      6'h2e:
          \$598  = 6'h2f;
      6'h2f:
          \$598  = 6'h30;
      6'h30:
          \$598  = 6'h31;
      6'h31:
          \$598  = 6'h32;
      6'h32:
          \$598  = 6'h33;
      6'h33:
          \$598  = 6'h34;
      6'h34:
          \$598  = 6'h35;
      6'h35:
          \$598  = 6'h36;
      6'h36:
          \$598  = 6'h37;
      6'h37:
          \$598  = 6'h38;
      6'h38:
          \$598  = 6'h2d;
      6'h2d:
          if (o__ready) begin
            \$598  = 6'h00;
          end
    endcase
    if (rst) begin
      \$598  = 6'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    \$599  = cum_result;
    casez (fsm_state)
      6'h00:
          /* empty */;
      6'h01:
          \$599  = 26'h0000000;
      6'h02:
          \$599  = \$555 [25:0];
      6'h04:
          \$599  = \$556 [25:0];
      6'h05:
          \$599  = \$557 [25:0];
      6'h06:
          \$599  = \$558 [25:0];
      6'h07:
          \$599  = 26'h0000000;
      6'h08:
          \$599  = \$559 [25:0];
      6'h09:
          \$599  = \$560 [25:0];
      6'h0a:
          \$599  = \$561 [25:0];
      6'h0b:
          \$599  = \$562 [25:0];
      6'h0c:
          \$599  = 26'h0000000;
      6'h0d:
          \$599  = \$563 [25:0];
      6'h0e:
          \$599  = \$564 [25:0];
      6'h0f:
          \$599  = \$565 [25:0];
      6'h10:
          \$599  = \$566 [25:0];
      6'h11:
          \$599  = 26'h0000000;
      6'h12:
          \$599  = \$567 [25:0];
      6'h13:
          \$599  = \$568 [25:0];
      6'h14:
          \$599  = \$569 [25:0];
      6'h15:
          \$599  = \$570 [25:0];
      6'h16:
          \$599  = 26'h0000000;
      6'h03:
          \$599  = 26'h0000000;
      6'h17:
          \$599  = \$571 [25:0];
      6'h19:
          \$599  = \$572 [25:0];
      6'h1a:
          \$599  = \$573 [25:0];
      6'h1b:
          \$599  = \$574 [25:0];
      6'h1c:
          \$599  = 26'h0000000;
      6'h1d:
          \$599  = \$575 [25:0];
      6'h1e:
          \$599  = \$576 [25:0];
      6'h1f:
          \$599  = \$577 [25:0];
      6'h20:
          \$599  = \$578 [25:0];
      6'h21:
          \$599  = 26'h0000000;
      6'h22:
          \$599  = \$579 [25:0];
      6'h23:
          \$599  = \$580 [25:0];
      6'h24:
          \$599  = \$581 [25:0];
      6'h25:
          \$599  = \$582 [25:0];
      6'h26:
          \$599  = 26'h0000000;
      6'h27:
          \$599  = \$583 [25:0];
      6'h28:
          \$599  = \$584 [25:0];
      6'h29:
          \$599  = \$585 [25:0];
      6'h2a:
          \$599  = \$586 [25:0];
      6'h2b:
          \$599  = 26'h0000000;
      6'h18:
          \$599  = 26'h0000000;
      6'h2c:
          \$599  = \$587 [25:0];
      6'h2e:
          \$599  = \$588 [25:0];
      6'h2f:
          \$599  = \$589 [25:0];
      6'h30:
          \$599  = 26'h0000000;
      6'h31:
          \$599  = \$590 [25:0];
      6'h32:
          \$599  = \$591 [25:0];
      6'h33:
          \$599  = \$592 [25:0];
      6'h34:
          \$599  = 26'h0000000;
      6'h35:
          \$599  = \$593 [25:0];
      6'h36:
          \$599  = \$594 [25:0];
      6'h37:
          \$599  = \$595 [25:0];
      6'h38:
          \$599  = 26'h0000000;
    endcase
    if (rst) begin
      \$599  = 26'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$105 ) begin end
    \$59  = 1'h0;
    casez (fsm_state)
      6'h00:
          if (i__valid) begin
            \$59  = 1'h1;
          end
    endcase
  end
  assign mul_result = \$1 [38:13];
  assign \i_data.position  = i_data[103:0];
  assign \i_data.normal  = i_data[181:104];
  assign \i_data.color  = i_data[285:182];
  assign \o_data.position_view  = o_data[103:0];
  assign \o_data.position_proj  = o_data[207:104];
  assign \o_data.normal_view  = o_data[285:208];
  assign \o_data.color  = o_data[389:286];
  assign \o__payload.position_view  = o__payload[103:0];
  assign \o__payload.position_proj  = o__payload[207:104];
  assign \o__payload.normal_view  = o__payload[285:208];
  assign \o__payload.color  = o__payload[389:286];
  assign \i__payload.position  = i__payload[103:0];
  assign \i__payload.normal  = i__payload[181:104];
  assign \i__payload.color  = i__payload[285:182];
  assign \enabled.normal  = enabled;
  assign \$62  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$64 [25:13] = 13'h0000;
  assign \$64 [12:0] = i__payload[12:0];
  assign \$67  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$69  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$72  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$74 [25:13] = 13'h0000;
  assign \$74 [12:0] = i__payload[12:0];
  assign \$77  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$79  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$81  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$83 [25:13] = 13'h0000;
  assign \$83 [12:0] = i__payload[12:0];
  assign \$86  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$88  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$92  = { i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25], i__payload[25:13] };
  assign \$94 [25:13] = 13'h0000;
  assign \$94 [12:0] = i__payload[12:0];
  assign \$699  = 1'h1;
  assign \$98  = \$697 ;
  assign \$704  = 1'h1;
  assign \$99  = \$702 ;
  assign \$711  = 1'h1;
  assign \$102  = \$709 ;
  assign \$716  = 1'h1;
  assign \$103  = \$714 ;
  assign \$107  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$109 [25:13] = 13'h0000;
  assign \$109 [12:0] = i__payload[38:26];
  assign \$112  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$114  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$117  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$119 [25:13] = 13'h0000;
  assign \$119 [12:0] = i__payload[38:26];
  assign \$122  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$124  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$126  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$128 [25:13] = 13'h0000;
  assign \$128 [12:0] = i__payload[38:26];
  assign \$131  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$133  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$137  = { i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51], i__payload[51:39] };
  assign \$139 [25:13] = 13'h0000;
  assign \$139 [12:0] = i__payload[38:26];
  assign \$760  = 1'h1;
  assign \$143  = \$758 ;
  assign \$765  = 1'h1;
  assign \$144  = \$763 ;
  assign \$772  = 1'h1;
  assign \$147  = \$770 ;
  assign \$777  = 1'h1;
  assign \$148  = \$775 ;
  assign \$152  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$154 [25:13] = 13'h0000;
  assign \$154 [12:0] = i__payload[64:52];
  assign \$157  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$159  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$162  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$164 [25:13] = 13'h0000;
  assign \$164 [12:0] = i__payload[64:52];
  assign \$167  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$169  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$171  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$173 [25:13] = 13'h0000;
  assign \$173 [12:0] = i__payload[64:52];
  assign \$176  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$178  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$182  = { i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77], i__payload[77:65] };
  assign \$184 [25:13] = 13'h0000;
  assign \$184 [12:0] = i__payload[64:52];
  assign \$821  = 1'h1;
  assign \$188  = \$819 ;
  assign \$826  = 1'h1;
  assign \$189  = \$824 ;
  assign \$833  = 1'h1;
  assign \$192  = \$831 ;
  assign \$838  = 1'h1;
  assign \$193  = \$836 ;
  assign \$197  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$199 [25:13] = 13'h0000;
  assign \$199 [12:0] = i__payload[90:78];
  assign \$202  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$204  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$207  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$209 [25:13] = 13'h0000;
  assign \$209 [12:0] = i__payload[90:78];
  assign \$212  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$214  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$216  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$218 [25:13] = 13'h0000;
  assign \$218 [12:0] = i__payload[90:78];
  assign \$221  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$223  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$227  = { i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103], i__payload[103:91] };
  assign \$229 [25:13] = 13'h0000;
  assign \$229 [12:0] = i__payload[90:78];
  assign \$882  = 1'h1;
  assign \$233  = \$880 ;
  assign \$887  = 1'h1;
  assign \$234  = \$885 ;
  assign \$894  = 1'h1;
  assign \$237  = \$892 ;
  assign \$899  = 1'h1;
  assign \$238  = \$897 ;
  assign \$242  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$244 [25:13] = 13'h0000;
  assign \$244 [12:0] = i__payload[116:104];
  assign \$247  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$249  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$252  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$254 [25:13] = 13'h0000;
  assign \$254 [12:0] = i__payload[116:104];
  assign \$257  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$259  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$261  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$263 [25:13] = 13'h0000;
  assign \$263 [12:0] = i__payload[116:104];
  assign \$266  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$268  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$272  = { i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129], i__payload[129:117] };
  assign \$274 [25:13] = 13'h0000;
  assign \$274 [12:0] = i__payload[116:104];
  assign \$943  = 1'h1;
  assign \$278  = \$941 ;
  assign \$948  = 1'h1;
  assign \$279  = \$946 ;
  assign \$955  = 1'h1;
  assign \$282  = \$953 ;
  assign \$960  = 1'h1;
  assign \$283  = \$958 ;
  assign \$287  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$289 [25:13] = 13'h0000;
  assign \$289 [12:0] = i__payload[142:130];
  assign \$292  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$294  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$297  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$299 [25:13] = 13'h0000;
  assign \$299 [12:0] = i__payload[142:130];
  assign \$302  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$304  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$306  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$308 [25:13] = 13'h0000;
  assign \$308 [12:0] = i__payload[142:130];
  assign \$311  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$313  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$317  = { i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155], i__payload[155:143] };
  assign \$319 [25:13] = 13'h0000;
  assign \$319 [12:0] = i__payload[142:130];
  assign \$1004  = 1'h1;
  assign \$323  = \$1002 ;
  assign \$1009  = 1'h1;
  assign \$324  = \$1007 ;
  assign \$1016  = 1'h1;
  assign \$327  = \$1014 ;
  assign \$1021  = 1'h1;
  assign \$328  = \$1019 ;
  assign \$332  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$334 [25:13] = 13'h0000;
  assign \$334 [12:0] = i__payload[168:156];
  assign \$337  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$339  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$342  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$344 [25:13] = 13'h0000;
  assign \$344 [12:0] = i__payload[168:156];
  assign \$347  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$349  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$351  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$353 [25:13] = 13'h0000;
  assign \$353 [12:0] = i__payload[168:156];
  assign \$356  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$358  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$362  = { i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181], i__payload[181:169] };
  assign \$364 [25:13] = 13'h0000;
  assign \$364 [12:0] = i__payload[168:156];
  assign \$1065  = 1'h1;
  assign \$368  = \$1063 ;
  assign \$1070  = 1'h1;
  assign \$369  = \$1068 ;
  assign \$1077  = 1'h1;
  assign \$372  = \$1075 ;
  assign \$1082  = 1'h1;
  assign \$373  = \$1080 ;
  assign \$377  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$379 [25:13] = 13'h0000;
  assign \$379 [12:0] = i__payload[194:182];
  assign \$382  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$384  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$387  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$389 [25:13] = 13'h0000;
  assign \$389 [12:0] = i__payload[194:182];
  assign \$392  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$394  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$396  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$398 [25:13] = 13'h0000;
  assign \$398 [12:0] = i__payload[194:182];
  assign \$401  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$403  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$407  = { i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207], i__payload[207:195] };
  assign \$409 [25:13] = 13'h0000;
  assign \$409 [12:0] = i__payload[194:182];
  assign \$1126  = 1'h1;
  assign \$413  = \$1124 ;
  assign \$1131  = 1'h1;
  assign \$414  = \$1129 ;
  assign \$1138  = 1'h1;
  assign \$417  = \$1136 ;
  assign \$1143  = 1'h1;
  assign \$418  = \$1141 ;
  assign \$422  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$424 [25:13] = 13'h0000;
  assign \$424 [12:0] = i__payload[220:208];
  assign \$427  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$429  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$432  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$434 [25:13] = 13'h0000;
  assign \$434 [12:0] = i__payload[220:208];
  assign \$437  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$439  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$441  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$443 [25:13] = 13'h0000;
  assign \$443 [12:0] = i__payload[220:208];
  assign \$446  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$448  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$452  = { i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233], i__payload[233:221] };
  assign \$454 [25:13] = 13'h0000;
  assign \$454 [12:0] = i__payload[220:208];
  assign \$1187  = 1'h1;
  assign \$458  = \$1185 ;
  assign \$1192  = 1'h1;
  assign \$459  = \$1190 ;
  assign \$1199  = 1'h1;
  assign \$462  = \$1197 ;
  assign \$1204  = 1'h1;
  assign \$463  = \$1202 ;
  assign \$467  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$469 [25:13] = 13'h0000;
  assign \$469 [12:0] = i__payload[246:234];
  assign \$472  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$474  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$477  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$479 [25:13] = 13'h0000;
  assign \$479 [12:0] = i__payload[246:234];
  assign \$482  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$484  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$486  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$488 [25:13] = 13'h0000;
  assign \$488 [12:0] = i__payload[246:234];
  assign \$491  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$493  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$497  = { i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259], i__payload[259:247] };
  assign \$499 [25:13] = 13'h0000;
  assign \$499 [12:0] = i__payload[246:234];
  assign \$1248  = 1'h1;
  assign \$503  = \$1246 ;
  assign \$1253  = 1'h1;
  assign \$504  = \$1251 ;
  assign \$1260  = 1'h1;
  assign \$507  = \$1258 ;
  assign \$1265  = 1'h1;
  assign \$508  = \$1263 ;
  assign \$512  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$514 [25:13] = 13'h0000;
  assign \$514 [12:0] = i__payload[272:260];
  assign \$517  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$519  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$522  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$524 [25:13] = 13'h0000;
  assign \$524 [12:0] = i__payload[272:260];
  assign \$527  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$529  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$531  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$533 [25:13] = 13'h0000;
  assign \$533 [12:0] = i__payload[272:260];
  assign \$536  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$538  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$542  = { i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285], i__payload[285:273] };
  assign \$544 [25:13] = 13'h0000;
  assign \$544 [12:0] = i__payload[272:260];
  assign \$1309  = 1'h1;
  assign \$548  = \$1307 ;
  assign \$1314  = 1'h1;
  assign \$549  = \$1312 ;
  assign \$1321  = 1'h1;
  assign \$552  = \$1319 ;
  assign \$1326  = 1'h1;
  assign \$553  = \$1324 ;
endmodule

(* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \top.pipeline.pipeline.vtx_xf_to_vtx_sh_fifo (rst, w_rdy, r_data, w_port__data, w_en, r_en, r_rdy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$106  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [8:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [7:0] \$30 ;
  reg [7:0] \$31 ;
  reg [7:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [8:0] \$5 ;
  wire [8:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  wire [7:0] consume;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  reg [7:0] inner_level = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:239" *)
  wire [8:0] level;
  (* init = 8'h00 *)
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  wire [7:0] produce;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  output [389:0] r_data;
  wire [389:0] r_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:95" *)
  wire [8:0] r_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:240" *)
  reg [7:0] r_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:241" *)
  wire [389:0] r_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  wire [389:0] w_data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:90" *)
  wire [8:0] w_level;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:401" *)
  reg [7:0] w_port__addr = 8'h00;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:87" *)
  input [389:0] w_port__data;
  wire [389:0] w_port__data;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:289" *)
  reg [389:0] storage [254:0];
  initial begin
    storage[0] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[1] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[2] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[3] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[4] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[5] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[6] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[7] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[8] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[9] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[10] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[11] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[12] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[13] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[14] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[15] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[16] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[17] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[18] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[19] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[20] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[21] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[22] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[23] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[24] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[25] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[26] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[27] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[28] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[29] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[30] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[31] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[32] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[33] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[34] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[35] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[36] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[37] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[38] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[39] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[40] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[41] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[42] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[43] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[44] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[45] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[46] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[47] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[48] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[49] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[50] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[51] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[52] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[53] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[54] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[55] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[56] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[57] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[58] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[59] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[60] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[61] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[62] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[63] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[64] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[65] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[66] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[67] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[68] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[69] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[70] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[71] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[72] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[73] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[74] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[75] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[76] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[77] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[78] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[79] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[80] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[81] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[82] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[83] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[84] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[85] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[86] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[87] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[88] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[89] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[90] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[91] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[92] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[93] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[94] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[95] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[96] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[97] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[98] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[99] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[100] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[101] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[102] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[103] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[104] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[105] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[106] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[107] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[108] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[109] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[110] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[111] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[112] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[113] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[114] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[115] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[116] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[117] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[118] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[119] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[120] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[121] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[122] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[123] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[124] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[125] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[126] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[127] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[128] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[129] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[130] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[131] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[132] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[133] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[134] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[135] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[136] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[137] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[138] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[139] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[140] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[141] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[142] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[143] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[144] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[145] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[146] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[147] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[148] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[149] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[150] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[151] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[152] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[153] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[154] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[155] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[156] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[157] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[158] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[159] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[160] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[161] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[162] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[163] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[164] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[165] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[166] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[167] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[168] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[169] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[170] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[171] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[172] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[173] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[174] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[175] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[176] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[177] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[178] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[179] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[180] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[181] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[182] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[183] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[184] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[185] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[186] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[187] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[188] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[189] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[190] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[191] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[192] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[193] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[194] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[195] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[196] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[197] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[198] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[199] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[200] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[201] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[202] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[203] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[204] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[205] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[206] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[207] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[208] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[209] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[210] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[211] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[212] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[213] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[214] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[215] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[216] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[217] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[218] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[219] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[220] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[221] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[222] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[223] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[224] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[225] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[226] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[227] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[228] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[229] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[230] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[231] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[232] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[233] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[234] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[235] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[236] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[237] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[238] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[239] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[240] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[241] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[242] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[243] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[244] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[245] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[246] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[247] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[248] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[249] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[250] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[251] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[252] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[253] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    storage[254] = 390'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [389:0] _0_;
  always @(posedge clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:283" *) 8'hff;
  assign inner_r_rdy = | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$5  = w_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$5 ;
  assign \$7  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 8'hfe;
  assign \$11  = r_port__addr + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:118" *) 9'h000 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge clk)
    w_port__addr <= \$30 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge clk)
    r_port__addr <= \$31 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge clk)
    inner_level <= \$32 ;
  (* src = "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.14/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$106 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [7:0];
    end
    if (rst) begin
      \$30  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$106 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [7:0];
    end
    if (rst) begin
      \$31  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$106 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [7:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [7:0];
    end
    if (rst) begin
      \$32  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$106 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule
