Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Oct 25 23:26:21 2020
| Host         : ad2039 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 15679 |     0 |    274080 |  5.72 |
|   LUT as Logic             | 12733 |     0 |    274080 |  4.65 |
|   LUT as Memory            |  2946 |     0 |    144000 |  2.05 |
|     LUT as Distributed RAM |   988 |     0 |           |       |
|     LUT as Shift Register  |  1958 |     0 |           |       |
| CLB Registers              | 23122 |     0 |    548160 |  4.22 |
|   Register as Flip Flop    | 23122 |     0 |    548160 |  4.22 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   242 |     0 |     34260 |  0.71 |
| F7 Muxes                   |   402 |     0 |    137040 |  0.29 |
| F8 Muxes                   |   192 |     0 |     68520 |  0.28 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 73    |          Yes |           - |          Set |
| 240   |          Yes |           - |        Reset |
| 402   |          Yes |         Set |            - |
| 22407 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4693 |     0 |     34260 | 13.70 |
|   CLBL                                     |  2325 |     0 |           |       |
|   CLBM                                     |  2368 |     0 |           |       |
| LUT as Logic                               | 12733 |     0 |    274080 |  4.65 |
|   using O5 output only                     |   474 |       |           |       |
|   using O6 output only                     | 10172 |       |           |       |
|   using O5 and O6                          |  2087 |       |           |       |
| LUT as Memory                              |  2946 |     0 |    144000 |  2.05 |
|   LUT as Distributed RAM                   |   988 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     4 |       |           |       |
|     using O5 and O6                        |   984 |       |           |       |
|   LUT as Shift Register                    |  1958 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   301 |       |           |       |
|     using O5 and O6                        |  1657 |       |           |       |
| CLB Registers                              | 23122 |     0 |    548160 |  4.22 |
|   Register driven from within the CLB      | 12668 |       |           |       |
|   Register driven from outside the CLB     | 10454 |       |           |       |
|     LUT in front of the register is unused |  8407 |       |           |       |
|     LUT in front of the register is used   |  2047 |       |           |       |
| Unique Control Sets                        |   915 |       |     68520 |  1.34 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 563.5 |     0 |       912 | 61.79 |
|   RAMB36/FIFO*    |   563 |     0 |       912 | 61.73 |
|     RAMB36E2 only |   563 |       |           |       |
|   RAMB18          |     1 |     0 |      1824 |  0.05 |
|     RAMB18E2 only |     1 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 22407 |            Register |
| LUT6     |  6549 |                 CLB |
| LUT4     |  2921 |                 CLB |
| LUT3     |  2553 |                 CLB |
| SRL16E   |  2464 |                 CLB |
| RAMD32   |  1726 |                 CLB |
| LUT5     |  1414 |                 CLB |
| SRLC32E  |  1149 |                 CLB |
| LUT2     |   967 |                 CLB |
| RAMB36E2 |   563 |           Block Ram |
| LUT1     |   416 |                 CLB |
| MUXF7    |   402 |                 CLB |
| FDSE     |   402 |            Register |
| RAMS32   |   246 |                 CLB |
| CARRY8   |   242 |                 CLB |
| FDCE     |   240 |            Register |
| MUXF8    |   192 |                 CLB |
| FDPE     |    73 |            Register |
| SRLC16E  |     2 |                 CLB |
| RAMB18E2 |     1 |           Block Ram |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_0              |    1 |
| design_1_system_ila_0_0      |    1 |
| design_1_rst_ps8_0_99M_1     |    1 |
| design_1_axis_data_fifo_0_1  |    1 |
| design_1_axi_smc_1           |    1 |
| design_1_axi_dma_0_1         |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_0           |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


