0.6
2018.2
Jun 14 2018
20:41:02
E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v,1722420765,verilog,,,,mux_4_1_tb,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sources_1/new/mux_4_1.v,1722433945,verilog,,E:/Vivado/Verilog/Gate_Level_Designs/mux_4_1/mux_4_1.srcs/sim_1/new/mux_4_1_tb.v,,mux_4_1,,,,,,,,
