

================================================================
== Vitis HLS Report for 'transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:44:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.495 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.280 us|  0.280 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- transpMemBlocks_writePIPO_VITIS_LOOP_269_2  |       32|       32|         2|          1|          1|    32|       yes|
        |- transpMemBlocks_readPIPO_VITIS_LOOP_280_4   |       34|       34|         4|          1|          1|    32|       yes|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 5 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transpMatrixStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_invTranspBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transpMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_invTranspBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 14 'alloca' 'l_buf_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 15 'alloca' 'l_buf_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 16 'alloca' 'l_buf_M_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 17 'alloca' 'l_buf_M_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_4 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 18 'alloca' 'l_buf_M_real_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_5 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 19 'alloca' 'l_buf_M_real_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_6 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 20 'alloca' 'l_buf_M_real_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_7 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 21 'alloca' 'l_buf_M_real_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 22 'alloca' 'l_buf_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 23 'alloca' 'l_buf_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 24 'alloca' 'l_buf_M_imag_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 25 'alloca' 'l_buf_M_imag_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_4 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 26 'alloca' 'l_buf_M_imag_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_5 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 27 'alloca' 'l_buf_M_imag_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_6 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 28 'alloca' 'l_buf_M_imag_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_7 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 29 'alloca' 'l_buf_M_imag_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln256 = specmemcore void @_ssdm_op_SpecMemCore, i27 %l_buf_M_real_V_0, i27 %l_buf_M_real_V_1, i27 %l_buf_M_real_V_2, i27 %l_buf_M_real_V_3, i27 %l_buf_M_real_V_4, i27 %l_buf_M_real_V_5, i27 %l_buf_M_real_V_6, i27 %l_buf_M_real_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 30 'specmemcore' 'specmemcore_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln256 = specmemcore void @_ssdm_op_SpecMemCore, i27 %l_buf_M_imag_V_0, i27 %l_buf_M_imag_V_1, i27 %l_buf_M_imag_V_2, i27 %l_buf_M_imag_V_3, i27 %l_buf_M_imag_V_4, i27 %l_buf_M_imag_V_5, i27 %l_buf_M_imag_V_6, i27 %l_buf_M_imag_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256]   --->   Operation 31 'specmemcore' 'specmemcore_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.split11"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%add_ln268206 = phi i5 1, void, i5 %add_ln268, void %.split11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 33 'phi' 'add_ln268206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%icmp_ln269205 = phi i1 0, void, i1 %icmp_ln269, void %.split11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:269]   --->   Operation 34 'phi' 'icmp_ln269205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%j204 = phi i2 0, void, i2 %j, void %.split11"   --->   Operation 35 'phi' 'j204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i203 = phi i5 0, void, i5 %i, void %.split11"   --->   Operation 36 'phi' 'i203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten202 = phi i5 0, void, i5 %add_ln268_2, void %.split11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 37 'phi' 'indvar_flatten202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln268 = select i1 %icmp_ln269205, i2 0, i2 %j204" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 38 'select' 'select_ln268' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.27ns)   --->   "%i = select i1 %icmp_ln269205, i5 %add_ln268206, i5 %i203" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 39 'select' 'i' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node empty_105)   --->   "%shl_ln268 = shl i5 %i, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 40 'shl' 'shl_ln268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node empty_105)   --->   "%zext_ln269 = zext i2 %select_ln268" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:269]   --->   Operation 41 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%l_invTranspBlkMatrixStream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %l_invTranspBlkMatrixStream" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'l_invTranspBlkMatrixStream_read' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %l_invTranspBlkMatrixStream_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln145_43 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'trunc_ln145_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln145_44 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'trunc_ln145_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln145_45 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 128, i32 154" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'trunc_ln145_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln145_46 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 160, i32 186" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'trunc_ln145_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145_47 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 192, i32 218" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'trunc_ln145_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_48 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 224, i32 250" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_49 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 256, i32 282" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_50 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 288, i32 314" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_51 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 320, i32 346" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_52 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 352, i32 378" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'trunc_ln145_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_53 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 384, i32 410" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_54 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 416, i32 442" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_55 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 448, i32 474" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln145_56 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 480, i32 506" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'trunc_ln145_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.70ns) (out node of the LUT)   --->   "%empty_105 = add i5 %shl_ln268, i5 %zext_ln269" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 59 'add' 'empty_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i5 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 60 'trunc' 'trunc_ln274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.57ns)   --->   "%sub_ln274 = sub i3 0, i3 %trunc_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 61 'sub' 'sub_ln274' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.58ns)   --->   "%tmp = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 62 'mux' 'tmp' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.58ns)   --->   "%tmp_31 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 63 'mux' 'tmp_31' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%sub_ln274_7 = sub i3 1, i3 %trunc_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 64 'sub' 'sub_ln274_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.58ns)   --->   "%tmp_32 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 65 'mux' 'tmp_32' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%tmp_33 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 66 'mux' 'tmp_33' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.57ns)   --->   "%sub_ln274_8 = sub i3 2, i3 %trunc_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 67 'sub' 'sub_ln274_8' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.58ns)   --->   "%tmp_34 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 68 'mux' 'tmp_34' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.58ns)   --->   "%tmp_35 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 69 'mux' 'tmp_35' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.57ns)   --->   "%sub_ln274_9 = sub i3 3, i3 %trunc_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 70 'sub' 'sub_ln274_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.58ns)   --->   "%tmp_36 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 71 'mux' 'tmp_36' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.58ns)   --->   "%tmp_37 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 72 'mux' 'tmp_37' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.57ns)   --->   "%sub_ln274_10 = sub i3 4, i3 %trunc_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 73 'sub' 'sub_ln274_10' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.58ns)   --->   "%tmp_38 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 74 'mux' 'tmp_38' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.58ns)   --->   "%tmp_39 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 75 'mux' 'tmp_39' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.57ns)   --->   "%sub_ln274_11 = sub i3 5, i3 %trunc_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 76 'sub' 'sub_ln274_11' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.58ns)   --->   "%tmp_40 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 77 'mux' 'tmp_40' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.58ns)   --->   "%tmp_41 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 78 'mux' 'tmp_41' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.57ns)   --->   "%sub_ln274_12 = sub i3 6, i3 %trunc_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 79 'sub' 'sub_ln274_12' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.58ns)   --->   "%tmp_42 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 80 'mux' 'tmp_42' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.58ns)   --->   "%tmp_43 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 81 'mux' 'tmp_43' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.12ns)   --->   "%xor_ln274 = xor i3 %trunc_ln274, i3 7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 82 'xor' 'xor_ln274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.58ns)   --->   "%tmp_44 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %xor_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 83 'mux' 'tmp_44' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.58ns)   --->   "%tmp_45 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %xor_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 84 'mux' 'tmp_45' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.43ns)   --->   "%j = add i2 %select_ln268, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:269]   --->   Operation 85 'add' 'j' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln268_2 = add i5 %indvar_flatten202, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 86 'add' 'add_ln268_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.34ns)   --->   "%icmp_ln269 = icmp_eq  i2 %j, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:269]   --->   Operation 87 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln268 = add i5 %i, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 88 'add' 'add_ln268' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.63ns)   --->   "%icmp_ln268 = icmp_eq  i5 %indvar_flatten202, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 89 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %.split11, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268]   --->   Operation 90 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpMemBlocks_writePIPO_VITIS_LOOP_269_2_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln271 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:271]   --->   Operation 93 'specpipeline' 'specpipeline_ln271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:271]   --->   Operation 94 'specloopname' 'specloopname_ln271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i5 %empty_105" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 95 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_0_addr = getelementptr i27 %l_buf_M_real_V_0, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 96 'getelementptr' 'l_buf_M_real_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_0_addr = getelementptr i27 %l_buf_M_imag_V_0, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 97 'getelementptr' 'l_buf_M_imag_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp, i5 %l_buf_M_real_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 98 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 99 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_31, i5 %l_buf_M_imag_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 99 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_1_addr = getelementptr i27 %l_buf_M_real_V_1, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 100 'getelementptr' 'l_buf_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_1_addr = getelementptr i27 %l_buf_M_imag_V_1, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 101 'getelementptr' 'l_buf_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_32, i5 %l_buf_M_real_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 102 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 103 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_33, i5 %l_buf_M_imag_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 103 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_2_addr = getelementptr i27 %l_buf_M_real_V_2, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 104 'getelementptr' 'l_buf_M_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_2_addr = getelementptr i27 %l_buf_M_imag_V_2, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 105 'getelementptr' 'l_buf_M_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_34, i5 %l_buf_M_real_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 106 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_35, i5 %l_buf_M_imag_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 107 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_3_addr = getelementptr i27 %l_buf_M_real_V_3, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 108 'getelementptr' 'l_buf_M_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_3_addr = getelementptr i27 %l_buf_M_imag_V_3, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 109 'getelementptr' 'l_buf_M_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_36, i5 %l_buf_M_real_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 110 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_37, i5 %l_buf_M_imag_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 111 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_4_addr = getelementptr i27 %l_buf_M_real_V_4, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 112 'getelementptr' 'l_buf_M_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_4_addr = getelementptr i27 %l_buf_M_imag_V_4, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 113 'getelementptr' 'l_buf_M_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_38, i5 %l_buf_M_real_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 114 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 115 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_39, i5 %l_buf_M_imag_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 115 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_5_addr = getelementptr i27 %l_buf_M_real_V_5, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 116 'getelementptr' 'l_buf_M_real_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_5_addr = getelementptr i27 %l_buf_M_imag_V_5, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 117 'getelementptr' 'l_buf_M_imag_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_40, i5 %l_buf_M_real_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 118 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 119 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_41, i5 %l_buf_M_imag_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 119 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_6_addr = getelementptr i27 %l_buf_M_real_V_6, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 120 'getelementptr' 'l_buf_M_real_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_6_addr = getelementptr i27 %l_buf_M_imag_V_6, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 121 'getelementptr' 'l_buf_M_imag_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_42, i5 %l_buf_M_real_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 122 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 123 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_43, i5 %l_buf_M_imag_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 123 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_7_addr = getelementptr i27 %l_buf_M_real_V_7, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 124 'getelementptr' 'l_buf_M_real_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_7_addr = getelementptr i27 %l_buf_M_imag_V_7, i64 0, i64 %zext_ln274" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 125 'getelementptr' 'l_buf_M_imag_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_44, i5 %l_buf_M_real_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 126 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 127 [1/1] (1.64ns)   --->   "%store_ln274 = store i27 %tmp_45, i5 %l_buf_M_imag_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274]   --->   Operation 127 'store' 'store_ln274' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 128 [1/1] (0.38ns)   --->   "%br_ln279 = br void %.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 128 'br' 'br_ln279' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.49>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%add_ln279201 = phi i5 %add_ln279, void %.preheader, i5 1, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 129 'phi' 'add_ln279201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%icmp_ln280200 = phi i1 %icmp_ln280, void %.preheader, i1 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:280]   --->   Operation 130 'phi' 'icmp_ln280200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%j_3199 = phi i2 %j_2, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 131 'phi' 'j_3199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%i_4198 = phi i5 %i_2, void %.preheader, i5 0, void %.preheader.preheader"   --->   Operation 132 'phi' 'i_4198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten6197 = phi i5 %add_ln279_2, void %.preheader, i5 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 133 'phi' 'indvar_flatten6197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.27ns)   --->   "%select_ln279 = select i1 %icmp_ln280200, i2 0, i2 %j_3199" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 134 'select' 'select_ln279' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.27ns)   --->   "%i_2 = select i1 %icmp_ln280200, i5 %add_ln279201, i5 %i_4198" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 135 'select' 'i_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_2, i32 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 136 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i5 %i_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 137 'trunc' 'trunc_ln288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.57ns)   --->   "%sub_ln288 = sub i3 0, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 138 'sub' 'sub_ln288' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%empty_107 = trunc i2 %select_ln279" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 139 'trunc' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288, i1 %tmp_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 140 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i5 %or_ln" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 141 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_0_addr_2 = getelementptr i27 %l_buf_M_real_V_0, i64 0, i64 %zext_ln287" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 142 'getelementptr' 'l_buf_M_real_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_0_addr_2 = getelementptr i27 %l_buf_M_imag_V_0, i64 0, i64 %zext_ln287" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 143 'getelementptr' 'l_buf_M_imag_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [3/3] (1.64ns)   --->   "%l_buf_M_real_V_0_load = load i5 %l_buf_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 144 'load' 'l_buf_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 145 [3/3] (1.64ns)   --->   "%l_buf_M_imag_V_0_load = load i5 %l_buf_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 145 'load' 'l_buf_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 146 [1/1] (0.57ns)   --->   "%sub_ln288_7 = sub i3 1, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 146 'sub' 'sub_ln288_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln287_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_7, i1 %tmp_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 147 'bitconcatenate' 'or_ln287_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i5 %or_ln287_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 148 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_1_addr_2 = getelementptr i27 %l_buf_M_real_V_1, i64 0, i64 %zext_ln287_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 149 'getelementptr' 'l_buf_M_real_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_1_addr_2 = getelementptr i27 %l_buf_M_imag_V_1, i64 0, i64 %zext_ln287_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 150 'getelementptr' 'l_buf_M_imag_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [3/3] (1.64ns)   --->   "%l_buf_M_real_V_1_load = load i5 %l_buf_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 151 'load' 'l_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 152 [3/3] (1.64ns)   --->   "%l_buf_M_imag_V_1_load = load i5 %l_buf_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 152 'load' 'l_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 153 [1/1] (0.57ns)   --->   "%sub_ln288_8 = sub i3 2, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 153 'sub' 'sub_ln288_8' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln287_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_8, i1 %tmp_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 154 'bitconcatenate' 'or_ln287_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln287_2 = zext i5 %or_ln287_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 155 'zext' 'zext_ln287_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_2_addr_2 = getelementptr i27 %l_buf_M_real_V_2, i64 0, i64 %zext_ln287_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 156 'getelementptr' 'l_buf_M_real_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_2_addr_2 = getelementptr i27 %l_buf_M_imag_V_2, i64 0, i64 %zext_ln287_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 157 'getelementptr' 'l_buf_M_imag_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [3/3] (1.64ns)   --->   "%l_buf_M_real_V_2_load = load i5 %l_buf_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 158 'load' 'l_buf_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 159 [3/3] (1.64ns)   --->   "%l_buf_M_imag_V_2_load = load i5 %l_buf_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 159 'load' 'l_buf_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 160 [1/1] (0.57ns)   --->   "%sub_ln288_9 = sub i3 3, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 160 'sub' 'sub_ln288_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln287_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_9, i1 %tmp_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 161 'bitconcatenate' 'or_ln287_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln287_3 = zext i5 %or_ln287_s" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 162 'zext' 'zext_ln287_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_3_addr_2 = getelementptr i27 %l_buf_M_real_V_3, i64 0, i64 %zext_ln287_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 163 'getelementptr' 'l_buf_M_real_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_3_addr_2 = getelementptr i27 %l_buf_M_imag_V_3, i64 0, i64 %zext_ln287_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 164 'getelementptr' 'l_buf_M_imag_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [3/3] (1.64ns)   --->   "%l_buf_M_real_V_3_load = load i5 %l_buf_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 165 'load' 'l_buf_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 166 [3/3] (1.64ns)   --->   "%l_buf_M_imag_V_3_load = load i5 %l_buf_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 166 'load' 'l_buf_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 167 [1/1] (0.57ns)   --->   "%sub_ln288_10 = sub i3 4, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 167 'sub' 'sub_ln288_10' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln287_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_10, i1 %tmp_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 168 'bitconcatenate' 'or_ln287_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln287_4 = zext i5 %or_ln287_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 169 'zext' 'zext_ln287_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_4_addr_2 = getelementptr i27 %l_buf_M_real_V_4, i64 0, i64 %zext_ln287_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 170 'getelementptr' 'l_buf_M_real_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_4_addr_2 = getelementptr i27 %l_buf_M_imag_V_4, i64 0, i64 %zext_ln287_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 171 'getelementptr' 'l_buf_M_imag_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [3/3] (1.64ns)   --->   "%l_buf_M_real_V_4_load = load i5 %l_buf_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 172 'load' 'l_buf_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 173 [3/3] (1.64ns)   --->   "%l_buf_M_imag_V_4_load = load i5 %l_buf_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 173 'load' 'l_buf_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 174 [1/1] (0.57ns)   --->   "%sub_ln288_11 = sub i3 5, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 174 'sub' 'sub_ln288_11' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln287_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_11, i1 %tmp_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 175 'bitconcatenate' 'or_ln287_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln287_5 = zext i5 %or_ln287_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 176 'zext' 'zext_ln287_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_5_addr_2 = getelementptr i27 %l_buf_M_real_V_5, i64 0, i64 %zext_ln287_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 177 'getelementptr' 'l_buf_M_real_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_5_addr_2 = getelementptr i27 %l_buf_M_imag_V_5, i64 0, i64 %zext_ln287_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 178 'getelementptr' 'l_buf_M_imag_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [3/3] (1.64ns)   --->   "%l_buf_M_real_V_5_load = load i5 %l_buf_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 179 'load' 'l_buf_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 180 [3/3] (1.64ns)   --->   "%l_buf_M_imag_V_5_load = load i5 %l_buf_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 180 'load' 'l_buf_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 181 [1/1] (0.57ns)   --->   "%sub_ln288_12 = sub i3 6, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 181 'sub' 'sub_ln288_12' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln287_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_12, i1 %tmp_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 182 'bitconcatenate' 'or_ln287_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln287_6 = zext i5 %or_ln287_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 183 'zext' 'zext_ln287_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_6_addr_2 = getelementptr i27 %l_buf_M_real_V_6, i64 0, i64 %zext_ln287_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 184 'getelementptr' 'l_buf_M_real_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_6_addr_2 = getelementptr i27 %l_buf_M_imag_V_6, i64 0, i64 %zext_ln287_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 185 'getelementptr' 'l_buf_M_imag_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [3/3] (1.64ns)   --->   "%l_buf_M_real_V_6_load = load i5 %l_buf_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 186 'load' 'l_buf_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 187 [3/3] (1.64ns)   --->   "%l_buf_M_imag_V_6_load = load i5 %l_buf_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 187 'load' 'l_buf_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 188 [1/1] (0.12ns)   --->   "%xor_ln288 = xor i3 %trunc_ln288, i3 7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288]   --->   Operation 188 'xor' 'xor_ln288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln287_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %xor_ln288, i1 %tmp_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 189 'bitconcatenate' 'or_ln287_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln287_7 = zext i5 %or_ln287_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 190 'zext' 'zext_ln287_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%l_buf_M_real_V_7_addr_2 = getelementptr i27 %l_buf_M_real_V_7, i64 0, i64 %zext_ln287_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 191 'getelementptr' 'l_buf_M_real_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%l_buf_M_imag_V_7_addr_2 = getelementptr i27 %l_buf_M_imag_V_7, i64 0, i64 %zext_ln287_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 192 'getelementptr' 'l_buf_M_imag_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [3/3] (1.64ns)   --->   "%l_buf_M_real_V_7_load = load i5 %l_buf_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 193 'load' 'l_buf_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 194 [3/3] (1.64ns)   --->   "%l_buf_M_imag_V_7_load = load i5 %l_buf_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 194 'load' 'l_buf_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_5 : Operation 195 [1/1] (0.43ns)   --->   "%j_2 = add i2 %select_ln279, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:280]   --->   Operation 195 'add' 'j_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.70ns)   --->   "%add_ln279_2 = add i5 %indvar_flatten6197, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 196 'add' 'add_ln279_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.34ns)   --->   "%icmp_ln280 = icmp_eq  i2 %j_2, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:280]   --->   Operation 197 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.70ns)   --->   "%add_ln279 = add i5 %i_2, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 198 'add' 'add_ln279' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.63ns)   --->   "%icmp_ln279 = icmp_eq  i5 %indvar_flatten6197, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 199 'icmp' 'icmp_ln279' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln279 = br i1 %icmp_ln279, void %.preheader, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279]   --->   Operation 200 'br' 'br_ln279' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 201 [2/3] (1.64ns)   --->   "%l_buf_M_real_V_0_load = load i5 %l_buf_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 201 'load' 'l_buf_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 202 [2/3] (1.64ns)   --->   "%l_buf_M_imag_V_0_load = load i5 %l_buf_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 202 'load' 'l_buf_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 203 [2/3] (1.64ns)   --->   "%l_buf_M_real_V_1_load = load i5 %l_buf_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 203 'load' 'l_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 204 [2/3] (1.64ns)   --->   "%l_buf_M_imag_V_1_load = load i5 %l_buf_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 204 'load' 'l_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 205 [2/3] (1.64ns)   --->   "%l_buf_M_real_V_2_load = load i5 %l_buf_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 205 'load' 'l_buf_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 206 [2/3] (1.64ns)   --->   "%l_buf_M_imag_V_2_load = load i5 %l_buf_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 206 'load' 'l_buf_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 207 [2/3] (1.64ns)   --->   "%l_buf_M_real_V_3_load = load i5 %l_buf_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 207 'load' 'l_buf_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 208 [2/3] (1.64ns)   --->   "%l_buf_M_imag_V_3_load = load i5 %l_buf_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 208 'load' 'l_buf_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 209 [2/3] (1.64ns)   --->   "%l_buf_M_real_V_4_load = load i5 %l_buf_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 209 'load' 'l_buf_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 210 [2/3] (1.64ns)   --->   "%l_buf_M_imag_V_4_load = load i5 %l_buf_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 210 'load' 'l_buf_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 211 [2/3] (1.64ns)   --->   "%l_buf_M_real_V_5_load = load i5 %l_buf_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 211 'load' 'l_buf_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 212 [2/3] (1.64ns)   --->   "%l_buf_M_imag_V_5_load = load i5 %l_buf_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 212 'load' 'l_buf_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 213 [2/3] (1.64ns)   --->   "%l_buf_M_real_V_6_load = load i5 %l_buf_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 213 'load' 'l_buf_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 214 [2/3] (1.64ns)   --->   "%l_buf_M_imag_V_6_load = load i5 %l_buf_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 214 'load' 'l_buf_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 215 [2/3] (1.64ns)   --->   "%l_buf_M_real_V_7_load = load i5 %l_buf_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 215 'load' 'l_buf_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_6 : Operation 216 [2/3] (1.64ns)   --->   "%l_buf_M_imag_V_7_load = load i5 %l_buf_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 216 'load' 'l_buf_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 2.22>
ST_7 : Operation 217 [1/3] (1.64ns)   --->   "%l_buf_M_real_V_0_load = load i5 %l_buf_M_real_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 217 'load' 'l_buf_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 218 [1/3] (1.64ns)   --->   "%l_buf_M_imag_V_0_load = load i5 %l_buf_M_imag_V_0_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 218 'load' 'l_buf_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 219 [1/3] (1.64ns)   --->   "%l_buf_M_real_V_1_load = load i5 %l_buf_M_real_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 219 'load' 'l_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 220 [1/3] (1.64ns)   --->   "%l_buf_M_imag_V_1_load = load i5 %l_buf_M_imag_V_1_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 220 'load' 'l_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 221 [1/3] (1.64ns)   --->   "%l_buf_M_real_V_2_load = load i5 %l_buf_M_real_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 221 'load' 'l_buf_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 222 [1/3] (1.64ns)   --->   "%l_buf_M_imag_V_2_load = load i5 %l_buf_M_imag_V_2_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 222 'load' 'l_buf_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 223 [1/3] (1.64ns)   --->   "%l_buf_M_real_V_3_load = load i5 %l_buf_M_real_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 223 'load' 'l_buf_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 224 [1/3] (1.64ns)   --->   "%l_buf_M_imag_V_3_load = load i5 %l_buf_M_imag_V_3_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 224 'load' 'l_buf_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 225 [1/3] (1.64ns)   --->   "%l_buf_M_real_V_4_load = load i5 %l_buf_M_real_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 225 'load' 'l_buf_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 226 [1/3] (1.64ns)   --->   "%l_buf_M_imag_V_4_load = load i5 %l_buf_M_imag_V_4_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 226 'load' 'l_buf_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 227 [1/3] (1.64ns)   --->   "%l_buf_M_real_V_5_load = load i5 %l_buf_M_real_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 227 'load' 'l_buf_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 228 [1/3] (1.64ns)   --->   "%l_buf_M_imag_V_5_load = load i5 %l_buf_M_imag_V_5_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 228 'load' 'l_buf_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 229 [1/3] (1.64ns)   --->   "%l_buf_M_real_V_6_load = load i5 %l_buf_M_real_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 229 'load' 'l_buf_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 230 [1/3] (1.64ns)   --->   "%l_buf_M_imag_V_6_load = load i5 %l_buf_M_imag_V_6_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 230 'load' 'l_buf_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 231 [1/3] (1.64ns)   --->   "%l_buf_M_real_V_7_load = load i5 %l_buf_M_real_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 231 'load' 'l_buf_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 232 [1/3] (1.64ns)   --->   "%l_buf_M_imag_V_7_load = load i5 %l_buf_M_imag_V_7_addr_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287]   --->   Operation 232 'load' 'l_buf_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_7 : Operation 233 [1/1] (0.58ns)   --->   "%tmp_47 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 233 'mux' 'tmp_47' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.58ns)   --->   "%tmp_48 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %trunc_ln288" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 234 'mux' 'tmp_48' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.57ns)   --->   "%add_ln291 = add i3 %trunc_ln288, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 235 'add' 'add_ln291' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.58ns)   --->   "%tmp_49 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 236 'mux' 'tmp_49' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.58ns)   --->   "%tmp_50 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 237 'mux' 'tmp_50' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.57ns)   --->   "%add_ln291_6 = add i3 %trunc_ln288, i3 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 238 'add' 'add_ln291_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.58ns)   --->   "%tmp_51 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 239 'mux' 'tmp_51' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.58ns)   --->   "%tmp_52 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 240 'mux' 'tmp_52' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.57ns)   --->   "%add_ln291_7 = add i3 %trunc_ln288, i3 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 241 'add' 'add_ln291_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.58ns)   --->   "%tmp_53 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 242 'mux' 'tmp_53' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.58ns)   --->   "%tmp_54 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 243 'mux' 'tmp_54' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.12ns)   --->   "%xor_ln291 = xor i3 %trunc_ln288, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 244 'xor' 'xor_ln291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.58ns)   --->   "%tmp_55 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %xor_ln291" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 245 'mux' 'tmp_55' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.58ns)   --->   "%tmp_56 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %xor_ln291" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 246 'mux' 'tmp_56' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.57ns)   --->   "%add_ln291_8 = add i3 %trunc_ln288, i3 5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 247 'add' 'add_ln291_8' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.58ns)   --->   "%tmp_57 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 248 'mux' 'tmp_57' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.58ns)   --->   "%tmp_58 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 249 'mux' 'tmp_58' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.57ns)   --->   "%add_ln291_9 = add i3 %trunc_ln288, i3 6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 250 'add' 'add_ln291_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.58ns)   --->   "%tmp_59 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 251 'mux' 'tmp_59' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.58ns)   --->   "%tmp_60 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 252 'mux' 'tmp_60' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.57ns)   --->   "%add_ln291_10 = add i3 %trunc_ln288, i3 7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 253 'add' 'add_ln291_10' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.58ns)   --->   "%tmp_61 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 254 'mux' 'tmp_61' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.58ns)   --->   "%tmp_62 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291]   --->   Operation 255 'mux' 'tmp_62' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.14>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpMemBlocks_readPIPO_VITIS_LOOP_280_4_str"   --->   Operation 256 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 257 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:282]   --->   Operation 258 'specpipeline' 'specpipeline_ln282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:282]   --->   Operation 259 'specloopname' 'specloopname_ln282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i507 @_ssdm_op_BitConcatenate.i507.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27, i27 %tmp_62, i5 0, i27 %tmp_61, i5 0, i27 %tmp_60, i5 0, i27 %tmp_59, i5 0, i27 %tmp_58, i5 0, i27 %tmp_57, i5 0, i27 %tmp_56, i5 0, i27 %tmp_55, i5 0, i27 %tmp_54, i5 0, i27 %tmp_53, i5 0, i27 %tmp_52, i5 0, i27 %tmp_51, i5 0, i27 %tmp_50, i5 0, i27 %tmp_49, i5 0, i27 %tmp_48, i5 0, i27 %tmp_47" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 260 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i507 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 261 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %l_transpMatrixStream, i512 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 262 'write' 'write_ln174' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%ret_ln299 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:299]   --->   Operation 263 'ret' 'ret_ln299' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('add_ln268206', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268) with incoming values : ('add_ln268', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:268) [27]  (0.387 ns)

 <State 2>: 1.73ns
The critical path consists of the following:
	fifo read operation ('l_invTranspBlkMatrixStream_read', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'l_invTranspBlkMatrixStream' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [40]  (1.15 ns)
	'mux' operation ('tmp', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274) [63]  (0.584 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('l_buf_M_real_V_0_addr', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274) [60]  (0 ns)
	'store' operation ('store_ln274', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274) of variable 'tmp', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:274 on array 'l_buf._M_real.V[0]', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256 [65]  (1.65 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('add_ln279201', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279) with incoming values : ('add_ln279', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279) [125]  (0.387 ns)

 <State 5>: 2.5ns
The critical path consists of the following:
	'phi' operation ('add_ln279201', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279) with incoming values : ('add_ln279', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279) [125]  (0 ns)
	'select' operation ('i_2', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:279) [133]  (0.278 ns)
	'sub' operation ('sub_ln288', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:288) [138]  (0.572 ns)
	'getelementptr' operation ('l_buf_M_real_V_0_addr_2', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287) [142]  (0 ns)
	'load' operation ('l_buf_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287) on array 'l_buf._M_real.V[0]', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256 [144]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'load' operation ('l_buf_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287) on array 'l_buf._M_real.V[0]', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256 [144]  (1.65 ns)

 <State 7>: 2.23ns
The critical path consists of the following:
	'load' operation ('l_buf_M_real_V_0_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:287) on array 'l_buf._M_real.V[0]', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:256 [144]  (1.65 ns)
	'mux' operation ('tmp_47', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:291) [195]  (0.584 ns)

 <State 8>: 1.15ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'l_transpMatrixStream' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [220]  (1.15 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
