# Word Divider Hardware Simulation

This project implements an **8-bit binary division algorithm** in Verilog.  
It uses registers and an FSM (Finite State Machine) to perform division at the hardware level.

## âš™ï¸ Features
- Binary division using shift-subtract method  
- Simulated on EPWave (iverilog + GTKWave)
- Visual hardware animation via interactive simulator

## ğŸ§© Example
**Input:**  
Dividend = 27 (00011011)  
Divisor = 5 (00000101)

**Output:**  
Quotient = 5 (00000101)  
Remainder = 2 (00000010)

## ğŸ“¸ Simulation
<img width="1643" height="870" alt="image" src="https://github.com/user-attachments/assets/46bea163-1819-4db5-b40a-de702b1aceb7" />

## ğŸ§  Tools Used
- **HTML5**, **CSS3**, **JavaScript (Vite Framework)**  
- **TailwindCSS** for styling  
- **Modular FSM and Register components**
- Icarus Verilog
- EPWave / GTKWave
- VS Code / EDA Playground

## ğŸ§‘â€ğŸ’» Author
Axxy (Akshansh Vijay)
