# do mp4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:16 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv 
# -- Compiling package pcmux
# -- Compiling package marmux
# -- Compiling package cmpmux
# -- Compiling package alumux
# -- Compiling package regfilemux
# 
# Top level modules:
# 	--none--
# End time: 16:59:16 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:17 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv 
# -- Compiling module sreg_IF_ID
# 
# Top level modules:
# 	sreg_IF_ID
# End time: 16:59:17 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:17 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:59:17 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/pc_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:17 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/pc_reg.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 16:59:17 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:17 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_types.sv 
# -- Compiling package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# 
# Top level modules:
# 	--none--
# End time: 16:59:17 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:17 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv 
# -- Compiling package control_rom_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 16:59:18 on Nov 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/WB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:18 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/WB.sv 
# -- Compiling package WB_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:59:18 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_MEM_WB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:18 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_MEM_WB.sv 
# -- Compiling package sreg_MEM_WB_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module sreg_MEM_WB
# 
# Top level modules:
# 	sreg_MEM_WB
# End time: 16:59:18 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_ID_EX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:18 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_ID_EX.sv 
# -- Compiling package sreg_ID_EX_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module sreg_ID_EX
# 
# Top level modules:
# 	sreg_ID_EX
# End time: 16:59:18 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_EX_MEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:19 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_EX_MEM.sv 
# -- Compiling package sreg_EX_MEM_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module sreg_EX_MEM
# 
# Top level modules:
# 	sreg_EX_MEM
# End time: 16:59:19 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/MEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:19 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/MEM.sv 
# -- Compiling package MEM_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:59:19 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/ID.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:20 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/ID.sv 
# -- Compiling package ID_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module ID
# 
# Top level modules:
# 	ID
# End time: 16:59:20 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cmp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:20 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cmp.sv 
# -- Compiling package cmp_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module cmp
# 
# Top level modules:
# 	cmp
# End time: 16:59:20 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:20 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:59:20 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/IF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:21 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/IF.sv 
# -- Compiling package IF_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 16:59:21 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/EX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:21 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/EX.sv 
# -- Compiling package EX_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:59:21 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:21 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv 
# -- Compiling package cpu_datapath_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module cpu_datapath
# 
# Top level modules:
# 	cpu_datapath
# End time: 16:59:21 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl {/home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:21 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hdl" /home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv 
# -- Compiling package mp4_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Compiling module mp4
# 
# Top level modules:
# 	mp4
# End time: 16:59:21 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl {/home/beo2/ece411/Hydration_is_Key/mp4/hvl/magic_dual_port.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:22 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl" /home/beo2/ece411/Hydration_is_Key/mp4/hvl/magic_dual_port.sv 
# -- Compiling module magic_memory_dp
# 
# Top level modules:
# 	magic_memory_dp
# End time: 16:59:22 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl {/home/beo2/ece411/Hydration_is_Key/mp4/hvl/param_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:22 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl" /home/beo2/ece411/Hydration_is_Key/mp4/hvl/param_memory.sv 
# -- Compiling module ParamMemory
# ** Warning: /home/beo2/ece411/Hydration_is_Key/mp4/hvl/param_memory.sv(25): (vlog-2244) Variable 'iteration' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# 
# Top level modules:
# 	ParamMemory
# End time: 16:59:22 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl {/home/beo2/ece411/Hydration_is_Key/mp4/hvl/rvfi_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:22 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl" /home/beo2/ece411/Hydration_is_Key/mp4/hvl/rvfi_itf.sv 
# -- Compiling interface rvfi_itf
# 
# Top level modules:
# 	--none--
# End time: 16:59:22 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl {/home/beo2/ece411/Hydration_is_Key/mp4/hvl/rvfimon.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:22 on Nov 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl" /home/beo2/ece411/Hydration_is_Key/mp4/hvl/rvfimon.v 
# -- Compiling module riscv_formal_monitor_rv32imc
# -- Compiling module riscv_formal_monitor_rv32imc_rob
# -- Compiling module riscv_formal_monitor_rv32imc_isa_spec
# -- Compiling module riscv_formal_monitor_rv32imc_insn_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_auipc
# -- Compiling module riscv_formal_monitor_rv32imc_insn_beq
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bge
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bgeu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_blt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bne
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi16sp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi4spn
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_beqz
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_bnez
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_j
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_li
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_mv
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_swsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_div
# -- Compiling module riscv_formal_monitor_rv32imc_insn_divu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lbu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mul
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhsu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_ori
# -- Compiling module riscv_formal_monitor_rv32imc_insn_rem
# -- Compiling module riscv_formal_monitor_rv32imc_insn_remu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sll
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slti
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltiu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sra
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srl
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xori
# 
# Top level modules:
# 	riscv_formal_monitor_rv32imc
# End time: 16:59:23 on Nov 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl {/home/beo2/ece411/Hydration_is_Key/mp4/hvl/shadow_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:24 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl" /home/beo2/ece411/Hydration_is_Key/mp4/hvl/shadow_memory.sv 
# -- Compiling module shadow_memory
# 
# Top level modules:
# 	shadow_memory
# End time: 16:59:24 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl {/home/beo2/ece411/Hydration_is_Key/mp4/hvl/source_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:24 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl" /home/beo2/ece411/Hydration_is_Key/mp4/hvl/source_tb.sv 
# -- Compiling module source_tb
# 
# Top level modules:
# 	source_tb
# End time: 16:59:24 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl {/home/beo2/ece411/Hydration_is_Key/mp4/hvl/tb_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:24 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl" /home/beo2/ece411/Hydration_is_Key/mp4/hvl/tb_itf.sv 
# -- Compiling interface tb_itf
# 
# Top level modules:
# 	--none--
# End time: 16:59:24 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl {/home/beo2/ece411/Hydration_is_Key/mp4/hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:24 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/beo2/ece411/Hydration_is_Key/mp4/hvl" /home/beo2/ece411/Hydration_is_Key/mp4/hvl/top.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 16:59:24 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  mp4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" mp4_tb 
# Start time: 16:59:25 on Nov 13,2020
# ** Error: (vsim-3170) Could not find 'mp4_tb'.
#         Searched libraries:
#             /software/quartus-std-18.1/modelsim_ase/altera/verilog/altera
#             /software/quartus-std-18.1/modelsim_ase/altera/verilog/220model
#             /software/quartus-std-18.1/modelsim_ase/altera/verilog/sgate
#             /software/quartus-std-18.1/modelsim_ase/altera/verilog/altera_mf
#             /software/quartus-std-18.1/modelsim_ase/altera/verilog/altera_lnsim
#             /software/quartus-std-18.1/modelsim_ase/altera/verilog/arriaii_hssi
#             /software/quartus-std-18.1/modelsim_ase/altera/verilog/arriaii_pcie_hip
#             /software/quartus-std-18.1/modelsim_ase/altera/verilog/arriaii
#             /home/beo2/ece411/Hydration_is_Key/mp4/simulation/modelsim/rtl_work
#             /home/beo2/ece411/Hydration_is_Key/mp4/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mp4_run_msim_rtl_verilog.do PAUSED at line 36
