
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chrt_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401730 <.init>:
  401730:	stp	x29, x30, [sp, #-16]!
  401734:	mov	x29, sp
  401738:	bl	401c40 <ferror@plt+0x60>
  40173c:	ldp	x29, x30, [sp], #16
  401740:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 415000 <ferror@plt+0x13420>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14420>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <_exit@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14420>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <strtoul@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14420>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <dup@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <strtoimax@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <strtod@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <sprintf@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14420>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <opendir@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14420>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <__cxa_atexit@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14420>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <fputc@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14420>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <snprintf@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14420>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <localeconv@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14420>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14420>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14420>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <getpid@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14420>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14420>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <open@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <strncmp@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <bindtextdomain@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <__libc_start_main@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <fgetc@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <memset@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <fdopen@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14420>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <calloc@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14420>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <readdir@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14420>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <strdup@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14420>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <closedir@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14420>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <sched_get_priority_max@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14420>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <close@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14420>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <__gmon_start__@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14420>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <strtoumax@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14420>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <abort@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14420>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <textdomain@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <getopt_long@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <execvp@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <getpriority@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <strcmp@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <warn@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <__ctype_b_loc@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <strtol@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <free@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <sched_get_priority_min@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <sched_getscheduler@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <nanosleep@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <vasprintf@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <strndup@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <strspn@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <strchr@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <sched_getparam@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <fflush@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <dirfd@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <warnx@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <read@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <memchr@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <dcgettext@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <__isoc99_sscanf@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <errx@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <strcspn@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <openat@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <printf@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <__errno_location@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <putchar@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <syscall@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <fprintf@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <fgets@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <err@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <setlocale@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <__fxstatat@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	mov	x29, #0x0                   	// #0
  401bf4:	mov	x30, #0x0                   	// #0
  401bf8:	mov	x5, x0
  401bfc:	ldr	x1, [sp]
  401c00:	add	x2, sp, #0x8
  401c04:	mov	x6, sp
  401c08:	movz	x0, #0x0, lsl #48
  401c0c:	movk	x0, #0x0, lsl #32
  401c10:	movk	x0, #0x40, lsl #16
  401c14:	movk	x0, #0x1d40
  401c18:	movz	x3, #0x0, lsl #48
  401c1c:	movk	x3, #0x0, lsl #32
  401c20:	movk	x3, #0x40, lsl #16
  401c24:	movk	x3, #0x4c80
  401c28:	movz	x4, #0x0, lsl #48
  401c2c:	movk	x4, #0x0, lsl #32
  401c30:	movk	x4, #0x40, lsl #16
  401c34:	movk	x4, #0x4d00
  401c38:	bl	4018d0 <__libc_start_main@plt>
  401c3c:	bl	401990 <abort@plt>
  401c40:	adrp	x0, 415000 <ferror@plt+0x13420>
  401c44:	ldr	x0, [x0, #4064]
  401c48:	cbz	x0, 401c50 <ferror@plt+0x70>
  401c4c:	b	401970 <__gmon_start__@plt>
  401c50:	ret
  401c54:	adrp	x0, 416000 <ferror@plt+0x14420>
  401c58:	add	x0, x0, #0x258
  401c5c:	adrp	x1, 416000 <ferror@plt+0x14420>
  401c60:	add	x1, x1, #0x258
  401c64:	cmp	x0, x1
  401c68:	b.eq	401c9c <ferror@plt+0xbc>  // b.none
  401c6c:	stp	x29, x30, [sp, #-32]!
  401c70:	mov	x29, sp
  401c74:	adrp	x0, 404000 <ferror@plt+0x2420>
  401c78:	ldr	x0, [x0, #3408]
  401c7c:	str	x0, [sp, #24]
  401c80:	mov	x1, x0
  401c84:	cbz	x1, 401c94 <ferror@plt+0xb4>
  401c88:	adrp	x0, 416000 <ferror@plt+0x14420>
  401c8c:	add	x0, x0, #0x258
  401c90:	blr	x1
  401c94:	ldp	x29, x30, [sp], #32
  401c98:	ret
  401c9c:	ret
  401ca0:	adrp	x0, 416000 <ferror@plt+0x14420>
  401ca4:	add	x0, x0, #0x258
  401ca8:	adrp	x1, 416000 <ferror@plt+0x14420>
  401cac:	add	x1, x1, #0x258
  401cb0:	sub	x0, x0, x1
  401cb4:	lsr	x1, x0, #63
  401cb8:	add	x0, x1, x0, asr #3
  401cbc:	cmp	xzr, x0, asr #1
  401cc0:	b.eq	401cf8 <ferror@plt+0x118>  // b.none
  401cc4:	stp	x29, x30, [sp, #-32]!
  401cc8:	mov	x29, sp
  401ccc:	asr	x1, x0, #1
  401cd0:	adrp	x0, 404000 <ferror@plt+0x2420>
  401cd4:	ldr	x0, [x0, #3416]
  401cd8:	str	x0, [sp, #24]
  401cdc:	mov	x2, x0
  401ce0:	cbz	x2, 401cf0 <ferror@plt+0x110>
  401ce4:	adrp	x0, 416000 <ferror@plt+0x14420>
  401ce8:	add	x0, x0, #0x258
  401cec:	blr	x2
  401cf0:	ldp	x29, x30, [sp], #32
  401cf4:	ret
  401cf8:	ret
  401cfc:	adrp	x0, 416000 <ferror@plt+0x14420>
  401d00:	ldrb	w0, [x0, #640]
  401d04:	cbnz	w0, 401d28 <ferror@plt+0x148>
  401d08:	stp	x29, x30, [sp, #-16]!
  401d0c:	mov	x29, sp
  401d10:	bl	401c54 <ferror@plt+0x74>
  401d14:	adrp	x0, 416000 <ferror@plt+0x14420>
  401d18:	mov	w1, #0x1                   	// #1
  401d1c:	strb	w1, [x0, #640]
  401d20:	ldp	x29, x30, [sp], #16
  401d24:	ret
  401d28:	ret
  401d2c:	stp	x29, x30, [sp, #-16]!
  401d30:	mov	x29, sp
  401d34:	bl	401ca0 <ferror@plt+0xc0>
  401d38:	ldp	x29, x30, [sp], #16
  401d3c:	ret
  401d40:	sub	sp, sp, #0xa0
  401d44:	stp	x20, x19, [sp, #144]
  401d48:	mov	x19, x1
  401d4c:	mov	x8, #0xffff0002ffffffff    	// #-281462091808769
  401d50:	adrp	x1, 405000 <ferror@plt+0x3420>
  401d54:	stp	x22, x21, [sp, #128]
  401d58:	mov	w21, w0
  401d5c:	movi	v0.2d, #0x0
  401d60:	movk	x8, #0x0, lsl #48
  401d64:	add	x1, x1, #0x50e
  401d68:	mov	w0, #0x6                   	// #6
  401d6c:	stp	x29, x30, [sp, #64]
  401d70:	stp	x28, x27, [sp, #80]
  401d74:	stp	x26, x25, [sp, #96]
  401d78:	stp	x24, x23, [sp, #112]
  401d7c:	add	x29, sp, #0x40
  401d80:	stp	q0, q0, [sp, #32]
  401d84:	str	q0, [sp, #16]
  401d88:	str	x8, [sp, #16]
  401d8c:	bl	401bc0 <setlocale@plt>
  401d90:	adrp	x20, 405000 <ferror@plt+0x3420>
  401d94:	add	x20, x20, #0x83
  401d98:	adrp	x1, 405000 <ferror@plt+0x3420>
  401d9c:	add	x1, x1, #0x8e
  401da0:	mov	x0, x20
  401da4:	bl	4018c0 <bindtextdomain@plt>
  401da8:	mov	x0, x20
  401dac:	bl	4019a0 <textdomain@plt>
  401db0:	bl	402238 <ferror@plt+0x658>
  401db4:	ldp	x23, x24, [sp, #40]
  401db8:	ldr	x22, [sp, #32]
  401dbc:	ldrb	w27, [sp, #56]
  401dc0:	ldp	w20, w8, [sp, #16]
  401dc4:	sub	w9, w21, #0x1
  401dc8:	adrp	x25, 405000 <ferror@plt+0x3420>
  401dcc:	adrp	x26, 404000 <ferror@plt+0x2420>
  401dd0:	add	x25, x25, #0xa0
  401dd4:	add	x26, x26, #0xde0
  401dd8:	sxtw	x9, w9
  401ddc:	str	x9, [sp, #8]
  401de0:	mov	w0, w21
  401de4:	mov	x1, x19
  401de8:	mov	x2, x25
  401dec:	mov	x3, x26
  401df0:	mov	x4, xzr
  401df4:	mov	w28, w8
  401df8:	bl	4019b0 <getopt_long@plt>
  401dfc:	add	w8, w0, #0x1
  401e00:	cmp	w8, #0x77
  401e04:	b.hi	402128 <ferror@plt+0x548>  // b.pmore
  401e08:	adrp	x11, 404000 <ferror@plt+0x2420>
  401e0c:	add	x11, x11, #0xd60
  401e10:	adr	x9, 401de0 <ferror@plt+0x200>
  401e14:	ldrb	w10, [x11, x8]
  401e18:	add	x9, x9, x10, lsl #2
  401e1c:	mov	w8, #0x3                   	// #3
  401e20:	br	x9
  401e24:	adrp	x8, 416000 <ferror@plt+0x14420>
  401e28:	ldr	x23, [x8, #608]
  401e2c:	adrp	x1, 405000 <ferror@plt+0x3420>
  401e30:	mov	w2, #0x5                   	// #5
  401e34:	mov	x0, xzr
  401e38:	add	x1, x1, #0xfb
  401e3c:	bl	401b00 <dcgettext@plt>
  401e40:	mov	x1, x0
  401e44:	mov	x0, x23
  401e48:	bl	40356c <ferror@plt+0x198c>
  401e4c:	mov	x23, x0
  401e50:	mov	w8, w28
  401e54:	b	401de0 <ferror@plt+0x200>
  401e58:	mov	w8, #0x2                   	// #2
  401e5c:	b	401de0 <ferror@plt+0x200>
  401e60:	mov	w8, #0x1                   	// #1
  401e64:	b	401de0 <ferror@plt+0x200>
  401e68:	mov	w8, #0x5                   	// #5
  401e6c:	b	401de0 <ferror@plt+0x200>
  401e70:	mov	w8, wzr
  401e74:	b	401de0 <ferror@plt+0x200>
  401e78:	mov	w8, #0x6                   	// #6
  401e7c:	b	401de0 <ferror@plt+0x200>
  401e80:	orr	w27, w27, #0x8
  401e84:	mov	w8, w28
  401e88:	b	401de0 <ferror@plt+0x200>
  401e8c:	adrp	x8, 416000 <ferror@plt+0x14420>
  401e90:	ldr	x24, [x8, #608]
  401e94:	adrp	x1, 405000 <ferror@plt+0x3420>
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	mov	x0, xzr
  401ea0:	add	x1, x1, #0xe3
  401ea4:	bl	401b00 <dcgettext@plt>
  401ea8:	mov	x1, x0
  401eac:	mov	x0, x24
  401eb0:	bl	40356c <ferror@plt+0x198c>
  401eb4:	mov	x24, x0
  401eb8:	mov	w8, w28
  401ebc:	b	401de0 <ferror@plt+0x200>
  401ec0:	adrp	x8, 416000 <ferror@plt+0x14420>
  401ec4:	ldr	x22, [x8, #608]
  401ec8:	adrp	x1, 405000 <ferror@plt+0x3420>
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	mov	x0, xzr
  401ed4:	add	x1, x1, #0xca
  401ed8:	bl	401b00 <dcgettext@plt>
  401edc:	mov	x1, x0
  401ee0:	mov	x0, x22
  401ee4:	bl	40356c <ferror@plt+0x198c>
  401ee8:	mov	x22, x0
  401eec:	mov	w8, w28
  401ef0:	b	401de0 <ferror@plt+0x200>
  401ef4:	orr	w27, w27, #0x2
  401ef8:	mov	w8, w28
  401efc:	b	401de0 <ferror@plt+0x200>
  401f00:	orr	w27, w27, #0x1
  401f04:	mov	w8, w28
  401f08:	b	401de0 <ferror@plt+0x200>
  401f0c:	bl	401b60 <__errno_location@plt>
  401f10:	ldr	x8, [sp, #8]
  401f14:	str	wzr, [x0]
  401f18:	adrp	x1, 405000 <ferror@plt+0x3420>
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	ldr	x20, [x19, x8, lsl #3]
  401f24:	mov	x0, xzr
  401f28:	add	x1, x1, #0xb5
  401f2c:	bl	401b00 <dcgettext@plt>
  401f30:	mov	x1, x0
  401f34:	mov	x0, x20
  401f38:	bl	403370 <ferror@plt+0x1790>
  401f3c:	mov	w20, w0
  401f40:	mov	w8, w28
  401f44:	b	401de0 <ferror@plt+0x200>
  401f48:	stp	x23, x24, [sp, #40]
  401f4c:	adrp	x24, 416000 <ferror@plt+0x14420>
  401f50:	ldr	w8, [x24, #616]
  401f54:	str	x22, [sp, #32]
  401f58:	strb	w27, [sp, #56]
  401f5c:	stp	w20, w28, [sp, #16]
  401f60:	tbnz	w20, #31, 401f6c <ferror@plt+0x38c>
  401f64:	cmp	w8, w21
  401f68:	b.ge	4021c4 <ferror@plt+0x5e4>  // b.tcont
  401f6c:	cmn	w20, #0x1
  401f70:	sub	w8, w21, w8
  401f74:	b.ne	401f80 <ferror@plt+0x3a0>  // b.any
  401f78:	cmp	w8, #0x1
  401f7c:	b.le	4021c4 <ferror@plt+0x5e4>
  401f80:	tbnz	w20, #31, 401fac <ferror@plt+0x3cc>
  401f84:	cmp	w8, #0x1
  401f88:	b.eq	401f94 <ferror@plt+0x3b4>  // b.none
  401f8c:	ldrb	w8, [sp, #56]
  401f90:	tbz	w8, #3, 401fac <ferror@plt+0x3cc>
  401f94:	add	x0, sp, #0x10
  401f98:	bl	402634 <ferror@plt+0xa54>
  401f9c:	ldr	w8, [x24, #616]
  401fa0:	sub	w8, w21, w8
  401fa4:	cmp	w8, #0x1
  401fa8:	b.eq	4020e4 <ferror@plt+0x504>  // b.none
  401fac:	bl	401b60 <__errno_location@plt>
  401fb0:	str	wzr, [x0]
  401fb4:	ldrsw	x8, [x24, #616]
  401fb8:	adrp	x1, 405000 <ferror@plt+0x3420>
  401fbc:	mov	x21, x0
  401fc0:	add	x1, x1, #0x164
  401fc4:	ldr	x22, [x19, x8, lsl #3]
  401fc8:	mov	w2, #0x5                   	// #5
  401fcc:	mov	x0, xzr
  401fd0:	bl	401b00 <dcgettext@plt>
  401fd4:	mov	x1, x0
  401fd8:	mov	x0, x22
  401fdc:	bl	403370 <ferror@plt+0x1790>
  401fe0:	ldrb	w8, [sp, #56]
  401fe4:	mov	w22, w0
  401fe8:	str	w0, [sp, #24]
  401fec:	tbz	w8, #1, 402000 <ferror@plt+0x420>
  401ff0:	ldr	w8, [sp, #20]
  401ff4:	sub	w8, w8, #0x1
  401ff8:	cmp	w8, #0x2
  401ffc:	b.cs	402218 <ferror@plt+0x638>  // b.hs, b.nlast
  402000:	ldr	x8, [sp, #32]
  402004:	cbnz	x8, 402018 <ferror@plt+0x438>
  402008:	ldr	x9, [sp, #40]
  40200c:	cbnz	x9, 402018 <ferror@plt+0x438>
  402010:	ldr	x9, [sp, #48]
  402014:	cbz	x9, 402024 <ferror@plt+0x444>
  402018:	ldr	w9, [sp, #20]
  40201c:	cmp	w9, #0x6
  402020:	b.ne	40220c <ferror@plt+0x62c>  // b.any
  402024:	ldr	w23, [sp, #20]
  402028:	cmp	w23, #0x6
  40202c:	b.ne	40203c <ferror@plt+0x45c>  // b.any
  402030:	ldr	x9, [sp, #40]
  402034:	cbz	x9, 402108 <ferror@plt+0x528>
  402038:	cbz	x8, 402114 <ferror@plt+0x534>
  40203c:	cmn	w20, #0x1
  402040:	b.ne	402048 <ferror@plt+0x468>  // b.any
  402044:	str	wzr, [sp, #16]
  402048:	mov	w0, w23
  40204c:	bl	401a30 <sched_get_priority_min@plt>
  402050:	cmp	w22, w0
  402054:	b.lt	4021e8 <ferror@plt+0x608>  // b.tstop
  402058:	mov	w0, w23
  40205c:	bl	401950 <sched_get_priority_max@plt>
  402060:	cmp	w0, w22
  402064:	b.lt	4021e8 <ferror@plt+0x608>  // b.tstop
  402068:	add	x0, sp, #0x10
  40206c:	bl	4026c4 <ferror@plt+0xae4>
  402070:	ldrb	w8, [sp, #56]
  402074:	tbz	w8, #3, 402080 <ferror@plt+0x4a0>
  402078:	add	x0, sp, #0x10
  40207c:	bl	402634 <ferror@plt+0xa54>
  402080:	ldr	w8, [sp, #16]
  402084:	cbnz	w8, 4020e4 <ferror@plt+0x504>
  402088:	ldrsw	x8, [x24, #616]
  40208c:	add	x19, x19, x8, lsl #3
  402090:	ldr	x0, [x19, #8]!
  402094:	mov	x1, x19
  402098:	bl	4019c0 <execvp@plt>
  40209c:	ldr	w8, [x21]
  4020a0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4020a4:	add	x1, x1, #0x265
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	cmp	w8, #0x2
  4020b0:	mov	w8, #0x7e                  	// #126
  4020b4:	mov	x0, xzr
  4020b8:	cinc	w20, w8, eq  // eq = none
  4020bc:	bl	401b00 <dcgettext@plt>
  4020c0:	ldr	x2, [x19]
  4020c4:	mov	x1, x0
  4020c8:	mov	w0, w20
  4020cc:	bl	401bb0 <err@plt>
  4020d0:	stp	x23, x24, [sp, #40]
  4020d4:	str	x22, [sp, #32]
  4020d8:	strb	w27, [sp, #56]
  4020dc:	stp	w20, w28, [sp, #16]
  4020e0:	bl	402254 <ferror@plt+0x674>
  4020e4:	ldp	x20, x19, [sp, #144]
  4020e8:	ldp	x22, x21, [sp, #128]
  4020ec:	ldp	x24, x23, [sp, #112]
  4020f0:	ldp	x26, x25, [sp, #96]
  4020f4:	ldp	x28, x27, [sp, #80]
  4020f8:	ldp	x29, x30, [sp, #64]
  4020fc:	mov	w0, wzr
  402100:	add	sp, sp, #0xa0
  402104:	ret
  402108:	ldr	x9, [sp, #48]
  40210c:	str	x9, [sp, #40]
  402110:	cbnz	x8, 40203c <ferror@plt+0x45c>
  402114:	ldr	x8, [sp, #40]
  402118:	str	x8, [sp, #32]
  40211c:	cmn	w20, #0x1
  402120:	b.ne	402048 <ferror@plt+0x468>  // b.any
  402124:	b	402044 <ferror@plt+0x464>
  402128:	adrp	x8, 416000 <ferror@plt+0x14420>
  40212c:	ldr	x19, [x8, #600]
  402130:	stp	x23, x24, [sp, #40]
  402134:	str	x22, [sp, #32]
  402138:	strb	w27, [sp, #56]
  40213c:	stp	w20, w28, [sp, #16]
  402140:	adrp	x1, 405000 <ferror@plt+0x3420>
  402144:	add	x1, x1, #0x133
  402148:	mov	w2, #0x5                   	// #5
  40214c:	mov	x0, xzr
  402150:	bl	401b00 <dcgettext@plt>
  402154:	adrp	x8, 416000 <ferror@plt+0x14420>
  402158:	ldr	x2, [x8, #632]
  40215c:	mov	x1, x0
  402160:	mov	x0, x19
  402164:	bl	401b90 <fprintf@plt>
  402168:	mov	w0, #0x1                   	// #1
  40216c:	bl	4017c0 <exit@plt>
  402170:	adrp	x1, 405000 <ferror@plt+0x3420>
  402174:	add	x1, x1, #0x115
  402178:	mov	w2, #0x5                   	// #5
  40217c:	mov	x0, xzr
  402180:	stp	x23, x24, [sp, #40]
  402184:	str	x22, [sp, #32]
  402188:	strb	w27, [sp, #56]
  40218c:	stp	w20, w28, [sp, #16]
  402190:	bl	401b00 <dcgettext@plt>
  402194:	adrp	x8, 416000 <ferror@plt+0x14420>
  402198:	ldr	x1, [x8, #632]
  40219c:	adrp	x2, 405000 <ferror@plt+0x3420>
  4021a0:	add	x2, x2, #0x121
  4021a4:	bl	401b50 <printf@plt>
  4021a8:	mov	w0, wzr
  4021ac:	bl	4017c0 <exit@plt>
  4021b0:	stp	x23, x24, [sp, #40]
  4021b4:	str	x22, [sp, #32]
  4021b8:	strb	w27, [sp, #56]
  4021bc:	stp	w20, w28, [sp, #16]
  4021c0:	bl	402330 <ferror@plt+0x750>
  4021c4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4021c8:	add	x1, x1, #0x15a
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	mov	x0, xzr
  4021d4:	bl	401b00 <dcgettext@plt>
  4021d8:	bl	401ad0 <warnx@plt>
  4021dc:	adrp	x8, 416000 <ferror@plt+0x14420>
  4021e0:	ldr	x19, [x8, #600]
  4021e4:	b	402140 <ferror@plt+0x560>
  4021e8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4021ec:	add	x1, x1, #0x21c
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	mov	x0, xzr
  4021f8:	bl	401b00 <dcgettext@plt>
  4021fc:	mov	x1, x0
  402200:	mov	w0, #0x1                   	// #1
  402204:	mov	w2, w22
  402208:	bl	401b20 <errx@plt>
  40220c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402210:	add	x1, x1, #0x1cc
  402214:	b	402220 <ferror@plt+0x640>
  402218:	adrp	x1, 405000 <ferror@plt+0x3420>
  40221c:	add	x1, x1, #0x17e
  402220:	mov	w2, #0x5                   	// #5
  402224:	mov	x0, xzr
  402228:	bl	401b00 <dcgettext@plt>
  40222c:	mov	x1, x0
  402230:	mov	w0, #0x1                   	// #1
  402234:	bl	401b20 <errx@plt>
  402238:	stp	x29, x30, [sp, #-16]!
  40223c:	adrp	x0, 402000 <ferror@plt+0x420>
  402240:	add	x0, x0, #0x7a8
  402244:	mov	x29, sp
  402248:	bl	404d08 <ferror@plt+0x3128>
  40224c:	ldp	x29, x30, [sp], #16
  402250:	ret
  402254:	stp	x29, x30, [sp, #-80]!
  402258:	stp	x26, x25, [sp, #16]
  40225c:	stp	x20, x19, [sp, #64]
  402260:	adrp	x26, 405000 <ferror@plt+0x3420>
  402264:	adrp	x19, 405000 <ferror@plt+0x3420>
  402268:	adrp	x20, 405000 <ferror@plt+0x3420>
  40226c:	mov	x25, xzr
  402270:	add	x26, x26, #0x0
  402274:	add	x19, x19, #0x286
  402278:	add	x20, x20, #0x2a3
  40227c:	stp	x24, x23, [sp, #32]
  402280:	stp	x22, x21, [sp, #48]
  402284:	mov	x29, sp
  402288:	b	4022c0 <ferror@plt+0x6e0>
  40228c:	mov	w2, #0x5                   	// #5
  402290:	mov	x0, xzr
  402294:	mov	x1, x20
  402298:	bl	401b00 <dcgettext@plt>
  40229c:	mov	x22, x0
  4022a0:	mov	w0, w21
  4022a4:	bl	402890 <ferror@plt+0xcb0>
  4022a8:	mov	x1, x0
  4022ac:	mov	x0, x22
  4022b0:	bl	401b50 <printf@plt>
  4022b4:	add	x25, x25, #0x4
  4022b8:	cmp	x25, #0x18
  4022bc:	b.eq	402318 <ferror@plt+0x738>  // b.none
  4022c0:	ldr	w21, [x26, x25]
  4022c4:	mov	w0, w21
  4022c8:	bl	401950 <sched_get_priority_max@plt>
  4022cc:	mov	w22, w0
  4022d0:	mov	w0, w21
  4022d4:	bl	401a30 <sched_get_priority_min@plt>
  4022d8:	orr	w8, w0, w22
  4022dc:	tbnz	w8, #31, 40228c <ferror@plt+0x6ac>
  4022e0:	mov	w23, w0
  4022e4:	mov	w2, #0x5                   	// #5
  4022e8:	mov	x0, xzr
  4022ec:	mov	x1, x19
  4022f0:	bl	401b00 <dcgettext@plt>
  4022f4:	mov	x24, x0
  4022f8:	mov	w0, w21
  4022fc:	bl	402890 <ferror@plt+0xcb0>
  402300:	mov	x1, x0
  402304:	mov	x0, x24
  402308:	mov	w2, w23
  40230c:	mov	w3, w22
  402310:	bl	401b50 <printf@plt>
  402314:	b	4022b4 <ferror@plt+0x6d4>
  402318:	ldp	x20, x19, [sp, #64]
  40231c:	ldp	x22, x21, [sp, #48]
  402320:	ldp	x24, x23, [sp, #32]
  402324:	ldp	x26, x25, [sp, #16]
  402328:	ldp	x29, x30, [sp], #80
  40232c:	ret
  402330:	stp	x29, x30, [sp, #-32]!
  402334:	adrp	x8, 416000 <ferror@plt+0x14420>
  402338:	str	x19, [sp, #16]
  40233c:	ldr	x19, [x8, #624]
  402340:	adrp	x1, 405000 <ferror@plt+0x3420>
  402344:	add	x1, x1, #0x304
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	mov	x29, sp
  402354:	bl	401b00 <dcgettext@plt>
  402358:	mov	x1, x19
  40235c:	bl	4017b0 <fputs@plt>
  402360:	mov	w0, #0xa                   	// #10
  402364:	mov	x1, x19
  402368:	bl	401830 <fputc@plt>
  40236c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402370:	add	x1, x1, #0x346
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	bl	401b00 <dcgettext@plt>
  402380:	mov	x1, x19
  402384:	bl	4017b0 <fputs@plt>
  402388:	mov	w0, #0xa                   	// #10
  40238c:	mov	x1, x19
  402390:	bl	401830 <fputc@plt>
  402394:	adrp	x1, 405000 <ferror@plt+0x3420>
  402398:	add	x1, x1, #0x3aa
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	mov	x0, xzr
  4023a4:	bl	401b00 <dcgettext@plt>
  4023a8:	mov	x1, x19
  4023ac:	bl	4017b0 <fputs@plt>
  4023b0:	mov	w0, #0xa                   	// #10
  4023b4:	mov	x1, x19
  4023b8:	bl	401830 <fputc@plt>
  4023bc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023c0:	add	x1, x1, #0x3d0
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	mov	x0, xzr
  4023cc:	bl	401b00 <dcgettext@plt>
  4023d0:	mov	x1, x19
  4023d4:	bl	4017b0 <fputs@plt>
  4023d8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023dc:	add	x1, x1, #0x3e1
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	401b00 <dcgettext@plt>
  4023ec:	mov	x1, x19
  4023f0:	bl	4017b0 <fputs@plt>
  4023f4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023f8:	add	x1, x1, #0x412
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	mov	x0, xzr
  402404:	bl	401b00 <dcgettext@plt>
  402408:	mov	x1, x19
  40240c:	bl	4017b0 <fputs@plt>
  402410:	adrp	x1, 405000 <ferror@plt+0x3420>
  402414:	add	x1, x1, #0x446
  402418:	mov	w2, #0x5                   	// #5
  40241c:	mov	x0, xzr
  402420:	bl	401b00 <dcgettext@plt>
  402424:	mov	x1, x19
  402428:	bl	4017b0 <fputs@plt>
  40242c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402430:	add	x1, x1, #0x476
  402434:	mov	w2, #0x5                   	// #5
  402438:	mov	x0, xzr
  40243c:	bl	401b00 <dcgettext@plt>
  402440:	mov	x1, x19
  402444:	bl	4017b0 <fputs@plt>
  402448:	adrp	x1, 405000 <ferror@plt+0x3420>
  40244c:	add	x1, x1, #0x4a6
  402450:	mov	w2, #0x5                   	// #5
  402454:	mov	x0, xzr
  402458:	bl	401b00 <dcgettext@plt>
  40245c:	mov	x1, x19
  402460:	bl	4017b0 <fputs@plt>
  402464:	adrp	x1, 405000 <ferror@plt+0x3420>
  402468:	add	x1, x1, #0x4d7
  40246c:	mov	w2, #0x5                   	// #5
  402470:	mov	x0, xzr
  402474:	bl	401b00 <dcgettext@plt>
  402478:	mov	x1, x19
  40247c:	bl	4017b0 <fputs@plt>
  402480:	mov	w0, #0xa                   	// #10
  402484:	mov	x1, x19
  402488:	bl	401830 <fputc@plt>
  40248c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402490:	add	x1, x1, #0x50f
  402494:	mov	w2, #0x5                   	// #5
  402498:	mov	x0, xzr
  40249c:	bl	401b00 <dcgettext@plt>
  4024a0:	mov	x1, x19
  4024a4:	bl	4017b0 <fputs@plt>
  4024a8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024ac:	add	x1, x1, #0x524
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	mov	x0, xzr
  4024b8:	bl	401b00 <dcgettext@plt>
  4024bc:	mov	x1, x19
  4024c0:	bl	4017b0 <fputs@plt>
  4024c4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024c8:	add	x1, x1, #0x567
  4024cc:	mov	w2, #0x5                   	// #5
  4024d0:	mov	x0, xzr
  4024d4:	bl	401b00 <dcgettext@plt>
  4024d8:	mov	x1, x19
  4024dc:	bl	4017b0 <fputs@plt>
  4024e0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024e4:	add	x1, x1, #0x5a2
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	mov	x0, xzr
  4024f0:	bl	401b00 <dcgettext@plt>
  4024f4:	mov	x1, x19
  4024f8:	bl	4017b0 <fputs@plt>
  4024fc:	adrp	x1, 405000 <ferror@plt+0x3420>
  402500:	add	x1, x1, #0x5dc
  402504:	mov	w2, #0x5                   	// #5
  402508:	mov	x0, xzr
  40250c:	bl	401b00 <dcgettext@plt>
  402510:	mov	x1, x19
  402514:	bl	4017b0 <fputs@plt>
  402518:	mov	w0, #0xa                   	// #10
  40251c:	mov	x1, x19
  402520:	bl	401830 <fputc@plt>
  402524:	adrp	x1, 405000 <ferror@plt+0x3420>
  402528:	add	x1, x1, #0x618
  40252c:	mov	w2, #0x5                   	// #5
  402530:	mov	x0, xzr
  402534:	bl	401b00 <dcgettext@plt>
  402538:	mov	x1, x19
  40253c:	bl	4017b0 <fputs@plt>
  402540:	adrp	x1, 405000 <ferror@plt+0x3420>
  402544:	add	x1, x1, #0x628
  402548:	mov	w2, #0x5                   	// #5
  40254c:	mov	x0, xzr
  402550:	bl	401b00 <dcgettext@plt>
  402554:	mov	x1, x19
  402558:	bl	4017b0 <fputs@plt>
  40255c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402560:	add	x1, x1, #0x672
  402564:	mov	w2, #0x5                   	// #5
  402568:	mov	x0, xzr
  40256c:	bl	401b00 <dcgettext@plt>
  402570:	mov	x1, x19
  402574:	bl	4017b0 <fputs@plt>
  402578:	adrp	x1, 405000 <ferror@plt+0x3420>
  40257c:	add	x1, x1, #0x6ab
  402580:	mov	w2, #0x5                   	// #5
  402584:	mov	x0, xzr
  402588:	bl	401b00 <dcgettext@plt>
  40258c:	mov	x1, x19
  402590:	bl	4017b0 <fputs@plt>
  402594:	adrp	x1, 405000 <ferror@plt+0x3420>
  402598:	add	x1, x1, #0x6e0
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	mov	x0, xzr
  4025a4:	bl	401b00 <dcgettext@plt>
  4025a8:	mov	x1, x19
  4025ac:	bl	4017b0 <fputs@plt>
  4025b0:	mov	w0, #0xa                   	// #10
  4025b4:	mov	x1, x19
  4025b8:	bl	401830 <fputc@plt>
  4025bc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025c0:	add	x1, x1, #0x72f
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	mov	x0, xzr
  4025cc:	bl	401b00 <dcgettext@plt>
  4025d0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025d4:	mov	x19, x0
  4025d8:	add	x1, x1, #0x750
  4025dc:	mov	w2, #0x5                   	// #5
  4025e0:	mov	x0, xzr
  4025e4:	bl	401b00 <dcgettext@plt>
  4025e8:	mov	x4, x0
  4025ec:	adrp	x0, 405000 <ferror@plt+0x3420>
  4025f0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025f4:	adrp	x3, 405000 <ferror@plt+0x3420>
  4025f8:	add	x0, x0, #0x712
  4025fc:	add	x1, x1, #0x723
  402600:	add	x3, x3, #0x741
  402604:	mov	x2, x19
  402608:	bl	401b50 <printf@plt>
  40260c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402610:	add	x1, x1, #0x760
  402614:	mov	w2, #0x5                   	// #5
  402618:	mov	x0, xzr
  40261c:	bl	401b00 <dcgettext@plt>
  402620:	adrp	x1, 405000 <ferror@plt+0x3420>
  402624:	add	x1, x1, #0x77b
  402628:	bl	401b50 <printf@plt>
  40262c:	mov	w0, wzr
  402630:	bl	4017c0 <exit@plt>
  402634:	sub	sp, sp, #0x30
  402638:	stp	x29, x30, [sp, #16]
  40263c:	stp	x20, x19, [sp, #32]
  402640:	ldrb	w8, [x0, #40]
  402644:	mov	x19, x0
  402648:	add	x29, sp, #0x10
  40264c:	tbnz	w8, #0, 402660 <ferror@plt+0xa80>
  402650:	ldr	w1, [x19]
  402654:	mov	x0, x19
  402658:	bl	40293c <ferror@plt+0xd5c>
  40265c:	b	402698 <ferror@plt+0xab8>
  402660:	ldr	w0, [x19]
  402664:	bl	404638 <ferror@plt+0x2a58>
  402668:	cbz	x0, 4026a8 <ferror@plt+0xac8>
  40266c:	mov	x20, x0
  402670:	sub	x1, x29, #0x4
  402674:	mov	x0, x20
  402678:	bl	4046d0 <ferror@plt+0x2af0>
  40267c:	cbnz	w0, 402690 <ferror@plt+0xab0>
  402680:	ldur	w1, [x29, #-4]
  402684:	mov	x0, x19
  402688:	bl	40293c <ferror@plt+0xd5c>
  40268c:	b	402670 <ferror@plt+0xa90>
  402690:	mov	x0, x20
  402694:	bl	40469c <ferror@plt+0x2abc>
  402698:	ldp	x20, x19, [sp, #32]
  40269c:	ldp	x29, x30, [sp, #16]
  4026a0:	add	sp, sp, #0x30
  4026a4:	ret
  4026a8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026ac:	add	x1, x1, #0x783
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	bl	401b00 <dcgettext@plt>
  4026b8:	mov	x1, x0
  4026bc:	mov	w0, #0x1                   	// #1
  4026c0:	bl	401bb0 <err@plt>
  4026c4:	sub	sp, sp, #0x30
  4026c8:	stp	x29, x30, [sp, #16]
  4026cc:	stp	x20, x19, [sp, #32]
  4026d0:	ldrb	w8, [x0, #40]
  4026d4:	mov	x19, x0
  4026d8:	add	x29, sp, #0x10
  4026dc:	tbnz	w8, #0, 402710 <ferror@plt+0xb30>
  4026e0:	ldr	w1, [x19]
  4026e4:	mov	x0, x19
  4026e8:	bl	402b5c <ferror@plt+0xf7c>
  4026ec:	cmn	w0, #0x1
  4026f0:	b.ne	402770 <ferror@plt+0xb90>  // b.any
  4026f4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026f8:	add	x1, x1, #0x930
  4026fc:	mov	w2, #0x5                   	// #5
  402700:	mov	x0, xzr
  402704:	bl	401b00 <dcgettext@plt>
  402708:	ldr	w2, [x19]
  40270c:	b	40275c <ferror@plt+0xb7c>
  402710:	ldr	w0, [x19]
  402714:	bl	404638 <ferror@plt+0x2a58>
  402718:	cbz	x0, 40278c <ferror@plt+0xbac>
  40271c:	mov	x20, x0
  402720:	sub	x1, x29, #0x4
  402724:	mov	x0, x20
  402728:	bl	4046d0 <ferror@plt+0x2af0>
  40272c:	cbnz	w0, 402768 <ferror@plt+0xb88>
  402730:	ldur	w1, [x29, #-4]
  402734:	mov	x0, x19
  402738:	bl	402b5c <ferror@plt+0xf7c>
  40273c:	cmn	w0, #0x1
  402740:	b.ne	402720 <ferror@plt+0xb40>  // b.any
  402744:	adrp	x1, 405000 <ferror@plt+0x3420>
  402748:	add	x1, x1, #0x912
  40274c:	mov	w2, #0x5                   	// #5
  402750:	mov	x0, xzr
  402754:	bl	401b00 <dcgettext@plt>
  402758:	ldur	w2, [x29, #-4]
  40275c:	mov	x1, x0
  402760:	mov	w0, #0x1                   	// #1
  402764:	bl	401bb0 <err@plt>
  402768:	mov	x0, x20
  40276c:	bl	40469c <ferror@plt+0x2abc>
  402770:	ldrb	w8, [x19, #40]
  402774:	orr	w8, w8, #0x4
  402778:	strb	w8, [x19, #40]
  40277c:	ldp	x20, x19, [sp, #32]
  402780:	ldp	x29, x30, [sp, #16]
  402784:	add	sp, sp, #0x30
  402788:	ret
  40278c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402790:	add	x1, x1, #0x783
  402794:	mov	w2, #0x5                   	// #5
  402798:	bl	401b00 <dcgettext@plt>
  40279c:	mov	x1, x0
  4027a0:	mov	w0, #0x1                   	// #1
  4027a4:	bl	401bb0 <err@plt>
  4027a8:	stp	x29, x30, [sp, #-32]!
  4027ac:	adrp	x8, 416000 <ferror@plt+0x14420>
  4027b0:	ldr	x0, [x8, #624]
  4027b4:	str	x19, [sp, #16]
  4027b8:	mov	x29, sp
  4027bc:	bl	402824 <ferror@plt+0xc44>
  4027c0:	cbz	w0, 4027d4 <ferror@plt+0xbf4>
  4027c4:	bl	401b60 <__errno_location@plt>
  4027c8:	ldr	w8, [x0]
  4027cc:	cmp	w8, #0x20
  4027d0:	b.ne	4027f0 <ferror@plt+0xc10>  // b.any
  4027d4:	adrp	x8, 416000 <ferror@plt+0x14420>
  4027d8:	ldr	x0, [x8, #600]
  4027dc:	bl	402824 <ferror@plt+0xc44>
  4027e0:	cbnz	w0, 402810 <ferror@plt+0xc30>
  4027e4:	ldr	x19, [sp, #16]
  4027e8:	ldp	x29, x30, [sp], #32
  4027ec:	ret
  4027f0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4027f4:	add	x1, x1, #0x27a
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	mov	x0, xzr
  402800:	mov	w19, w8
  402804:	bl	401b00 <dcgettext@plt>
  402808:	cbnz	w19, 402818 <ferror@plt+0xc38>
  40280c:	bl	401ad0 <warnx@plt>
  402810:	mov	w0, #0x1                   	// #1
  402814:	bl	401780 <_exit@plt>
  402818:	bl	4019f0 <warn@plt>
  40281c:	mov	w0, #0x1                   	// #1
  402820:	bl	401780 <_exit@plt>
  402824:	stp	x29, x30, [sp, #-32]!
  402828:	stp	x20, x19, [sp, #16]
  40282c:	mov	x29, sp
  402830:	mov	x20, x0
  402834:	bl	401b60 <__errno_location@plt>
  402838:	mov	x19, x0
  40283c:	str	wzr, [x0]
  402840:	mov	x0, x20
  402844:	bl	401be0 <ferror@plt>
  402848:	cbnz	w0, 402858 <ferror@plt+0xc78>
  40284c:	mov	x0, x20
  402850:	bl	401ab0 <fflush@plt>
  402854:	cbz	w0, 402870 <ferror@plt+0xc90>
  402858:	ldr	w8, [x19]
  40285c:	cmp	w8, #0x9
  402860:	csetm	w0, ne  // ne = any
  402864:	ldp	x20, x19, [sp, #16]
  402868:	ldp	x29, x30, [sp], #32
  40286c:	ret
  402870:	mov	x0, x20
  402874:	bl	401860 <fileno@plt>
  402878:	tbnz	w0, #31, 402858 <ferror@plt+0xc78>
  40287c:	bl	4017d0 <dup@plt>
  402880:	tbnz	w0, #31, 402858 <ferror@plt+0xc78>
  402884:	bl	401960 <close@plt>
  402888:	cbnz	w0, 402858 <ferror@plt+0xc78>
  40288c:	b	402864 <ferror@plt+0xc84>
  402890:	cmp	w0, #0x6
  402894:	b.hi	4028c8 <ferror@plt+0xce8>  // b.pmore
  402898:	adrp	x9, 404000 <ferror@plt+0x2420>
  40289c:	mov	w8, w0
  4028a0:	add	x9, x9, #0xdd8
  4028a4:	adr	x10, 4028bc <ferror@plt+0xcdc>
  4028a8:	ldrb	w11, [x9, x8]
  4028ac:	add	x10, x10, x11, lsl #2
  4028b0:	adrp	x0, 405000 <ferror@plt+0x3420>
  4028b4:	add	x0, x0, #0x2b6
  4028b8:	br	x10
  4028bc:	adrp	x0, 405000 <ferror@plt+0x3420>
  4028c0:	add	x0, x0, #0x2e1
  4028c4:	ret
  4028c8:	mov	w8, #0x2                   	// #2
  4028cc:	movk	w8, #0x4000, lsl #16
  4028d0:	cmp	w0, w8
  4028d4:	b.eq	4028f4 <ferror@plt+0xd14>  // b.none
  4028d8:	mov	w8, #0x1                   	// #1
  4028dc:	movk	w8, #0x4000, lsl #16
  4028e0:	cmp	w0, w8
  4028e4:	b.ne	402900 <ferror@plt+0xd20>  // b.any
  4028e8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4028ec:	add	x0, x0, #0x2c2
  4028f0:	ret
  4028f4:	adrp	x0, 405000 <ferror@plt+0x3420>
  4028f8:	add	x0, x0, #0x2d8
  4028fc:	ret
  402900:	stp	x29, x30, [sp, #-16]!
  402904:	adrp	x1, 405000 <ferror@plt+0x3420>
  402908:	add	x1, x1, #0x2fc
  40290c:	mov	w2, #0x5                   	// #5
  402910:	mov	x0, xzr
  402914:	mov	x29, sp
  402918:	bl	401b00 <dcgettext@plt>
  40291c:	ldp	x29, x30, [sp], #16
  402920:	ret
  402924:	adrp	x0, 405000 <ferror@plt+0x3420>
  402928:	add	x0, x0, #0x2cd
  40292c:	ret
  402930:	adrp	x0, 405000 <ferror@plt+0x3420>
  402934:	add	x0, x0, #0x2ed
  402938:	ret
  40293c:	sub	sp, sp, #0x90
  402940:	stp	x20, x19, [sp, #128]
  402944:	mov	w19, w1
  402948:	mov	x20, x0
  40294c:	stp	x29, x30, [sp, #48]
  402950:	str	x27, [sp, #64]
  402954:	stp	x26, x25, [sp, #80]
  402958:	stp	x24, x23, [sp, #96]
  40295c:	stp	x22, x21, [sp, #112]
  402960:	add	x29, sp, #0x30
  402964:	cbnz	w1, 402970 <ferror@plt+0xd90>
  402968:	bl	401880 <getpid@plt>
  40296c:	mov	w19, w0
  402970:	bl	401b60 <__errno_location@plt>
  402974:	mov	x26, x0
  402978:	str	wzr, [x0]
  40297c:	mov	x1, sp
  402980:	mov	w0, w19
  402984:	bl	402b34 <ferror@plt+0xf54>
  402988:	cbz	w0, 4029b4 <ferror@plt+0xdd4>
  40298c:	ldr	w8, [x26]
  402990:	cmp	w8, #0x26
  402994:	b.ne	402b04 <ferror@plt+0xf24>  // b.any
  402998:	mov	w27, wzr
  40299c:	mov	w25, wzr
  4029a0:	mov	x21, xzr
  4029a4:	mov	x22, xzr
  4029a8:	mov	x23, xzr
  4029ac:	mov	w24, #0xffffffff            	// #-1
  4029b0:	b	4029c8 <ferror@plt+0xde8>
  4029b4:	ldp	w24, w8, [sp, #4]
  4029b8:	ldr	w25, [sp, #20]
  4029bc:	ldp	x22, x21, [sp, #24]
  4029c0:	ldr	x23, [sp, #40]
  4029c4:	and	w27, w8, #0x1
  4029c8:	ldr	w8, [x26]
  4029cc:	cmp	w8, #0x26
  4029d0:	b.ne	402a10 <ferror@plt+0xe30>  // b.any
  4029d4:	mov	w0, w19
  4029d8:	bl	401a40 <sched_getscheduler@plt>
  4029dc:	cmn	w0, #0x1
  4029e0:	b.eq	402b04 <ferror@plt+0xf24>  // b.none
  4029e4:	mov	w24, w0
  4029e8:	mov	x1, sp
  4029ec:	mov	w0, w19
  4029f0:	bl	401aa0 <sched_getparam@plt>
  4029f4:	cbnz	w0, 402b10 <ferror@plt+0xf30>
  4029f8:	ldr	w25, [sp]
  4029fc:	mov	w9, #0x3                   	// #3
  402a00:	orr	w8, w24, #0x2
  402a04:	movk	w9, #0x4000, lsl #16
  402a08:	cmp	w8, w9
  402a0c:	csinc	w27, w27, wzr, ne  // ne = any
  402a10:	ldrb	w8, [x20, #40]
  402a14:	adrp	x9, 405000 <ferror@plt+0x3420>
  402a18:	adrp	x10, 405000 <ferror@plt+0x3420>
  402a1c:	add	x9, x9, #0x7e3
  402a20:	add	x10, x10, #0x806
  402a24:	tst	w8, #0x4
  402a28:	csel	x1, x10, x9, eq  // eq = none
  402a2c:	mov	w2, #0x5                   	// #5
  402a30:	mov	x0, xzr
  402a34:	bl	401b00 <dcgettext@plt>
  402a38:	mov	x26, x0
  402a3c:	mov	w0, w24
  402a40:	bl	402890 <ferror@plt+0xcb0>
  402a44:	mov	x2, x0
  402a48:	mov	x0, x26
  402a4c:	mov	w1, w19
  402a50:	bl	401b50 <printf@plt>
  402a54:	cbz	w27, 402a64 <ferror@plt+0xe84>
  402a58:	adrp	x0, 405000 <ferror@plt+0x3420>
  402a5c:	add	x0, x0, #0x82d
  402a60:	bl	401b50 <printf@plt>
  402a64:	mov	w0, #0xa                   	// #10
  402a68:	bl	401b70 <putchar@plt>
  402a6c:	ldrb	w8, [x20, #40]
  402a70:	adrp	x9, 405000 <ferror@plt+0x3420>
  402a74:	adrp	x10, 405000 <ferror@plt+0x3420>
  402a78:	add	x9, x9, #0x842
  402a7c:	add	x10, x10, #0x868
  402a80:	tst	w8, #0x4
  402a84:	csel	x1, x10, x9, eq  // eq = none
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	mov	x0, xzr
  402a90:	bl	401b00 <dcgettext@plt>
  402a94:	mov	w1, w19
  402a98:	mov	w2, w25
  402a9c:	bl	401b50 <printf@plt>
  402aa0:	cmp	w24, #0x6
  402aa4:	b.ne	402ae4 <ferror@plt+0xf04>  // b.any
  402aa8:	ldrb	w8, [x20, #40]
  402aac:	adrp	x9, 405000 <ferror@plt+0x3420>
  402ab0:	adrp	x10, 405000 <ferror@plt+0x3420>
  402ab4:	add	x9, x9, #0x892
  402ab8:	add	x10, x10, #0x8d0
  402abc:	tst	w8, #0x4
  402ac0:	csel	x1, x10, x9, eq  // eq = none
  402ac4:	mov	w2, #0x5                   	// #5
  402ac8:	mov	x0, xzr
  402acc:	bl	401b00 <dcgettext@plt>
  402ad0:	mov	w1, w19
  402ad4:	mov	x2, x22
  402ad8:	mov	x3, x21
  402adc:	mov	x4, x23
  402ae0:	bl	401b50 <printf@plt>
  402ae4:	ldp	x20, x19, [sp, #128]
  402ae8:	ldp	x22, x21, [sp, #112]
  402aec:	ldp	x24, x23, [sp, #96]
  402af0:	ldp	x26, x25, [sp, #80]
  402af4:	ldr	x27, [sp, #64]
  402af8:	ldp	x29, x30, [sp, #48]
  402afc:	add	sp, sp, #0x90
  402b00:	ret
  402b04:	adrp	x1, 405000 <ferror@plt+0x3420>
  402b08:	add	x1, x1, #0x7a3
  402b0c:	b	402b18 <ferror@plt+0xf38>
  402b10:	adrp	x1, 405000 <ferror@plt+0x3420>
  402b14:	add	x1, x1, #0x7c1
  402b18:	mov	w2, #0x5                   	// #5
  402b1c:	mov	x0, xzr
  402b20:	bl	401b00 <dcgettext@plt>
  402b24:	mov	x1, x0
  402b28:	mov	w0, #0x1                   	// #1
  402b2c:	mov	w2, w19
  402b30:	bl	401bb0 <err@plt>
  402b34:	stp	x29, x30, [sp, #-16]!
  402b38:	mov	x2, x1
  402b3c:	mov	w1, w0
  402b40:	mov	w0, #0x113                 	// #275
  402b44:	mov	w3, #0x30                  	// #48
  402b48:	mov	w4, wzr
  402b4c:	mov	x29, sp
  402b50:	bl	401b80 <syscall@plt>
  402b54:	ldp	x29, x30, [sp], #16
  402b58:	ret
  402b5c:	sub	sp, sp, #0x50
  402b60:	movi	v0.2d, #0x0
  402b64:	mov	w8, #0x30                  	// #48
  402b68:	stp	x29, x30, [sp, #48]
  402b6c:	stp	x20, x19, [sp, #64]
  402b70:	stp	q0, q0, [sp, #16]
  402b74:	str	q0, [sp]
  402b78:	str	w8, [sp]
  402b7c:	ldr	w8, [x0, #4]
  402b80:	mov	x20, x0
  402b84:	mov	w19, w1
  402b88:	add	x29, sp, #0x30
  402b8c:	cmp	w8, #0x6
  402b90:	b.ne	402bf4 <ferror@plt+0x1014>  // b.any
  402b94:	mov	w0, wzr
  402b98:	mov	w1, w19
  402b9c:	bl	4019d0 <getpriority@plt>
  402ba0:	ldr	w8, [x20, #4]
  402ba4:	str	w8, [sp, #4]
  402ba8:	ldr	w8, [x20, #8]
  402bac:	stp	w0, w8, [sp, #16]
  402bb0:	ldr	x8, [x20, #16]
  402bb4:	str	x8, [sp, #24]
  402bb8:	ldr	x8, [x20, #32]
  402bbc:	str	x8, [sp, #40]
  402bc0:	ldr	x8, [x20, #24]
  402bc4:	str	x8, [sp, #32]
  402bc8:	ldrb	w8, [x20, #40]
  402bcc:	tbz	w8, #1, 402bdc <ferror@plt+0xffc>
  402bd0:	ldr	x8, [sp, #8]
  402bd4:	orr	x8, x8, #0x40000000
  402bd8:	str	x8, [sp, #8]
  402bdc:	bl	401b60 <__errno_location@plt>
  402be0:	str	wzr, [x0]
  402be4:	mov	x1, sp
  402be8:	mov	w0, w19
  402bec:	bl	402c64 <ferror@plt+0x1084>
  402bf0:	b	402c00 <ferror@plt+0x1020>
  402bf4:	mov	x0, x20
  402bf8:	mov	w1, w19
  402bfc:	bl	402c10 <ferror@plt+0x1030>
  402c00:	ldp	x20, x19, [sp, #64]
  402c04:	ldp	x29, x30, [sp, #48]
  402c08:	add	sp, sp, #0x50
  402c0c:	ret
  402c10:	stp	x29, x30, [sp, #-48]!
  402c14:	str	x21, [sp, #16]
  402c18:	stp	x20, x19, [sp, #32]
  402c1c:	ldp	w21, w8, [x0, #4]
  402c20:	mov	x29, sp
  402c24:	mov	x19, x0
  402c28:	mov	w20, w1
  402c2c:	str	w8, [x29, #24]
  402c30:	bl	401b60 <__errno_location@plt>
  402c34:	str	wzr, [x0]
  402c38:	ldrb	w8, [x19, #40]
  402c3c:	add	x3, x29, #0x18
  402c40:	mov	w0, #0x77                  	// #119
  402c44:	mov	w1, w20
  402c48:	and	w8, w8, #0x2
  402c4c:	orr	w2, w21, w8, lsl #29
  402c50:	bl	401b80 <syscall@plt>
  402c54:	ldp	x20, x19, [sp, #32]
  402c58:	ldr	x21, [sp, #16]
  402c5c:	ldp	x29, x30, [sp], #48
  402c60:	ret
  402c64:	stp	x29, x30, [sp, #-16]!
  402c68:	mov	x2, x1
  402c6c:	mov	w1, w0
  402c70:	mov	w0, #0x112                 	// #274
  402c74:	mov	w3, wzr
  402c78:	mov	x29, sp
  402c7c:	bl	401b80 <syscall@plt>
  402c80:	ldp	x29, x30, [sp], #16
  402c84:	ret
  402c88:	adrp	x8, 416000 <ferror@plt+0x14420>
  402c8c:	str	w0, [x8, #592]
  402c90:	ret
  402c94:	sub	sp, sp, #0x80
  402c98:	stp	x29, x30, [sp, #32]
  402c9c:	stp	x28, x27, [sp, #48]
  402ca0:	stp	x26, x25, [sp, #64]
  402ca4:	stp	x24, x23, [sp, #80]
  402ca8:	stp	x22, x21, [sp, #96]
  402cac:	stp	x20, x19, [sp, #112]
  402cb0:	add	x29, sp, #0x20
  402cb4:	str	xzr, [x1]
  402cb8:	cbz	x0, 402cf4 <ferror@plt+0x1114>
  402cbc:	ldrb	w8, [x0]
  402cc0:	mov	x21, x0
  402cc4:	cbz	w8, 402cf4 <ferror@plt+0x1114>
  402cc8:	mov	x20, x2
  402ccc:	mov	x19, x1
  402cd0:	bl	401a00 <__ctype_b_loc@plt>
  402cd4:	ldr	x8, [x0]
  402cd8:	mov	x23, x0
  402cdc:	mov	x9, x21
  402ce0:	ldrb	w10, [x9], #1
  402ce4:	ldrh	w11, [x8, x10, lsl #1]
  402ce8:	tbnz	w11, #13, 402ce0 <ferror@plt+0x1100>
  402cec:	cmp	w10, #0x2d
  402cf0:	b.ne	402d0c <ferror@plt+0x112c>  // b.any
  402cf4:	mov	w21, #0xffffffea            	// #-22
  402cf8:	tbz	w21, #31, 402f38 <ferror@plt+0x1358>
  402cfc:	neg	w19, w21
  402d00:	bl	401b60 <__errno_location@plt>
  402d04:	str	w19, [x0]
  402d08:	b	402f38 <ferror@plt+0x1358>
  402d0c:	bl	401b60 <__errno_location@plt>
  402d10:	mov	x25, x0
  402d14:	str	wzr, [x0]
  402d18:	sub	x1, x29, #0x8
  402d1c:	mov	x0, x21
  402d20:	mov	w2, wzr
  402d24:	stur	xzr, [x29, #-8]
  402d28:	bl	401980 <strtoumax@plt>
  402d2c:	ldur	x24, [x29, #-8]
  402d30:	str	x0, [sp, #16]
  402d34:	cmp	x24, x21
  402d38:	b.eq	402d50 <ferror@plt+0x1170>  // b.none
  402d3c:	add	x8, x0, #0x1
  402d40:	cmp	x8, #0x1
  402d44:	b.hi	402d68 <ferror@plt+0x1188>  // b.pmore
  402d48:	ldr	w8, [x25]
  402d4c:	cbz	w8, 402d68 <ferror@plt+0x1188>
  402d50:	ldr	w8, [x25]
  402d54:	mov	w9, #0xffffffea            	// #-22
  402d58:	cmp	w8, #0x0
  402d5c:	csneg	w21, w9, w8, eq  // eq = none
  402d60:	tbz	w21, #31, 402f38 <ferror@plt+0x1358>
  402d64:	b	402cfc <ferror@plt+0x111c>
  402d68:	cbz	x24, 402f28 <ferror@plt+0x1348>
  402d6c:	ldrb	w8, [x24]
  402d70:	cbz	w8, 402f28 <ferror@plt+0x1348>
  402d74:	mov	w28, wzr
  402d78:	mov	w21, wzr
  402d7c:	mov	x22, xzr
  402d80:	b	402d98 <ferror@plt+0x11b8>
  402d84:	mov	x27, xzr
  402d88:	cbz	x22, 402e20 <ferror@plt+0x1240>
  402d8c:	mov	w21, #0xffffffea            	// #-22
  402d90:	mov	w8, wzr
  402d94:	tbz	wzr, #0, 402f34 <ferror@plt+0x1354>
  402d98:	ldrb	w8, [x24, #1]
  402d9c:	cmp	w8, #0x61
  402da0:	b.le	402de0 <ferror@plt+0x1200>
  402da4:	cmp	w8, #0x62
  402da8:	b.eq	402de8 <ferror@plt+0x1208>  // b.none
  402dac:	cmp	w8, #0x69
  402db0:	b.ne	402df4 <ferror@plt+0x1214>  // b.any
  402db4:	ldrb	w9, [x24, #2]
  402db8:	orr	w9, w9, #0x20
  402dbc:	cmp	w9, #0x62
  402dc0:	b.ne	402dcc <ferror@plt+0x11ec>  // b.any
  402dc4:	ldrb	w9, [x24, #3]
  402dc8:	cbz	w9, 402f5c <ferror@plt+0x137c>
  402dcc:	cmp	w8, #0x42
  402dd0:	b.eq	402de8 <ferror@plt+0x1208>  // b.none
  402dd4:	cmp	w8, #0x62
  402dd8:	b.ne	402df0 <ferror@plt+0x1210>  // b.any
  402ddc:	b	402de8 <ferror@plt+0x1208>
  402de0:	cmp	w8, #0x42
  402de4:	b.ne	402df0 <ferror@plt+0x1210>  // b.any
  402de8:	ldrb	w9, [x24, #2]
  402dec:	cbz	w9, 402f64 <ferror@plt+0x1384>
  402df0:	cbz	w8, 402f5c <ferror@plt+0x137c>
  402df4:	bl	401850 <localeconv@plt>
  402df8:	cbz	x0, 402e08 <ferror@plt+0x1228>
  402dfc:	ldr	x26, [x0]
  402e00:	cbnz	x26, 402e10 <ferror@plt+0x1230>
  402e04:	b	402d84 <ferror@plt+0x11a4>
  402e08:	mov	x26, xzr
  402e0c:	cbz	x26, 402d84 <ferror@plt+0x11a4>
  402e10:	mov	x0, x26
  402e14:	bl	4017a0 <strlen@plt>
  402e18:	mov	x27, x0
  402e1c:	cbnz	x22, 402d8c <ferror@plt+0x11ac>
  402e20:	mov	w8, wzr
  402e24:	cbz	x26, 402ea0 <ferror@plt+0x12c0>
  402e28:	ldrb	w9, [x24]
  402e2c:	cbz	w9, 402eac <ferror@plt+0x12cc>
  402e30:	mov	x0, x26
  402e34:	mov	x1, x24
  402e38:	mov	x2, x27
  402e3c:	bl	4018b0 <strncmp@plt>
  402e40:	cbnz	w0, 402d8c <ferror@plt+0x11ac>
  402e44:	add	x24, x24, x27
  402e48:	ldrb	w8, [x24]
  402e4c:	cmp	w8, #0x30
  402e50:	b.ne	402e64 <ferror@plt+0x1284>  // b.any
  402e54:	ldrb	w8, [x24, #1]!
  402e58:	add	w28, w28, #0x1
  402e5c:	cmp	w8, #0x30
  402e60:	b.eq	402e54 <ferror@plt+0x1274>  // b.none
  402e64:	ldr	x9, [x23]
  402e68:	sxtb	x8, w8
  402e6c:	ldrh	w8, [x9, x8, lsl #1]
  402e70:	tbnz	w8, #11, 402eb8 <ferror@plt+0x12d8>
  402e74:	mov	x22, xzr
  402e78:	stur	x24, [x29, #-8]
  402e7c:	cbz	x22, 402e90 <ferror@plt+0x12b0>
  402e80:	ldur	x8, [x29, #-8]
  402e84:	cbz	x8, 402f10 <ferror@plt+0x1330>
  402e88:	ldrb	w8, [x8]
  402e8c:	cbz	w8, 402f1c <ferror@plt+0x133c>
  402e90:	ldur	x24, [x29, #-8]
  402e94:	mov	w8, #0x1                   	// #1
  402e98:	tbnz	w8, #0, 402d98 <ferror@plt+0x11b8>
  402e9c:	b	402f34 <ferror@plt+0x1354>
  402ea0:	mov	w21, #0xffffffea            	// #-22
  402ea4:	tbnz	w8, #0, 402d98 <ferror@plt+0x11b8>
  402ea8:	b	402f34 <ferror@plt+0x1354>
  402eac:	mov	w21, #0xffffffea            	// #-22
  402eb0:	tbnz	w8, #0, 402d98 <ferror@plt+0x11b8>
  402eb4:	b	402f34 <ferror@plt+0x1354>
  402eb8:	sub	x1, x29, #0x8
  402ebc:	mov	x0, x24
  402ec0:	mov	w2, wzr
  402ec4:	str	wzr, [x25]
  402ec8:	stur	xzr, [x29, #-8]
  402ecc:	bl	401980 <strtoumax@plt>
  402ed0:	ldur	x8, [x29, #-8]
  402ed4:	mov	x22, x0
  402ed8:	cmp	x8, x24
  402edc:	b.eq	402ef4 <ferror@plt+0x1314>  // b.none
  402ee0:	add	x8, x22, #0x1
  402ee4:	cmp	x8, #0x1
  402ee8:	b.hi	402e7c <ferror@plt+0x129c>  // b.pmore
  402eec:	ldr	w8, [x25]
  402ef0:	cbz	w8, 402e7c <ferror@plt+0x129c>
  402ef4:	ldr	w9, [x25]
  402ef8:	mov	w10, #0xffffffea            	// #-22
  402efc:	mov	w8, wzr
  402f00:	cmp	w9, #0x0
  402f04:	csneg	w21, w10, w9, eq  // eq = none
  402f08:	tbnz	w8, #0, 402d98 <ferror@plt+0x11b8>
  402f0c:	b	402f34 <ferror@plt+0x1354>
  402f10:	mov	w21, #0xffffffea            	// #-22
  402f14:	tbnz	w8, #0, 402d98 <ferror@plt+0x11b8>
  402f18:	b	402f34 <ferror@plt+0x1354>
  402f1c:	mov	w21, #0xffffffea            	// #-22
  402f20:	tbnz	w8, #0, 402d98 <ferror@plt+0x11b8>
  402f24:	b	402f34 <ferror@plt+0x1354>
  402f28:	mov	w21, wzr
  402f2c:	ldr	x8, [sp, #16]
  402f30:	str	x8, [x19]
  402f34:	tbnz	w21, #31, 402cfc <ferror@plt+0x111c>
  402f38:	mov	w0, w21
  402f3c:	ldp	x20, x19, [sp, #112]
  402f40:	ldp	x22, x21, [sp, #96]
  402f44:	ldp	x24, x23, [sp, #80]
  402f48:	ldp	x26, x25, [sp, #64]
  402f4c:	ldp	x28, x27, [sp, #48]
  402f50:	ldp	x29, x30, [sp, #32]
  402f54:	add	sp, sp, #0x80
  402f58:	ret
  402f5c:	mov	w23, #0x400                 	// #1024
  402f60:	b	402f68 <ferror@plt+0x1388>
  402f64:	mov	w23, #0x3e8                 	// #1000
  402f68:	ldrsb	w24, [x24]
  402f6c:	adrp	x21, 405000 <ferror@plt+0x3420>
  402f70:	add	x21, x21, #0x95a
  402f74:	mov	w2, #0x9                   	// #9
  402f78:	mov	x0, x21
  402f7c:	mov	w1, w24
  402f80:	bl	401af0 <memchr@plt>
  402f84:	cbnz	x0, 402fa4 <ferror@plt+0x13c4>
  402f88:	adrp	x21, 405000 <ferror@plt+0x3420>
  402f8c:	add	x21, x21, #0x963
  402f90:	mov	w2, #0x9                   	// #9
  402f94:	mov	x0, x21
  402f98:	mov	w1, w24
  402f9c:	bl	401af0 <memchr@plt>
  402fa0:	cbz	x0, 402cf4 <ferror@plt+0x1114>
  402fa4:	sub	w8, w0, w21
  402fa8:	add	w24, w8, #0x1
  402fac:	add	x0, sp, #0x10
  402fb0:	mov	w1, w23
  402fb4:	mov	w2, w24
  402fb8:	bl	403078 <ferror@plt+0x1498>
  402fbc:	mov	w21, w0
  402fc0:	cbz	x20, 402fc8 <ferror@plt+0x13e8>
  402fc4:	str	w24, [x20]
  402fc8:	cbz	x22, 402f2c <ferror@plt+0x134c>
  402fcc:	cbz	w24, 402f2c <ferror@plt+0x134c>
  402fd0:	mov	w8, #0x1                   	// #1
  402fd4:	add	x0, sp, #0x8
  402fd8:	mov	w1, w23
  402fdc:	mov	w2, w24
  402fe0:	str	x8, [sp, #8]
  402fe4:	bl	403078 <ferror@plt+0x1498>
  402fe8:	mov	w8, #0xa                   	// #10
  402fec:	cmp	x22, #0xb
  402ff0:	b.cc	403004 <ferror@plt+0x1424>  // b.lo, b.ul, b.last
  402ff4:	add	x8, x8, x8, lsl #2
  402ff8:	lsl	x8, x8, #1
  402ffc:	cmp	x8, x22
  403000:	b.cc	402ff4 <ferror@plt+0x1414>  // b.lo, b.ul, b.last
  403004:	cmp	w28, #0x1
  403008:	b.lt	40301c <ferror@plt+0x143c>  // b.tstop
  40300c:	add	x8, x8, x8, lsl #2
  403010:	subs	w28, w28, #0x1
  403014:	lsl	x8, x8, #1
  403018:	b.ne	40300c <ferror@plt+0x142c>  // b.any
  40301c:	ldp	x10, x9, [sp, #8]
  403020:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  403024:	mov	w13, #0x1                   	// #1
  403028:	movk	x11, #0xcccd
  40302c:	mov	w12, #0xa                   	// #10
  403030:	b	403044 <ferror@plt+0x1464>
  403034:	cmp	x22, #0x9
  403038:	mov	x22, x14
  40303c:	mov	x13, x15
  403040:	b.ls	403070 <ferror@plt+0x1490>  // b.plast
  403044:	umulh	x14, x22, x11
  403048:	lsr	x14, x14, #3
  40304c:	add	x15, x13, x13, lsl #2
  403050:	msub	x16, x14, x12, x22
  403054:	lsl	x15, x15, #1
  403058:	cbz	x16, 403034 <ferror@plt+0x1454>
  40305c:	udiv	x13, x8, x13
  403060:	udiv	x13, x13, x16
  403064:	udiv	x13, x10, x13
  403068:	add	x9, x9, x13
  40306c:	b	403034 <ferror@plt+0x1454>
  403070:	str	x9, [sp, #16]
  403074:	b	402f2c <ferror@plt+0x134c>
  403078:	cbz	w2, 4030a0 <ferror@plt+0x14c0>
  40307c:	sxtw	x8, w1
  403080:	ldr	x9, [x0]
  403084:	umulh	x10, x8, x9
  403088:	cmp	xzr, x10
  40308c:	b.ne	4030a8 <ferror@plt+0x14c8>  // b.any
  403090:	sub	w2, w2, #0x1
  403094:	mul	x9, x9, x8
  403098:	str	x9, [x0]
  40309c:	cbnz	w2, 403080 <ferror@plt+0x14a0>
  4030a0:	mov	w0, wzr
  4030a4:	ret
  4030a8:	mov	w0, #0xffffffde            	// #-34
  4030ac:	ret
  4030b0:	stp	x29, x30, [sp, #-16]!
  4030b4:	mov	x2, xzr
  4030b8:	mov	x29, sp
  4030bc:	bl	402c94 <ferror@plt+0x10b4>
  4030c0:	ldp	x29, x30, [sp], #16
  4030c4:	ret
  4030c8:	stp	x29, x30, [sp, #-48]!
  4030cc:	stp	x22, x21, [sp, #16]
  4030d0:	stp	x20, x19, [sp, #32]
  4030d4:	mov	x20, x1
  4030d8:	mov	x19, x0
  4030dc:	mov	x21, x0
  4030e0:	mov	x29, sp
  4030e4:	cbz	x0, 403114 <ferror@plt+0x1534>
  4030e8:	ldrb	w22, [x19]
  4030ec:	mov	x21, x19
  4030f0:	cbz	w22, 403114 <ferror@plt+0x1534>
  4030f4:	mov	x21, x19
  4030f8:	bl	401a00 <__ctype_b_loc@plt>
  4030fc:	ldr	x8, [x0]
  403100:	and	x9, x22, #0xff
  403104:	ldrh	w8, [x8, x9, lsl #1]
  403108:	tbz	w8, #11, 403114 <ferror@plt+0x1534>
  40310c:	ldrb	w22, [x21, #1]!
  403110:	cbnz	w22, 4030f8 <ferror@plt+0x1518>
  403114:	cbz	x20, 40311c <ferror@plt+0x153c>
  403118:	str	x21, [x20]
  40311c:	cmp	x21, x19
  403120:	b.ls	403134 <ferror@plt+0x1554>  // b.plast
  403124:	ldrb	w8, [x21]
  403128:	cmp	w8, #0x0
  40312c:	cset	w0, eq  // eq = none
  403130:	b	403138 <ferror@plt+0x1558>
  403134:	mov	w0, wzr
  403138:	ldp	x20, x19, [sp, #32]
  40313c:	ldp	x22, x21, [sp, #16]
  403140:	ldp	x29, x30, [sp], #48
  403144:	ret
  403148:	stp	x29, x30, [sp, #-48]!
  40314c:	stp	x22, x21, [sp, #16]
  403150:	stp	x20, x19, [sp, #32]
  403154:	mov	x20, x1
  403158:	mov	x19, x0
  40315c:	mov	x21, x0
  403160:	mov	x29, sp
  403164:	cbz	x0, 403194 <ferror@plt+0x15b4>
  403168:	ldrb	w22, [x19]
  40316c:	mov	x21, x19
  403170:	cbz	w22, 403194 <ferror@plt+0x15b4>
  403174:	mov	x21, x19
  403178:	bl	401a00 <__ctype_b_loc@plt>
  40317c:	ldr	x8, [x0]
  403180:	and	x9, x22, #0xff
  403184:	ldrh	w8, [x8, x9, lsl #1]
  403188:	tbz	w8, #12, 403194 <ferror@plt+0x15b4>
  40318c:	ldrb	w22, [x21, #1]!
  403190:	cbnz	w22, 403178 <ferror@plt+0x1598>
  403194:	cbz	x20, 40319c <ferror@plt+0x15bc>
  403198:	str	x21, [x20]
  40319c:	cmp	x21, x19
  4031a0:	b.ls	4031b4 <ferror@plt+0x15d4>  // b.plast
  4031a4:	ldrb	w8, [x21]
  4031a8:	cmp	w8, #0x0
  4031ac:	cset	w0, eq  // eq = none
  4031b0:	b	4031b8 <ferror@plt+0x15d8>
  4031b4:	mov	w0, wzr
  4031b8:	ldp	x20, x19, [sp, #32]
  4031bc:	ldp	x22, x21, [sp, #16]
  4031c0:	ldp	x29, x30, [sp], #48
  4031c4:	ret
  4031c8:	sub	sp, sp, #0x100
  4031cc:	stp	x29, x30, [sp, #208]
  4031d0:	add	x29, sp, #0xd0
  4031d4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4031d8:	mov	x9, sp
  4031dc:	sub	x10, x29, #0x50
  4031e0:	stp	x22, x21, [sp, #224]
  4031e4:	stp	x20, x19, [sp, #240]
  4031e8:	mov	x20, x1
  4031ec:	mov	x19, x0
  4031f0:	movk	x8, #0xff80, lsl #32
  4031f4:	add	x11, x29, #0x30
  4031f8:	add	x9, x9, #0x80
  4031fc:	add	x22, x10, #0x30
  403200:	stp	x2, x3, [x29, #-80]
  403204:	stp	x4, x5, [x29, #-64]
  403208:	stp	x6, x7, [x29, #-48]
  40320c:	stp	q1, q2, [sp, #16]
  403210:	stp	q3, q4, [sp, #48]
  403214:	str	q0, [sp]
  403218:	stp	q5, q6, [sp, #80]
  40321c:	str	q7, [sp, #112]
  403220:	stp	x9, x8, [x29, #-16]
  403224:	stp	x11, x22, [x29, #-32]
  403228:	ldursw	x8, [x29, #-8]
  40322c:	tbz	w8, #31, 403240 <ferror@plt+0x1660>
  403230:	add	w9, w8, #0x8
  403234:	cmp	w9, #0x0
  403238:	stur	w9, [x29, #-8]
  40323c:	b.le	4032a0 <ferror@plt+0x16c0>
  403240:	ldur	x8, [x29, #-32]
  403244:	add	x9, x8, #0x8
  403248:	stur	x9, [x29, #-32]
  40324c:	ldr	x1, [x8]
  403250:	cbz	x1, 4032bc <ferror@plt+0x16dc>
  403254:	ldursw	x8, [x29, #-8]
  403258:	tbz	w8, #31, 40326c <ferror@plt+0x168c>
  40325c:	add	w9, w8, #0x8
  403260:	cmp	w9, #0x0
  403264:	stur	w9, [x29, #-8]
  403268:	b.le	4032b0 <ferror@plt+0x16d0>
  40326c:	ldur	x8, [x29, #-32]
  403270:	add	x9, x8, #0x8
  403274:	stur	x9, [x29, #-32]
  403278:	ldr	x21, [x8]
  40327c:	cbz	x21, 4032bc <ferror@plt+0x16dc>
  403280:	mov	x0, x19
  403284:	bl	4019e0 <strcmp@plt>
  403288:	cbz	w0, 4032d8 <ferror@plt+0x16f8>
  40328c:	mov	x0, x19
  403290:	mov	x1, x21
  403294:	bl	4019e0 <strcmp@plt>
  403298:	cbnz	w0, 403228 <ferror@plt+0x1648>
  40329c:	b	4032dc <ferror@plt+0x16fc>
  4032a0:	add	x8, x22, x8
  4032a4:	ldr	x1, [x8]
  4032a8:	cbnz	x1, 403254 <ferror@plt+0x1674>
  4032ac:	b	4032bc <ferror@plt+0x16dc>
  4032b0:	add	x8, x22, x8
  4032b4:	ldr	x21, [x8]
  4032b8:	cbnz	x21, 403280 <ferror@plt+0x16a0>
  4032bc:	adrp	x8, 416000 <ferror@plt+0x14420>
  4032c0:	ldr	w0, [x8, #592]
  4032c4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4032c8:	add	x1, x1, #0x96c
  4032cc:	mov	x2, x20
  4032d0:	mov	x3, x19
  4032d4:	bl	401b20 <errx@plt>
  4032d8:	mov	w0, #0x1                   	// #1
  4032dc:	ldp	x20, x19, [sp, #240]
  4032e0:	ldp	x22, x21, [sp, #224]
  4032e4:	ldp	x29, x30, [sp, #208]
  4032e8:	add	sp, sp, #0x100
  4032ec:	ret
  4032f0:	cbz	x1, 403314 <ferror@plt+0x1734>
  4032f4:	sxtb	w8, w2
  4032f8:	ldrsb	w9, [x0]
  4032fc:	cbz	w9, 403314 <ferror@plt+0x1734>
  403300:	cmp	w8, w9
  403304:	b.eq	403318 <ferror@plt+0x1738>  // b.none
  403308:	sub	x1, x1, #0x1
  40330c:	add	x0, x0, #0x1
  403310:	cbnz	x1, 4032f8 <ferror@plt+0x1718>
  403314:	mov	x0, xzr
  403318:	ret
  40331c:	stp	x29, x30, [sp, #-32]!
  403320:	stp	x20, x19, [sp, #16]
  403324:	mov	x29, sp
  403328:	mov	x20, x1
  40332c:	mov	x19, x0
  403330:	bl	403370 <ferror@plt+0x1790>
  403334:	cmp	w0, w0, sxth
  403338:	b.ne	403348 <ferror@plt+0x1768>  // b.any
  40333c:	ldp	x20, x19, [sp, #16]
  403340:	ldp	x29, x30, [sp], #32
  403344:	ret
  403348:	bl	401b60 <__errno_location@plt>
  40334c:	mov	w8, #0x22                  	// #34
  403350:	str	w8, [x0]
  403354:	adrp	x8, 416000 <ferror@plt+0x14420>
  403358:	ldr	w0, [x8, #592]
  40335c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403360:	add	x1, x1, #0x96c
  403364:	mov	x2, x20
  403368:	mov	x3, x19
  40336c:	bl	401bb0 <err@plt>
  403370:	stp	x29, x30, [sp, #-32]!
  403374:	stp	x20, x19, [sp, #16]
  403378:	mov	x29, sp
  40337c:	mov	x20, x1
  403380:	mov	x19, x0
  403384:	bl	403448 <ferror@plt+0x1868>
  403388:	cmp	x0, w0, sxtw
  40338c:	b.ne	40339c <ferror@plt+0x17bc>  // b.any
  403390:	ldp	x20, x19, [sp, #16]
  403394:	ldp	x29, x30, [sp], #32
  403398:	ret
  40339c:	bl	401b60 <__errno_location@plt>
  4033a0:	mov	w8, #0x22                  	// #34
  4033a4:	str	w8, [x0]
  4033a8:	adrp	x8, 416000 <ferror@plt+0x14420>
  4033ac:	ldr	w0, [x8, #592]
  4033b0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4033b4:	add	x1, x1, #0x96c
  4033b8:	mov	x2, x20
  4033bc:	mov	x3, x19
  4033c0:	bl	401bb0 <err@plt>
  4033c4:	stp	x29, x30, [sp, #-16]!
  4033c8:	mov	w2, #0xa                   	// #10
  4033cc:	mov	x29, sp
  4033d0:	bl	4033dc <ferror@plt+0x17fc>
  4033d4:	ldp	x29, x30, [sp], #16
  4033d8:	ret
  4033dc:	stp	x29, x30, [sp, #-32]!
  4033e0:	stp	x20, x19, [sp, #16]
  4033e4:	mov	x29, sp
  4033e8:	mov	x20, x1
  4033ec:	mov	x19, x0
  4033f0:	bl	403500 <ferror@plt+0x1920>
  4033f4:	cmp	w0, #0x10, lsl #12
  4033f8:	b.cs	403408 <ferror@plt+0x1828>  // b.hs, b.nlast
  4033fc:	ldp	x20, x19, [sp, #16]
  403400:	ldp	x29, x30, [sp], #32
  403404:	ret
  403408:	bl	401b60 <__errno_location@plt>
  40340c:	mov	w8, #0x22                  	// #34
  403410:	str	w8, [x0]
  403414:	adrp	x8, 416000 <ferror@plt+0x14420>
  403418:	ldr	w0, [x8, #592]
  40341c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403420:	add	x1, x1, #0x96c
  403424:	mov	x2, x20
  403428:	mov	x3, x19
  40342c:	bl	401bb0 <err@plt>
  403430:	stp	x29, x30, [sp, #-16]!
  403434:	mov	w2, #0x10                  	// #16
  403438:	mov	x29, sp
  40343c:	bl	4033dc <ferror@plt+0x17fc>
  403440:	ldp	x29, x30, [sp], #16
  403444:	ret
  403448:	stp	x29, x30, [sp, #-48]!
  40344c:	mov	x29, sp
  403450:	str	x21, [sp, #16]
  403454:	stp	x20, x19, [sp, #32]
  403458:	mov	x20, x1
  40345c:	mov	x19, x0
  403460:	str	xzr, [x29, #24]
  403464:	bl	401b60 <__errno_location@plt>
  403468:	mov	x21, x0
  40346c:	str	wzr, [x0]
  403470:	cbz	x19, 4034bc <ferror@plt+0x18dc>
  403474:	ldrb	w8, [x19]
  403478:	cbz	w8, 4034bc <ferror@plt+0x18dc>
  40347c:	add	x1, x29, #0x18
  403480:	mov	w2, #0xa                   	// #10
  403484:	mov	x0, x19
  403488:	bl	4017e0 <strtoimax@plt>
  40348c:	ldr	w8, [x21]
  403490:	cbnz	w8, 4034bc <ferror@plt+0x18dc>
  403494:	ldr	x8, [x29, #24]
  403498:	cmp	x8, x19
  40349c:	b.eq	4034bc <ferror@plt+0x18dc>  // b.none
  4034a0:	cbz	x8, 4034ac <ferror@plt+0x18cc>
  4034a4:	ldrb	w8, [x8]
  4034a8:	cbnz	w8, 4034bc <ferror@plt+0x18dc>
  4034ac:	ldp	x20, x19, [sp, #32]
  4034b0:	ldr	x21, [sp, #16]
  4034b4:	ldp	x29, x30, [sp], #48
  4034b8:	ret
  4034bc:	ldr	w8, [x21]
  4034c0:	adrp	x9, 416000 <ferror@plt+0x14420>
  4034c4:	ldr	w0, [x9, #592]
  4034c8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4034cc:	add	x1, x1, #0x96c
  4034d0:	mov	x2, x20
  4034d4:	mov	x3, x19
  4034d8:	cmp	w8, #0x22
  4034dc:	b.ne	4034e4 <ferror@plt+0x1904>  // b.any
  4034e0:	bl	401bb0 <err@plt>
  4034e4:	bl	401b20 <errx@plt>
  4034e8:	stp	x29, x30, [sp, #-16]!
  4034ec:	mov	w2, #0xa                   	// #10
  4034f0:	mov	x29, sp
  4034f4:	bl	403500 <ferror@plt+0x1920>
  4034f8:	ldp	x29, x30, [sp], #16
  4034fc:	ret
  403500:	stp	x29, x30, [sp, #-32]!
  403504:	stp	x20, x19, [sp, #16]
  403508:	mov	x29, sp
  40350c:	mov	x20, x1
  403510:	mov	x19, x0
  403514:	bl	403584 <ferror@plt+0x19a4>
  403518:	lsr	x8, x0, #32
  40351c:	cbnz	x8, 40352c <ferror@plt+0x194c>
  403520:	ldp	x20, x19, [sp, #16]
  403524:	ldp	x29, x30, [sp], #32
  403528:	ret
  40352c:	bl	401b60 <__errno_location@plt>
  403530:	mov	w8, #0x22                  	// #34
  403534:	str	w8, [x0]
  403538:	adrp	x8, 416000 <ferror@plt+0x14420>
  40353c:	ldr	w0, [x8, #592]
  403540:	adrp	x1, 405000 <ferror@plt+0x3420>
  403544:	add	x1, x1, #0x96c
  403548:	mov	x2, x20
  40354c:	mov	x3, x19
  403550:	bl	401bb0 <err@plt>
  403554:	stp	x29, x30, [sp, #-16]!
  403558:	mov	w2, #0x10                  	// #16
  40355c:	mov	x29, sp
  403560:	bl	403500 <ferror@plt+0x1920>
  403564:	ldp	x29, x30, [sp], #16
  403568:	ret
  40356c:	stp	x29, x30, [sp, #-16]!
  403570:	mov	w2, #0xa                   	// #10
  403574:	mov	x29, sp
  403578:	bl	403584 <ferror@plt+0x19a4>
  40357c:	ldp	x29, x30, [sp], #16
  403580:	ret
  403584:	sub	sp, sp, #0x40
  403588:	stp	x29, x30, [sp, #16]
  40358c:	stp	x22, x21, [sp, #32]
  403590:	stp	x20, x19, [sp, #48]
  403594:	add	x29, sp, #0x10
  403598:	mov	w22, w2
  40359c:	mov	x20, x1
  4035a0:	mov	x19, x0
  4035a4:	str	xzr, [sp, #8]
  4035a8:	bl	401b60 <__errno_location@plt>
  4035ac:	mov	x21, x0
  4035b0:	str	wzr, [x0]
  4035b4:	cbz	x19, 403604 <ferror@plt+0x1a24>
  4035b8:	ldrb	w8, [x19]
  4035bc:	cbz	w8, 403604 <ferror@plt+0x1a24>
  4035c0:	add	x1, sp, #0x8
  4035c4:	mov	x0, x19
  4035c8:	mov	w2, w22
  4035cc:	bl	401980 <strtoumax@plt>
  4035d0:	ldr	w8, [x21]
  4035d4:	cbnz	w8, 403604 <ferror@plt+0x1a24>
  4035d8:	ldr	x8, [sp, #8]
  4035dc:	cmp	x8, x19
  4035e0:	b.eq	403604 <ferror@plt+0x1a24>  // b.none
  4035e4:	cbz	x8, 4035f0 <ferror@plt+0x1a10>
  4035e8:	ldrb	w8, [x8]
  4035ec:	cbnz	w8, 403604 <ferror@plt+0x1a24>
  4035f0:	ldp	x20, x19, [sp, #48]
  4035f4:	ldp	x22, x21, [sp, #32]
  4035f8:	ldp	x29, x30, [sp, #16]
  4035fc:	add	sp, sp, #0x40
  403600:	ret
  403604:	ldr	w8, [x21]
  403608:	adrp	x9, 416000 <ferror@plt+0x14420>
  40360c:	ldr	w0, [x9, #592]
  403610:	adrp	x1, 405000 <ferror@plt+0x3420>
  403614:	add	x1, x1, #0x96c
  403618:	mov	x2, x20
  40361c:	mov	x3, x19
  403620:	cmp	w8, #0x22
  403624:	b.ne	40362c <ferror@plt+0x1a4c>  // b.any
  403628:	bl	401bb0 <err@plt>
  40362c:	bl	401b20 <errx@plt>
  403630:	stp	x29, x30, [sp, #-16]!
  403634:	mov	w2, #0x10                  	// #16
  403638:	mov	x29, sp
  40363c:	bl	403584 <ferror@plt+0x19a4>
  403640:	ldp	x29, x30, [sp], #16
  403644:	ret
  403648:	stp	x29, x30, [sp, #-48]!
  40364c:	mov	x29, sp
  403650:	str	x21, [sp, #16]
  403654:	stp	x20, x19, [sp, #32]
  403658:	mov	x20, x1
  40365c:	mov	x19, x0
  403660:	str	xzr, [x29, #24]
  403664:	bl	401b60 <__errno_location@plt>
  403668:	mov	x21, x0
  40366c:	str	wzr, [x0]
  403670:	cbz	x19, 4036b8 <ferror@plt+0x1ad8>
  403674:	ldrb	w8, [x19]
  403678:	cbz	w8, 4036b8 <ferror@plt+0x1ad8>
  40367c:	add	x1, x29, #0x18
  403680:	mov	x0, x19
  403684:	bl	4017f0 <strtod@plt>
  403688:	ldr	w8, [x21]
  40368c:	cbnz	w8, 4036b8 <ferror@plt+0x1ad8>
  403690:	ldr	x8, [x29, #24]
  403694:	cmp	x8, x19
  403698:	b.eq	4036b8 <ferror@plt+0x1ad8>  // b.none
  40369c:	cbz	x8, 4036a8 <ferror@plt+0x1ac8>
  4036a0:	ldrb	w8, [x8]
  4036a4:	cbnz	w8, 4036b8 <ferror@plt+0x1ad8>
  4036a8:	ldp	x20, x19, [sp, #32]
  4036ac:	ldr	x21, [sp, #16]
  4036b0:	ldp	x29, x30, [sp], #48
  4036b4:	ret
  4036b8:	ldr	w8, [x21]
  4036bc:	adrp	x9, 416000 <ferror@plt+0x14420>
  4036c0:	ldr	w0, [x9, #592]
  4036c4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4036c8:	add	x1, x1, #0x96c
  4036cc:	mov	x2, x20
  4036d0:	mov	x3, x19
  4036d4:	cmp	w8, #0x22
  4036d8:	b.ne	4036e0 <ferror@plt+0x1b00>  // b.any
  4036dc:	bl	401bb0 <err@plt>
  4036e0:	bl	401b20 <errx@plt>
  4036e4:	stp	x29, x30, [sp, #-48]!
  4036e8:	mov	x29, sp
  4036ec:	str	x21, [sp, #16]
  4036f0:	stp	x20, x19, [sp, #32]
  4036f4:	mov	x20, x1
  4036f8:	mov	x19, x0
  4036fc:	str	xzr, [x29, #24]
  403700:	bl	401b60 <__errno_location@plt>
  403704:	mov	x21, x0
  403708:	str	wzr, [x0]
  40370c:	cbz	x19, 403758 <ferror@plt+0x1b78>
  403710:	ldrb	w8, [x19]
  403714:	cbz	w8, 403758 <ferror@plt+0x1b78>
  403718:	add	x1, x29, #0x18
  40371c:	mov	w2, #0xa                   	// #10
  403720:	mov	x0, x19
  403724:	bl	401a10 <strtol@plt>
  403728:	ldr	w8, [x21]
  40372c:	cbnz	w8, 403758 <ferror@plt+0x1b78>
  403730:	ldr	x8, [x29, #24]
  403734:	cmp	x8, x19
  403738:	b.eq	403758 <ferror@plt+0x1b78>  // b.none
  40373c:	cbz	x8, 403748 <ferror@plt+0x1b68>
  403740:	ldrb	w8, [x8]
  403744:	cbnz	w8, 403758 <ferror@plt+0x1b78>
  403748:	ldp	x20, x19, [sp, #32]
  40374c:	ldr	x21, [sp, #16]
  403750:	ldp	x29, x30, [sp], #48
  403754:	ret
  403758:	ldr	w8, [x21]
  40375c:	adrp	x9, 416000 <ferror@plt+0x14420>
  403760:	ldr	w0, [x9, #592]
  403764:	adrp	x1, 405000 <ferror@plt+0x3420>
  403768:	add	x1, x1, #0x96c
  40376c:	mov	x2, x20
  403770:	mov	x3, x19
  403774:	cmp	w8, #0x22
  403778:	b.ne	403780 <ferror@plt+0x1ba0>  // b.any
  40377c:	bl	401bb0 <err@plt>
  403780:	bl	401b20 <errx@plt>
  403784:	stp	x29, x30, [sp, #-48]!
  403788:	mov	x29, sp
  40378c:	str	x21, [sp, #16]
  403790:	stp	x20, x19, [sp, #32]
  403794:	mov	x20, x1
  403798:	mov	x19, x0
  40379c:	str	xzr, [x29, #24]
  4037a0:	bl	401b60 <__errno_location@plt>
  4037a4:	mov	x21, x0
  4037a8:	str	wzr, [x0]
  4037ac:	cbz	x19, 4037f8 <ferror@plt+0x1c18>
  4037b0:	ldrb	w8, [x19]
  4037b4:	cbz	w8, 4037f8 <ferror@plt+0x1c18>
  4037b8:	add	x1, x29, #0x18
  4037bc:	mov	w2, #0xa                   	// #10
  4037c0:	mov	x0, x19
  4037c4:	bl	401790 <strtoul@plt>
  4037c8:	ldr	w8, [x21]
  4037cc:	cbnz	w8, 4037f8 <ferror@plt+0x1c18>
  4037d0:	ldr	x8, [x29, #24]
  4037d4:	cmp	x8, x19
  4037d8:	b.eq	4037f8 <ferror@plt+0x1c18>  // b.none
  4037dc:	cbz	x8, 4037e8 <ferror@plt+0x1c08>
  4037e0:	ldrb	w8, [x8]
  4037e4:	cbnz	w8, 4037f8 <ferror@plt+0x1c18>
  4037e8:	ldp	x20, x19, [sp, #32]
  4037ec:	ldr	x21, [sp, #16]
  4037f0:	ldp	x29, x30, [sp], #48
  4037f4:	ret
  4037f8:	ldr	w8, [x21]
  4037fc:	adrp	x9, 416000 <ferror@plt+0x14420>
  403800:	ldr	w0, [x9, #592]
  403804:	adrp	x1, 405000 <ferror@plt+0x3420>
  403808:	add	x1, x1, #0x96c
  40380c:	mov	x2, x20
  403810:	mov	x3, x19
  403814:	cmp	w8, #0x22
  403818:	b.ne	403820 <ferror@plt+0x1c40>  // b.any
  40381c:	bl	401bb0 <err@plt>
  403820:	bl	401b20 <errx@plt>
  403824:	sub	sp, sp, #0x30
  403828:	stp	x20, x19, [sp, #32]
  40382c:	mov	x20, x1
  403830:	add	x1, sp, #0x8
  403834:	stp	x29, x30, [sp, #16]
  403838:	add	x29, sp, #0x10
  40383c:	mov	x19, x0
  403840:	bl	4030b0 <ferror@plt+0x14d0>
  403844:	cbnz	w0, 40385c <ferror@plt+0x1c7c>
  403848:	ldr	x0, [sp, #8]
  40384c:	ldp	x20, x19, [sp, #32]
  403850:	ldp	x29, x30, [sp, #16]
  403854:	add	sp, sp, #0x30
  403858:	ret
  40385c:	bl	401b60 <__errno_location@plt>
  403860:	adrp	x9, 416000 <ferror@plt+0x14420>
  403864:	ldr	w8, [x0]
  403868:	ldr	w0, [x9, #592]
  40386c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403870:	add	x1, x1, #0x96c
  403874:	mov	x2, x20
  403878:	mov	x3, x19
  40387c:	cbnz	w8, 403884 <ferror@plt+0x1ca4>
  403880:	bl	401b20 <errx@plt>
  403884:	bl	401bb0 <err@plt>
  403888:	stp	x29, x30, [sp, #-32]!
  40388c:	str	x19, [sp, #16]
  403890:	mov	x19, x1
  403894:	mov	x1, x2
  403898:	mov	x29, sp
  40389c:	bl	403648 <ferror@plt+0x1a68>
  4038a0:	fcvtzs	x8, d0
  4038a4:	mov	x9, #0x848000000000        	// #145685290680320
  4038a8:	movk	x9, #0x412e, lsl #48
  4038ac:	scvtf	d1, x8
  4038b0:	fmov	d2, x9
  4038b4:	fsub	d0, d0, d1
  4038b8:	fmul	d0, d0, d2
  4038bc:	fcvtzs	x9, d0
  4038c0:	stp	x8, x9, [x19]
  4038c4:	ldr	x19, [sp, #16]
  4038c8:	ldp	x29, x30, [sp], #32
  4038cc:	ret
  4038d0:	and	w8, w0, #0xf000
  4038d4:	sub	w8, w8, #0x1, lsl #12
  4038d8:	lsr	w9, w8, #12
  4038dc:	cmp	w9, #0xb
  4038e0:	mov	w8, wzr
  4038e4:	b.hi	403938 <ferror@plt+0x1d58>  // b.pmore
  4038e8:	adrp	x10, 405000 <ferror@plt+0x3420>
  4038ec:	add	x10, x10, #0x94e
  4038f0:	adr	x11, 403904 <ferror@plt+0x1d24>
  4038f4:	ldrb	w12, [x10, x9]
  4038f8:	add	x11, x11, x12, lsl #2
  4038fc:	mov	w9, #0x64                  	// #100
  403900:	br	x11
  403904:	mov	w9, #0x70                  	// #112
  403908:	b	403930 <ferror@plt+0x1d50>
  40390c:	mov	w9, #0x63                  	// #99
  403910:	b	403930 <ferror@plt+0x1d50>
  403914:	mov	w9, #0x62                  	// #98
  403918:	b	403930 <ferror@plt+0x1d50>
  40391c:	mov	w9, #0x6c                  	// #108
  403920:	b	403930 <ferror@plt+0x1d50>
  403924:	mov	w9, #0x73                  	// #115
  403928:	b	403930 <ferror@plt+0x1d50>
  40392c:	mov	w9, #0x2d                  	// #45
  403930:	mov	w8, #0x1                   	// #1
  403934:	strb	w9, [x1]
  403938:	tst	w0, #0x100
  40393c:	mov	w9, #0x72                  	// #114
  403940:	mov	w10, #0x2d                  	// #45
  403944:	add	x11, x1, x8
  403948:	mov	w12, #0x77                  	// #119
  40394c:	csel	w17, w10, w9, eq  // eq = none
  403950:	tst	w0, #0x80
  403954:	mov	w14, #0x53                  	// #83
  403958:	mov	w15, #0x73                  	// #115
  40395c:	mov	w16, #0x78                  	// #120
  403960:	strb	w17, [x11]
  403964:	csel	w17, w10, w12, eq  // eq = none
  403968:	tst	w0, #0x40
  40396c:	orr	x13, x8, #0x2
  403970:	strb	w17, [x11, #1]
  403974:	csel	w11, w15, w14, ne  // ne = any
  403978:	csel	w17, w16, w10, ne  // ne = any
  40397c:	tst	w0, #0x800
  403980:	csel	w11, w17, w11, eq  // eq = none
  403984:	add	x13, x13, x1
  403988:	tst	w0, #0x20
  40398c:	strb	w11, [x13]
  403990:	csel	w11, w10, w9, eq  // eq = none
  403994:	tst	w0, #0x10
  403998:	strb	w11, [x13, #1]
  40399c:	csel	w11, w10, w12, eq  // eq = none
  4039a0:	tst	w0, #0x8
  4039a4:	csel	w14, w15, w14, ne  // ne = any
  4039a8:	csel	w15, w16, w10, ne  // ne = any
  4039ac:	tst	w0, #0x400
  4039b0:	orr	x8, x8, #0x6
  4039b4:	csel	w14, w15, w14, eq  // eq = none
  4039b8:	tst	w0, #0x4
  4039bc:	add	x8, x8, x1
  4039c0:	csel	w9, w10, w9, eq  // eq = none
  4039c4:	tst	w0, #0x2
  4039c8:	mov	w17, #0x54                  	// #84
  4039cc:	strb	w11, [x13, #2]
  4039d0:	mov	w11, #0x74                  	// #116
  4039d4:	strb	w14, [x13, #3]
  4039d8:	strb	w9, [x8]
  4039dc:	csel	w9, w10, w12, eq  // eq = none
  4039e0:	tst	w0, #0x1
  4039e4:	strb	w9, [x8, #1]
  4039e8:	csel	w9, w11, w17, ne  // ne = any
  4039ec:	csel	w10, w16, w10, ne  // ne = any
  4039f0:	tst	w0, #0x200
  4039f4:	csel	w9, w10, w9, eq  // eq = none
  4039f8:	mov	x0, x1
  4039fc:	strb	w9, [x8, #2]
  403a00:	strb	wzr, [x8, #3]
  403a04:	ret
  403a08:	sub	sp, sp, #0x60
  403a0c:	stp	x22, x21, [sp, #64]
  403a10:	stp	x20, x19, [sp, #80]
  403a14:	mov	x21, x1
  403a18:	mov	w20, w0
  403a1c:	add	x22, sp, #0x8
  403a20:	stp	x29, x30, [sp, #48]
  403a24:	add	x29, sp, #0x30
  403a28:	tbz	w0, #1, 403a38 <ferror@plt+0x1e58>
  403a2c:	orr	x22, x22, #0x1
  403a30:	mov	w8, #0x20                  	// #32
  403a34:	strb	w8, [sp, #8]
  403a38:	mov	x0, x21
  403a3c:	bl	403bd8 <ferror@plt+0x1ff8>
  403a40:	cbz	w0, 403a64 <ferror@plt+0x1e84>
  403a44:	mov	w8, #0x6667                	// #26215
  403a48:	movk	w8, #0x6666, lsl #16
  403a4c:	smull	x8, w0, w8
  403a50:	lsr	x9, x8, #63
  403a54:	asr	x8, x8, #34
  403a58:	add	w8, w8, w9
  403a5c:	sxtw	x9, w8
  403a60:	b	403a68 <ferror@plt+0x1e88>
  403a64:	mov	x9, xzr
  403a68:	adrp	x8, 405000 <ferror@plt+0x3420>
  403a6c:	add	x8, x8, #0x975
  403a70:	ldrb	w11, [x8, x9]
  403a74:	mov	x10, #0xffffffffffffffff    	// #-1
  403a78:	lsl	x8, x10, x0
  403a7c:	bic	x8, x21, x8
  403a80:	cmp	w0, #0x0
  403a84:	mov	x10, x22
  403a88:	lsr	x19, x21, x0
  403a8c:	csel	x8, x8, xzr, ne  // ne = any
  403a90:	strb	w11, [x10], #1
  403a94:	tbz	w20, #0, 403aa8 <ferror@plt+0x1ec8>
  403a98:	cbz	x9, 403aa8 <ferror@plt+0x1ec8>
  403a9c:	mov	w9, #0x4269                	// #17001
  403aa0:	add	x10, x22, #0x3
  403aa4:	sturh	w9, [x22, #1]
  403aa8:	strb	wzr, [x10]
  403aac:	cbz	x8, 403af4 <ferror@plt+0x1f14>
  403ab0:	sub	w9, w0, #0xa
  403ab4:	lsr	x8, x8, x9
  403ab8:	tbnz	w20, #2, 403b00 <ferror@plt+0x1f20>
  403abc:	mov	x10, #0xf5c3                	// #62915
  403ac0:	movk	x10, #0x5c28, lsl #16
  403ac4:	add	x9, x8, #0x32
  403ac8:	movk	x10, #0xc28f, lsl #32
  403acc:	movk	x10, #0x28f5, lsl #48
  403ad0:	sub	x8, x8, #0x3b6
  403ad4:	lsr	x9, x9, #2
  403ad8:	cmp	x8, #0x64
  403adc:	umulh	x8, x9, x10
  403ae0:	lsr	x8, x8, #2
  403ae4:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  403ae8:	cinc	w19, w19, cc  // cc = lo, ul, last
  403aec:	cbnz	x20, 403b30 <ferror@plt+0x1f50>
  403af0:	b	403ba0 <ferror@plt+0x1fc0>
  403af4:	mov	x20, xzr
  403af8:	cbnz	x20, 403b30 <ferror@plt+0x1f50>
  403afc:	b	403ba0 <ferror@plt+0x1fc0>
  403b00:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403b04:	add	x8, x8, #0x5
  403b08:	movk	x9, #0xcccd
  403b0c:	umulh	x10, x8, x9
  403b10:	lsr	x20, x10, #3
  403b14:	mul	x9, x20, x9
  403b18:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403b1c:	ror	x9, x9, #1
  403b20:	movk	x10, #0x1999, lsl #48
  403b24:	cmp	x9, x10
  403b28:	b.ls	403b80 <ferror@plt+0x1fa0>  // b.plast
  403b2c:	cbz	x20, 403ba0 <ferror@plt+0x1fc0>
  403b30:	bl	401850 <localeconv@plt>
  403b34:	cbz	x0, 403b44 <ferror@plt+0x1f64>
  403b38:	ldr	x4, [x0]
  403b3c:	cbnz	x4, 403b4c <ferror@plt+0x1f6c>
  403b40:	b	403b54 <ferror@plt+0x1f74>
  403b44:	mov	x4, xzr
  403b48:	cbz	x4, 403b54 <ferror@plt+0x1f74>
  403b4c:	ldrb	w8, [x4]
  403b50:	cbnz	w8, 403b5c <ferror@plt+0x1f7c>
  403b54:	adrp	x4, 405000 <ferror@plt+0x3420>
  403b58:	add	x4, x4, #0x97d
  403b5c:	adrp	x2, 405000 <ferror@plt+0x3420>
  403b60:	add	x2, x2, #0x97f
  403b64:	add	x0, sp, #0x10
  403b68:	add	x6, sp, #0x8
  403b6c:	mov	w1, #0x20                  	// #32
  403b70:	mov	w3, w19
  403b74:	mov	x5, x20
  403b78:	bl	401840 <snprintf@plt>
  403b7c:	b	403bbc <ferror@plt+0x1fdc>
  403b80:	mov	x9, #0xf5c3                	// #62915
  403b84:	movk	x9, #0x5c28, lsl #16
  403b88:	movk	x9, #0xc28f, lsl #32
  403b8c:	lsr	x8, x8, #2
  403b90:	movk	x9, #0x28f5, lsl #48
  403b94:	umulh	x8, x8, x9
  403b98:	lsr	x20, x8, #2
  403b9c:	cbnz	x20, 403b30 <ferror@plt+0x1f50>
  403ba0:	adrp	x2, 405000 <ferror@plt+0x3420>
  403ba4:	add	x2, x2, #0x989
  403ba8:	add	x0, sp, #0x10
  403bac:	add	x4, sp, #0x8
  403bb0:	mov	w1, #0x20                  	// #32
  403bb4:	mov	w3, w19
  403bb8:	bl	401840 <snprintf@plt>
  403bbc:	add	x0, sp, #0x10
  403bc0:	bl	401930 <strdup@plt>
  403bc4:	ldp	x20, x19, [sp, #80]
  403bc8:	ldp	x22, x21, [sp, #64]
  403bcc:	ldp	x29, x30, [sp, #48]
  403bd0:	add	sp, sp, #0x60
  403bd4:	ret
  403bd8:	mov	w8, #0xa                   	// #10
  403bdc:	lsr	x9, x0, x8
  403be0:	cbz	x9, 403bf4 <ferror@plt+0x2014>
  403be4:	cmp	x8, #0x33
  403be8:	add	x8, x8, #0xa
  403bec:	b.cc	403bdc <ferror@plt+0x1ffc>  // b.lo, b.ul, b.last
  403bf0:	mov	w8, #0x46                  	// #70
  403bf4:	sub	w0, w8, #0xa
  403bf8:	ret
  403bfc:	stp	x29, x30, [sp, #-80]!
  403c00:	stp	x26, x25, [sp, #16]
  403c04:	stp	x24, x23, [sp, #32]
  403c08:	stp	x22, x21, [sp, #48]
  403c0c:	stp	x20, x19, [sp, #64]
  403c10:	mov	x29, sp
  403c14:	cbz	x0, 403cf8 <ferror@plt+0x2118>
  403c18:	mov	x20, x3
  403c1c:	mov	w19, #0xffffffff            	// #-1
  403c20:	cbz	x3, 403d14 <ferror@plt+0x2134>
  403c24:	mov	x21, x2
  403c28:	cbz	x2, 403d14 <ferror@plt+0x2134>
  403c2c:	mov	x22, x1
  403c30:	cbz	x1, 403d14 <ferror@plt+0x2134>
  403c34:	ldrb	w8, [x0]
  403c38:	cbz	w8, 403d14 <ferror@plt+0x2134>
  403c3c:	ldrb	w8, [x0]
  403c40:	cbz	w8, 403d00 <ferror@plt+0x2120>
  403c44:	mov	x24, xzr
  403c48:	mov	x23, xzr
  403c4c:	add	x25, x0, #0x1
  403c50:	b	403c5c <ferror@plt+0x207c>
  403c54:	ldrb	w8, [x25], #1
  403c58:	cbz	w8, 403d10 <ferror@plt+0x2130>
  403c5c:	cmp	x24, x21
  403c60:	b.cs	403cd0 <ferror@plt+0x20f0>  // b.hs, b.nlast
  403c64:	ldrb	w10, [x25]
  403c68:	sub	x9, x25, #0x1
  403c6c:	cmp	x23, #0x0
  403c70:	and	w8, w8, #0xff
  403c74:	csel	x23, x9, x23, eq  // eq = none
  403c78:	cmp	w8, #0x2c
  403c7c:	csel	x8, x9, xzr, eq  // eq = none
  403c80:	cmp	w10, #0x0
  403c84:	csel	x26, x25, x8, eq  // eq = none
  403c88:	mov	w8, #0x4                   	// #4
  403c8c:	cbz	x23, 403cd8 <ferror@plt+0x20f8>
  403c90:	cbz	x26, 403cd8 <ferror@plt+0x20f8>
  403c94:	subs	x1, x26, x23
  403c98:	b.ls	403ce8 <ferror@plt+0x2108>  // b.plast
  403c9c:	mov	x0, x23
  403ca0:	blr	x20
  403ca4:	cmn	w0, #0x1
  403ca8:	b.eq	403ce8 <ferror@plt+0x2108>  // b.none
  403cac:	str	w0, [x22, x24, lsl #2]
  403cb0:	ldrb	w8, [x26]
  403cb4:	mov	x23, xzr
  403cb8:	add	x24, x24, #0x1
  403cbc:	cmp	w8, #0x0
  403cc0:	cset	w8, eq  // eq = none
  403cc4:	lsl	w8, w8, #1
  403cc8:	cbnz	w8, 403cdc <ferror@plt+0x20fc>
  403ccc:	b	403c54 <ferror@plt+0x2074>
  403cd0:	mov	w19, #0xfffffffe            	// #-2
  403cd4:	mov	w8, #0x1                   	// #1
  403cd8:	cbz	w8, 403c54 <ferror@plt+0x2074>
  403cdc:	cmp	w8, #0x4
  403ce0:	b.eq	403c54 <ferror@plt+0x2074>  // b.none
  403ce4:	b	403d08 <ferror@plt+0x2128>
  403ce8:	mov	w19, #0xffffffff            	// #-1
  403cec:	mov	w8, #0x1                   	// #1
  403cf0:	cbnz	w8, 403cdc <ferror@plt+0x20fc>
  403cf4:	b	403c54 <ferror@plt+0x2074>
  403cf8:	mov	w19, #0xffffffff            	// #-1
  403cfc:	b	403d14 <ferror@plt+0x2134>
  403d00:	mov	x24, xzr
  403d04:	b	403d10 <ferror@plt+0x2130>
  403d08:	cmp	w8, #0x2
  403d0c:	b.ne	403d14 <ferror@plt+0x2134>  // b.any
  403d10:	mov	w19, w24
  403d14:	mov	w0, w19
  403d18:	ldp	x20, x19, [sp, #64]
  403d1c:	ldp	x22, x21, [sp, #48]
  403d20:	ldp	x24, x23, [sp, #32]
  403d24:	ldp	x26, x25, [sp, #16]
  403d28:	ldp	x29, x30, [sp], #80
  403d2c:	ret
  403d30:	stp	x29, x30, [sp, #-32]!
  403d34:	str	x19, [sp, #16]
  403d38:	mov	x29, sp
  403d3c:	cbz	x0, 403d60 <ferror@plt+0x2180>
  403d40:	mov	x19, x3
  403d44:	mov	w8, #0xffffffff            	// #-1
  403d48:	cbz	x3, 403d64 <ferror@plt+0x2184>
  403d4c:	ldrb	w9, [x0]
  403d50:	cbz	w9, 403d64 <ferror@plt+0x2184>
  403d54:	ldr	x8, [x19]
  403d58:	cmp	x8, x2
  403d5c:	b.ls	403d74 <ferror@plt+0x2194>  // b.plast
  403d60:	mov	w8, #0xffffffff            	// #-1
  403d64:	ldr	x19, [sp, #16]
  403d68:	mov	w0, w8
  403d6c:	ldp	x29, x30, [sp], #32
  403d70:	ret
  403d74:	cmp	w9, #0x2b
  403d78:	b.ne	403d84 <ferror@plt+0x21a4>  // b.any
  403d7c:	add	x0, x0, #0x1
  403d80:	b	403d88 <ferror@plt+0x21a8>
  403d84:	str	xzr, [x19]
  403d88:	ldr	x8, [x19]
  403d8c:	mov	x3, x4
  403d90:	add	x1, x1, x8, lsl #2
  403d94:	sub	x2, x2, x8
  403d98:	bl	403bfc <ferror@plt+0x201c>
  403d9c:	mov	w8, w0
  403da0:	cmp	w0, #0x1
  403da4:	b.lt	403d64 <ferror@plt+0x2184>  // b.tstop
  403da8:	ldr	x9, [x19]
  403dac:	add	x9, x9, w8, sxtw
  403db0:	str	x9, [x19]
  403db4:	b	403d64 <ferror@plt+0x2184>
  403db8:	stp	x29, x30, [sp, #-80]!
  403dbc:	stp	x22, x21, [sp, #48]
  403dc0:	mov	w21, #0xffffffea            	// #-22
  403dc4:	str	x25, [sp, #16]
  403dc8:	stp	x24, x23, [sp, #32]
  403dcc:	stp	x20, x19, [sp, #64]
  403dd0:	mov	x29, sp
  403dd4:	cbz	x1, 403ec0 <ferror@plt+0x22e0>
  403dd8:	cbz	x0, 403ec0 <ferror@plt+0x22e0>
  403ddc:	mov	x19, x2
  403de0:	cbz	x2, 403ec0 <ferror@plt+0x22e0>
  403de4:	ldrb	w8, [x0]
  403de8:	cbz	w8, 403ebc <ferror@plt+0x22dc>
  403dec:	mov	x20, x1
  403df0:	mov	x22, xzr
  403df4:	add	x23, x0, #0x1
  403df8:	mov	w24, #0x1                   	// #1
  403dfc:	b	403e08 <ferror@plt+0x2228>
  403e00:	ldrb	w8, [x23], #1
  403e04:	cbz	w8, 403ebc <ferror@plt+0x22dc>
  403e08:	mov	x9, x23
  403e0c:	ldrb	w10, [x9], #-1
  403e10:	cmp	x22, #0x0
  403e14:	and	w8, w8, #0xff
  403e18:	csel	x22, x9, x22, eq  // eq = none
  403e1c:	cmp	w8, #0x2c
  403e20:	csel	x8, x9, xzr, eq  // eq = none
  403e24:	cmp	w10, #0x0
  403e28:	csel	x25, x23, x8, eq  // eq = none
  403e2c:	mov	w8, #0x4                   	// #4
  403e30:	cbz	x22, 403e94 <ferror@plt+0x22b4>
  403e34:	cbz	x25, 403e94 <ferror@plt+0x22b4>
  403e38:	subs	x1, x25, x22
  403e3c:	b.ls	403e8c <ferror@plt+0x22ac>  // b.plast
  403e40:	mov	x0, x22
  403e44:	blr	x19
  403e48:	tbnz	w0, #31, 403ea4 <ferror@plt+0x22c4>
  403e4c:	add	w8, w0, #0x7
  403e50:	cmp	w0, #0x0
  403e54:	csel	w8, w8, w0, lt  // lt = tstop
  403e58:	sbfx	x8, x8, #3, #29
  403e5c:	ldrb	w9, [x20, x8]
  403e60:	and	w10, w0, #0x7
  403e64:	lsl	w10, w24, w10
  403e68:	mov	x22, xzr
  403e6c:	orr	w9, w9, w10
  403e70:	strb	w9, [x20, x8]
  403e74:	ldrb	w8, [x25]
  403e78:	cmp	w8, #0x0
  403e7c:	cset	w8, eq  // eq = none
  403e80:	lsl	w8, w8, #1
  403e84:	cbnz	w8, 403e98 <ferror@plt+0x22b8>
  403e88:	b	403e00 <ferror@plt+0x2220>
  403e8c:	mov	w21, #0xffffffff            	// #-1
  403e90:	mov	w8, #0x1                   	// #1
  403e94:	cbz	w8, 403e00 <ferror@plt+0x2220>
  403e98:	cmp	w8, #0x4
  403e9c:	b.eq	403e00 <ferror@plt+0x2220>  // b.none
  403ea0:	b	403eb4 <ferror@plt+0x22d4>
  403ea4:	mov	w8, #0x1                   	// #1
  403ea8:	mov	w21, w0
  403eac:	cbnz	w8, 403e98 <ferror@plt+0x22b8>
  403eb0:	b	403e00 <ferror@plt+0x2220>
  403eb4:	cmp	w8, #0x2
  403eb8:	b.ne	403ec0 <ferror@plt+0x22e0>  // b.any
  403ebc:	mov	w21, wzr
  403ec0:	mov	w0, w21
  403ec4:	ldp	x20, x19, [sp, #64]
  403ec8:	ldp	x22, x21, [sp, #48]
  403ecc:	ldp	x24, x23, [sp, #32]
  403ed0:	ldr	x25, [sp, #16]
  403ed4:	ldp	x29, x30, [sp], #80
  403ed8:	ret
  403edc:	stp	x29, x30, [sp, #-64]!
  403ee0:	stp	x22, x21, [sp, #32]
  403ee4:	mov	w21, #0xffffffea            	// #-22
  403ee8:	stp	x24, x23, [sp, #16]
  403eec:	stp	x20, x19, [sp, #48]
  403ef0:	mov	x29, sp
  403ef4:	cbz	x1, 403fc4 <ferror@plt+0x23e4>
  403ef8:	cbz	x0, 403fc4 <ferror@plt+0x23e4>
  403efc:	mov	x19, x2
  403f00:	cbz	x2, 403fc4 <ferror@plt+0x23e4>
  403f04:	ldrb	w8, [x0]
  403f08:	cbz	w8, 403fc0 <ferror@plt+0x23e0>
  403f0c:	mov	x20, x1
  403f10:	mov	x22, xzr
  403f14:	add	x23, x0, #0x1
  403f18:	b	403f24 <ferror@plt+0x2344>
  403f1c:	ldrb	w8, [x23], #1
  403f20:	cbz	w8, 403fc0 <ferror@plt+0x23e0>
  403f24:	mov	x9, x23
  403f28:	ldrb	w10, [x9], #-1
  403f2c:	cmp	x22, #0x0
  403f30:	and	w8, w8, #0xff
  403f34:	csel	x22, x9, x22, eq  // eq = none
  403f38:	cmp	w8, #0x2c
  403f3c:	csel	x8, x9, xzr, eq  // eq = none
  403f40:	cmp	w10, #0x0
  403f44:	csel	x24, x23, x8, eq  // eq = none
  403f48:	mov	w8, #0x4                   	// #4
  403f4c:	cbz	x22, 403f98 <ferror@plt+0x23b8>
  403f50:	cbz	x24, 403f98 <ferror@plt+0x23b8>
  403f54:	subs	x1, x24, x22
  403f58:	b.ls	403f90 <ferror@plt+0x23b0>  // b.plast
  403f5c:	mov	x0, x22
  403f60:	blr	x19
  403f64:	tbnz	x0, #63, 403fa8 <ferror@plt+0x23c8>
  403f68:	ldr	x8, [x20]
  403f6c:	mov	x22, xzr
  403f70:	orr	x8, x8, x0
  403f74:	str	x8, [x20]
  403f78:	ldrb	w8, [x24]
  403f7c:	cmp	w8, #0x0
  403f80:	cset	w8, eq  // eq = none
  403f84:	lsl	w8, w8, #1
  403f88:	cbnz	w8, 403f9c <ferror@plt+0x23bc>
  403f8c:	b	403f1c <ferror@plt+0x233c>
  403f90:	mov	w21, #0xffffffff            	// #-1
  403f94:	mov	w8, #0x1                   	// #1
  403f98:	cbz	w8, 403f1c <ferror@plt+0x233c>
  403f9c:	cmp	w8, #0x4
  403fa0:	b.eq	403f1c <ferror@plt+0x233c>  // b.none
  403fa4:	b	403fb8 <ferror@plt+0x23d8>
  403fa8:	mov	w8, #0x1                   	// #1
  403fac:	mov	w21, w0
  403fb0:	cbnz	w8, 403f9c <ferror@plt+0x23bc>
  403fb4:	b	403f1c <ferror@plt+0x233c>
  403fb8:	cmp	w8, #0x2
  403fbc:	b.ne	403fc4 <ferror@plt+0x23e4>  // b.any
  403fc0:	mov	w21, wzr
  403fc4:	mov	w0, w21
  403fc8:	ldp	x20, x19, [sp, #48]
  403fcc:	ldp	x22, x21, [sp, #32]
  403fd0:	ldp	x24, x23, [sp, #16]
  403fd4:	ldp	x29, x30, [sp], #64
  403fd8:	ret
  403fdc:	stp	x29, x30, [sp, #-64]!
  403fe0:	mov	x29, sp
  403fe4:	str	x23, [sp, #16]
  403fe8:	stp	x22, x21, [sp, #32]
  403fec:	stp	x20, x19, [sp, #48]
  403ff0:	str	xzr, [x29, #24]
  403ff4:	cbz	x0, 4040e4 <ferror@plt+0x2504>
  403ff8:	mov	w21, w3
  403ffc:	mov	x19, x2
  404000:	mov	x23, x1
  404004:	mov	x22, x0
  404008:	str	w3, [x1]
  40400c:	str	w3, [x2]
  404010:	bl	401b60 <__errno_location@plt>
  404014:	str	wzr, [x0]
  404018:	ldrb	w8, [x22]
  40401c:	mov	x20, x0
  404020:	cmp	w8, #0x3a
  404024:	b.ne	40406c <ferror@plt+0x248c>  // b.any
  404028:	add	x21, x22, #0x1
  40402c:	add	x1, x29, #0x18
  404030:	mov	w2, #0xa                   	// #10
  404034:	mov	x0, x21
  404038:	bl	401a10 <strtol@plt>
  40403c:	str	w0, [x19]
  404040:	ldr	w8, [x20]
  404044:	mov	w0, #0xffffffff            	// #-1
  404048:	cbnz	w8, 4040e4 <ferror@plt+0x2504>
  40404c:	ldr	x8, [x29, #24]
  404050:	cbz	x8, 4040e4 <ferror@plt+0x2504>
  404054:	cmp	x8, x21
  404058:	mov	w0, #0xffffffff            	// #-1
  40405c:	b.eq	4040e4 <ferror@plt+0x2504>  // b.none
  404060:	ldrb	w8, [x8]
  404064:	cbz	w8, 4040e0 <ferror@plt+0x2500>
  404068:	b	4040e4 <ferror@plt+0x2504>
  40406c:	add	x1, x29, #0x18
  404070:	mov	w2, #0xa                   	// #10
  404074:	mov	x0, x22
  404078:	bl	401a10 <strtol@plt>
  40407c:	str	w0, [x23]
  404080:	str	w0, [x19]
  404084:	ldr	x8, [x29, #24]
  404088:	mov	w0, #0xffffffff            	// #-1
  40408c:	cmp	x8, x22
  404090:	b.eq	4040e4 <ferror@plt+0x2504>  // b.none
  404094:	ldr	w9, [x20]
  404098:	cbnz	w9, 4040e4 <ferror@plt+0x2504>
  40409c:	cbz	x8, 4040e4 <ferror@plt+0x2504>
  4040a0:	ldrb	w9, [x8]
  4040a4:	cmp	w9, #0x2d
  4040a8:	b.eq	4040cc <ferror@plt+0x24ec>  // b.none
  4040ac:	cmp	w9, #0x3a
  4040b0:	b.ne	4040e0 <ferror@plt+0x2500>  // b.any
  4040b4:	ldrb	w10, [x8, #1]
  4040b8:	cbz	w10, 4040dc <ferror@plt+0x24fc>
  4040bc:	cmp	w9, #0x3a
  4040c0:	b.eq	4040cc <ferror@plt+0x24ec>  // b.none
  4040c4:	cmp	w9, #0x2d
  4040c8:	b.ne	4040e0 <ferror@plt+0x2500>  // b.any
  4040cc:	add	x21, x8, #0x1
  4040d0:	str	xzr, [x29, #24]
  4040d4:	str	wzr, [x20]
  4040d8:	b	40402c <ferror@plt+0x244c>
  4040dc:	str	w21, [x19]
  4040e0:	mov	w0, wzr
  4040e4:	ldp	x20, x19, [sp, #48]
  4040e8:	ldp	x22, x21, [sp, #32]
  4040ec:	ldr	x23, [sp, #16]
  4040f0:	ldp	x29, x30, [sp], #64
  4040f4:	ret
  4040f8:	sub	sp, sp, #0x50
  4040fc:	stp	x20, x19, [sp, #64]
  404100:	mov	x20, x1
  404104:	mov	x19, x0
  404108:	stp	x29, x30, [sp, #16]
  40410c:	stp	x24, x23, [sp, #32]
  404110:	stp	x22, x21, [sp, #48]
  404114:	add	x29, sp, #0x10
  404118:	mov	w0, wzr
  40411c:	cbz	x20, 4041e8 <ferror@plt+0x2608>
  404120:	cbz	x19, 4041e8 <ferror@plt+0x2608>
  404124:	add	x1, sp, #0x8
  404128:	mov	x0, x19
  40412c:	bl	404200 <ferror@plt+0x2620>
  404130:	mov	x21, x0
  404134:	mov	x1, sp
  404138:	mov	x0, x20
  40413c:	bl	404200 <ferror@plt+0x2620>
  404140:	ldp	x24, x22, [sp]
  404144:	adds	x8, x24, x22
  404148:	b.eq	404174 <ferror@plt+0x2594>  // b.none
  40414c:	mov	x23, x0
  404150:	cmp	x8, #0x1
  404154:	b.ne	40419c <ferror@plt+0x25bc>  // b.any
  404158:	cbz	x21, 404180 <ferror@plt+0x25a0>
  40415c:	ldrb	w8, [x21]
  404160:	cmp	w8, #0x2f
  404164:	b.ne	404180 <ferror@plt+0x25a0>  // b.any
  404168:	mov	w0, #0x1                   	// #1
  40416c:	cbnz	w0, 4041dc <ferror@plt+0x25fc>
  404170:	b	404118 <ferror@plt+0x2538>
  404174:	mov	w0, #0x1                   	// #1
  404178:	cbnz	w0, 4041dc <ferror@plt+0x25fc>
  40417c:	b	404118 <ferror@plt+0x2538>
  404180:	cbz	x23, 40419c <ferror@plt+0x25bc>
  404184:	ldrb	w8, [x23]
  404188:	cmp	w8, #0x2f
  40418c:	b.ne	40419c <ferror@plt+0x25bc>  // b.any
  404190:	mov	w0, #0x1                   	// #1
  404194:	cbnz	w0, 4041dc <ferror@plt+0x25fc>
  404198:	b	404118 <ferror@plt+0x2538>
  40419c:	mov	w0, #0x3                   	// #3
  4041a0:	cbz	x21, 4041c8 <ferror@plt+0x25e8>
  4041a4:	cbz	x23, 4041c8 <ferror@plt+0x25e8>
  4041a8:	cmp	x22, x24
  4041ac:	b.ne	4041c8 <ferror@plt+0x25e8>  // b.any
  4041b0:	mov	x0, x21
  4041b4:	mov	x1, x23
  4041b8:	mov	x2, x22
  4041bc:	bl	4018b0 <strncmp@plt>
  4041c0:	cbz	w0, 4041d0 <ferror@plt+0x25f0>
  4041c4:	mov	w0, #0x3                   	// #3
  4041c8:	cbnz	w0, 4041dc <ferror@plt+0x25fc>
  4041cc:	b	404118 <ferror@plt+0x2538>
  4041d0:	add	x19, x21, x22
  4041d4:	add	x20, x23, x24
  4041d8:	cbz	w0, 404118 <ferror@plt+0x2538>
  4041dc:	cmp	w0, #0x3
  4041e0:	b.ne	4041e8 <ferror@plt+0x2608>  // b.any
  4041e4:	mov	w0, wzr
  4041e8:	ldp	x20, x19, [sp, #64]
  4041ec:	ldp	x22, x21, [sp, #48]
  4041f0:	ldp	x24, x23, [sp, #32]
  4041f4:	ldp	x29, x30, [sp, #16]
  4041f8:	add	sp, sp, #0x50
  4041fc:	ret
  404200:	mov	x8, x0
  404204:	str	xzr, [x1]
  404208:	mov	x0, x8
  40420c:	cbz	x8, 404254 <ferror@plt+0x2674>
  404210:	ldrb	w9, [x0]
  404214:	cmp	w9, #0x2f
  404218:	b.ne	40422c <ferror@plt+0x264c>  // b.any
  40421c:	mov	x8, x0
  404220:	ldrb	w10, [x8, #1]!
  404224:	cmp	w10, #0x2f
  404228:	b.eq	404208 <ferror@plt+0x2628>  // b.none
  40422c:	cbz	w9, 404250 <ferror@plt+0x2670>
  404230:	mov	w8, #0x1                   	// #1
  404234:	str	x8, [x1]
  404238:	ldrb	w9, [x0, x8]
  40423c:	cbz	w9, 404254 <ferror@plt+0x2674>
  404240:	cmp	w9, #0x2f
  404244:	b.eq	404254 <ferror@plt+0x2674>  // b.none
  404248:	add	x8, x8, #0x1
  40424c:	b	404234 <ferror@plt+0x2654>
  404250:	mov	x0, xzr
  404254:	ret
  404258:	stp	x29, x30, [sp, #-64]!
  40425c:	orr	x8, x0, x1
  404260:	stp	x24, x23, [sp, #16]
  404264:	stp	x22, x21, [sp, #32]
  404268:	stp	x20, x19, [sp, #48]
  40426c:	mov	x29, sp
  404270:	cbz	x8, 4042a4 <ferror@plt+0x26c4>
  404274:	mov	x19, x1
  404278:	mov	x22, x0
  40427c:	mov	x20, x2
  404280:	cbz	x0, 4042b8 <ferror@plt+0x26d8>
  404284:	cbz	x19, 4042cc <ferror@plt+0x26ec>
  404288:	mov	x0, x22
  40428c:	bl	4017a0 <strlen@plt>
  404290:	mvn	x8, x0
  404294:	cmp	x8, x20
  404298:	b.cs	4042d4 <ferror@plt+0x26f4>  // b.hs, b.nlast
  40429c:	mov	x21, xzr
  4042a0:	b	404310 <ferror@plt+0x2730>
  4042a4:	adrp	x0, 405000 <ferror@plt+0x3420>
  4042a8:	add	x0, x0, #0x50e
  4042ac:	bl	401930 <strdup@plt>
  4042b0:	mov	x21, x0
  4042b4:	b	404310 <ferror@plt+0x2730>
  4042b8:	mov	x0, x19
  4042bc:	mov	x1, x20
  4042c0:	bl	401a70 <strndup@plt>
  4042c4:	mov	x21, x0
  4042c8:	b	404310 <ferror@plt+0x2730>
  4042cc:	mov	x0, x22
  4042d0:	b	4042ac <ferror@plt+0x26cc>
  4042d4:	add	x24, x0, x20
  4042d8:	mov	x23, x0
  4042dc:	add	x0, x24, #0x1
  4042e0:	bl	401890 <malloc@plt>
  4042e4:	mov	x21, x0
  4042e8:	cbz	x0, 404310 <ferror@plt+0x2730>
  4042ec:	mov	x0, x21
  4042f0:	mov	x1, x22
  4042f4:	mov	x2, x23
  4042f8:	bl	401770 <memcpy@plt>
  4042fc:	add	x0, x21, x23
  404300:	mov	x1, x19
  404304:	mov	x2, x20
  404308:	bl	401770 <memcpy@plt>
  40430c:	strb	wzr, [x21, x24]
  404310:	mov	x0, x21
  404314:	ldp	x20, x19, [sp, #48]
  404318:	ldp	x22, x21, [sp, #32]
  40431c:	ldp	x24, x23, [sp, #16]
  404320:	ldp	x29, x30, [sp], #64
  404324:	ret
  404328:	stp	x29, x30, [sp, #-32]!
  40432c:	stp	x20, x19, [sp, #16]
  404330:	mov	x19, x1
  404334:	mov	x20, x0
  404338:	mov	x29, sp
  40433c:	cbz	x1, 404350 <ferror@plt+0x2770>
  404340:	mov	x0, x19
  404344:	bl	4017a0 <strlen@plt>
  404348:	mov	x2, x0
  40434c:	b	404354 <ferror@plt+0x2774>
  404350:	mov	x2, xzr
  404354:	mov	x0, x20
  404358:	mov	x1, x19
  40435c:	bl	404258 <ferror@plt+0x2678>
  404360:	ldp	x20, x19, [sp, #16]
  404364:	ldp	x29, x30, [sp], #32
  404368:	ret
  40436c:	sub	sp, sp, #0x120
  404370:	stp	x29, x30, [sp, #256]
  404374:	add	x29, sp, #0x100
  404378:	add	x9, sp, #0x80
  40437c:	mov	x10, sp
  404380:	mov	x11, #0xffffffffffffffd0    	// #-48
  404384:	add	x8, x29, #0x20
  404388:	movk	x11, #0xff80, lsl #32
  40438c:	add	x9, x9, #0x30
  404390:	add	x10, x10, #0x80
  404394:	stp	x8, x9, [x29, #-32]
  404398:	stp	x10, x11, [x29, #-16]
  40439c:	stp	q1, q2, [sp, #16]
  4043a0:	str	q0, [sp]
  4043a4:	ldp	q0, q1, [x29, #-32]
  4043a8:	stp	x28, x19, [sp, #272]
  4043ac:	mov	x19, x0
  4043b0:	stp	x2, x3, [sp, #128]
  4043b4:	sub	x0, x29, #0x28
  4043b8:	sub	x2, x29, #0x50
  4043bc:	stp	x4, x5, [sp, #144]
  4043c0:	stp	x6, x7, [sp, #160]
  4043c4:	stp	q3, q4, [sp, #48]
  4043c8:	stp	q5, q6, [sp, #80]
  4043cc:	str	q7, [sp, #112]
  4043d0:	stp	q0, q1, [x29, #-80]
  4043d4:	bl	401a60 <vasprintf@plt>
  4043d8:	tbnz	w0, #31, 404400 <ferror@plt+0x2820>
  4043dc:	ldur	x1, [x29, #-40]
  4043e0:	sxtw	x2, w0
  4043e4:	mov	x0, x19
  4043e8:	bl	404258 <ferror@plt+0x2678>
  4043ec:	ldur	x8, [x29, #-40]
  4043f0:	mov	x19, x0
  4043f4:	mov	x0, x8
  4043f8:	bl	401a20 <free@plt>
  4043fc:	b	404404 <ferror@plt+0x2824>
  404400:	mov	x19, xzr
  404404:	mov	x0, x19
  404408:	ldp	x28, x19, [sp, #272]
  40440c:	ldp	x29, x30, [sp, #256]
  404410:	add	sp, sp, #0x120
  404414:	ret
  404418:	stp	x29, x30, [sp, #-80]!
  40441c:	stp	x24, x23, [sp, #32]
  404420:	stp	x22, x21, [sp, #48]
  404424:	stp	x20, x19, [sp, #64]
  404428:	ldr	x19, [x0]
  40442c:	str	x25, [sp, #16]
  404430:	mov	x29, sp
  404434:	ldrb	w8, [x19]
  404438:	cbz	w8, 404538 <ferror@plt+0x2958>
  40443c:	mov	x20, x0
  404440:	mov	x22, x1
  404444:	mov	x0, x19
  404448:	mov	x1, x2
  40444c:	mov	w23, w3
  404450:	mov	x21, x2
  404454:	bl	401a80 <strspn@plt>
  404458:	add	x19, x19, x0
  40445c:	ldrb	w8, [x19]
  404460:	cbz	x8, 404534 <ferror@plt+0x2954>
  404464:	cbz	w23, 4044ec <ferror@plt+0x290c>
  404468:	cmp	w8, #0x3f
  40446c:	b.hi	404504 <ferror@plt+0x2924>  // b.pmore
  404470:	mov	w9, #0x1                   	// #1
  404474:	lsl	x8, x9, x8
  404478:	mov	x9, #0x1                   	// #1
  40447c:	movk	x9, #0x84, lsl #32
  404480:	and	x8, x8, x9
  404484:	cbz	x8, 404504 <ferror@plt+0x2924>
  404488:	mov	x23, x19
  40448c:	ldrb	w25, [x23], #1
  404490:	add	x1, x29, #0x1c
  404494:	strb	wzr, [x29, #29]
  404498:	mov	x0, x23
  40449c:	strb	w25, [x29, #28]
  4044a0:	bl	404570 <ferror@plt+0x2990>
  4044a4:	str	x0, [x22]
  4044a8:	add	x8, x0, x19
  4044ac:	ldrb	w9, [x8, #1]
  4044b0:	mov	w8, wzr
  4044b4:	cbz	w9, 40455c <ferror@plt+0x297c>
  4044b8:	cmp	w9, w25
  4044bc:	b.ne	40455c <ferror@plt+0x297c>  // b.any
  4044c0:	add	x8, x0, x19
  4044c4:	ldrsb	w1, [x8, #2]
  4044c8:	mov	x24, x0
  4044cc:	cbz	w1, 4044dc <ferror@plt+0x28fc>
  4044d0:	mov	x0, x21
  4044d4:	bl	401a90 <strchr@plt>
  4044d8:	cbz	x0, 404558 <ferror@plt+0x2978>
  4044dc:	add	x8, x19, x24
  4044e0:	add	x19, x8, #0x2
  4044e4:	mov	w8, #0x1                   	// #1
  4044e8:	b	404560 <ferror@plt+0x2980>
  4044ec:	mov	x0, x19
  4044f0:	mov	x1, x21
  4044f4:	bl	401b30 <strcspn@plt>
  4044f8:	str	x0, [x22]
  4044fc:	add	x22, x19, x0
  404500:	b	40452c <ferror@plt+0x294c>
  404504:	mov	x0, x19
  404508:	mov	x1, x21
  40450c:	bl	404570 <ferror@plt+0x2990>
  404510:	str	x0, [x22]
  404514:	add	x22, x19, x0
  404518:	ldrsb	w1, [x22]
  40451c:	cbz	w1, 40452c <ferror@plt+0x294c>
  404520:	mov	x0, x21
  404524:	bl	401a90 <strchr@plt>
  404528:	cbz	x0, 404534 <ferror@plt+0x2954>
  40452c:	str	x22, [x20]
  404530:	b	40453c <ferror@plt+0x295c>
  404534:	str	x19, [x20]
  404538:	mov	x19, xzr
  40453c:	mov	x0, x19
  404540:	ldp	x20, x19, [sp, #64]
  404544:	ldp	x22, x21, [sp, #48]
  404548:	ldp	x24, x23, [sp, #32]
  40454c:	ldr	x25, [sp, #16]
  404550:	ldp	x29, x30, [sp], #80
  404554:	ret
  404558:	mov	w8, wzr
  40455c:	mov	x23, x19
  404560:	str	x19, [x20]
  404564:	mov	x19, x23
  404568:	tbz	w8, #0, 404538 <ferror@plt+0x2958>
  40456c:	b	40453c <ferror@plt+0x295c>
  404570:	stp	x29, x30, [sp, #-48]!
  404574:	stp	x22, x21, [sp, #16]
  404578:	stp	x20, x19, [sp, #32]
  40457c:	ldrb	w8, [x0]
  404580:	mov	x29, sp
  404584:	cbz	w8, 4045d4 <ferror@plt+0x29f4>
  404588:	mov	x19, x1
  40458c:	mov	x22, xzr
  404590:	mov	w20, wzr
  404594:	add	x21, x0, #0x1
  404598:	b	4045bc <ferror@plt+0x29dc>
  40459c:	sxtb	w1, w8
  4045a0:	mov	x0, x19
  4045a4:	bl	401a90 <strchr@plt>
  4045a8:	cbnz	x0, 4045e0 <ferror@plt+0x2a00>
  4045ac:	mov	w20, wzr
  4045b0:	ldrb	w8, [x21, x22]
  4045b4:	add	x22, x22, #0x1
  4045b8:	cbz	w8, 4045e0 <ferror@plt+0x2a00>
  4045bc:	cbnz	w20, 4045ac <ferror@plt+0x29cc>
  4045c0:	and	w9, w8, #0xff
  4045c4:	cmp	w9, #0x5c
  4045c8:	b.ne	40459c <ferror@plt+0x29bc>  // b.any
  4045cc:	mov	w20, #0x1                   	// #1
  4045d0:	b	4045b0 <ferror@plt+0x29d0>
  4045d4:	mov	w20, wzr
  4045d8:	mov	w22, wzr
  4045dc:	b	4045e0 <ferror@plt+0x2a00>
  4045e0:	sub	w8, w22, w20
  4045e4:	ldp	x20, x19, [sp, #32]
  4045e8:	ldp	x22, x21, [sp, #16]
  4045ec:	sxtw	x0, w8
  4045f0:	ldp	x29, x30, [sp], #48
  4045f4:	ret
  4045f8:	stp	x29, x30, [sp, #-32]!
  4045fc:	str	x19, [sp, #16]
  404600:	mov	x19, x0
  404604:	mov	x29, sp
  404608:	mov	x0, x19
  40460c:	bl	4018e0 <fgetc@plt>
  404610:	cmn	w0, #0x1
  404614:	b.eq	404628 <ferror@plt+0x2a48>  // b.none
  404618:	cmp	w0, #0xa
  40461c:	b.ne	404608 <ferror@plt+0x2a28>  // b.any
  404620:	mov	w0, wzr
  404624:	b	40462c <ferror@plt+0x2a4c>
  404628:	mov	w0, #0x1                   	// #1
  40462c:	ldr	x19, [sp, #16]
  404630:	ldp	x29, x30, [sp], #32
  404634:	ret
  404638:	stp	x29, x30, [sp, #-32]!
  40463c:	stp	x28, x19, [sp, #16]
  404640:	mov	x29, sp
  404644:	sub	sp, sp, #0x1, lsl #12
  404648:	adrp	x1, 405000 <ferror@plt+0x3420>
  40464c:	mov	w2, w0
  404650:	add	x1, x1, #0x98e
  404654:	mov	x0, sp
  404658:	bl	401800 <sprintf@plt>
  40465c:	mov	w0, #0x8                   	// #8
  404660:	bl	401890 <malloc@plt>
  404664:	mov	x19, x0
  404668:	cbz	x0, 40467c <ferror@plt+0x2a9c>
  40466c:	mov	x0, sp
  404670:	bl	401810 <opendir@plt>
  404674:	str	x0, [x19]
  404678:	cbnz	x0, 404688 <ferror@plt+0x2aa8>
  40467c:	mov	x0, x19
  404680:	bl	401a20 <free@plt>
  404684:	mov	x19, xzr
  404688:	mov	x0, x19
  40468c:	add	sp, sp, #0x1, lsl #12
  404690:	ldp	x28, x19, [sp, #16]
  404694:	ldp	x29, x30, [sp], #32
  404698:	ret
  40469c:	stp	x29, x30, [sp, #-32]!
  4046a0:	str	x19, [sp, #16]
  4046a4:	mov	x19, x0
  4046a8:	mov	x29, sp
  4046ac:	cbz	x0, 4046bc <ferror@plt+0x2adc>
  4046b0:	ldr	x0, [x19]
  4046b4:	cbz	x0, 4046bc <ferror@plt+0x2adc>
  4046b8:	bl	401940 <closedir@plt>
  4046bc:	mov	x0, x19
  4046c0:	bl	401a20 <free@plt>
  4046c4:	ldr	x19, [sp, #16]
  4046c8:	ldp	x29, x30, [sp], #32
  4046cc:	ret
  4046d0:	sub	sp, sp, #0x40
  4046d4:	stp	x20, x19, [sp, #48]
  4046d8:	mov	x20, x0
  4046dc:	mov	w0, #0xffffffea            	// #-22
  4046e0:	stp	x29, x30, [sp, #16]
  4046e4:	stp	x22, x21, [sp, #32]
  4046e8:	add	x29, sp, #0x10
  4046ec:	cbz	x20, 404790 <ferror@plt+0x2bb0>
  4046f0:	mov	x19, x1
  4046f4:	cbz	x1, 404790 <ferror@plt+0x2bb0>
  4046f8:	str	wzr, [x19]
  4046fc:	bl	401b60 <__errno_location@plt>
  404700:	mov	x21, x0
  404704:	str	wzr, [x0]
  404708:	b	404714 <ferror@plt+0x2b34>
  40470c:	ldr	w8, [x19]
  404710:	cbnz	w8, 40478c <ferror@plt+0x2bac>
  404714:	ldr	x0, [x20]
  404718:	bl	401920 <readdir@plt>
  40471c:	cbz	x0, 404778 <ferror@plt+0x2b98>
  404720:	mov	x22, x0
  404724:	bl	401a00 <__ctype_b_loc@plt>
  404728:	ldr	x8, [x0]
  40472c:	ldrb	w9, [x22, #19]!
  404730:	ldrh	w8, [x8, x9, lsl #1]
  404734:	tbz	w8, #11, 40470c <ferror@plt+0x2b2c>
  404738:	add	x1, sp, #0x8
  40473c:	mov	w2, #0xa                   	// #10
  404740:	mov	x0, x22
  404744:	str	wzr, [x21]
  404748:	bl	401a10 <strtol@plt>
  40474c:	str	w0, [x19]
  404750:	ldr	w8, [x21]
  404754:	cbnz	w8, 404770 <ferror@plt+0x2b90>
  404758:	ldr	x8, [sp, #8]
  40475c:	cmp	x22, x8
  404760:	b.eq	404770 <ferror@plt+0x2b90>  // b.none
  404764:	cbz	x8, 40470c <ferror@plt+0x2b2c>
  404768:	ldrb	w8, [x8]
  40476c:	cbz	w8, 40470c <ferror@plt+0x2b2c>
  404770:	mov	w0, #0xffffffff            	// #-1
  404774:	b	404790 <ferror@plt+0x2bb0>
  404778:	ldr	w8, [x21]
  40477c:	cmp	w8, #0x0
  404780:	mov	w8, #0x1                   	// #1
  404784:	cneg	w0, w8, ne  // ne = any
  404788:	b	404790 <ferror@plt+0x2bb0>
  40478c:	mov	w0, wzr
  404790:	ldp	x20, x19, [sp, #48]
  404794:	ldp	x22, x21, [sp, #32]
  404798:	ldp	x29, x30, [sp, #16]
  40479c:	add	sp, sp, #0x40
  4047a0:	ret
  4047a4:	stp	x29, x30, [sp, #-16]!
  4047a8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4047ac:	add	x1, x1, #0x99d
  4047b0:	mov	x29, sp
  4047b4:	bl	4047c0 <ferror@plt+0x2be0>
  4047b8:	ldp	x29, x30, [sp], #16
  4047bc:	ret
  4047c0:	stp	x29, x30, [sp, #-48]!
  4047c4:	str	x28, [sp, #16]
  4047c8:	stp	x20, x19, [sp, #32]
  4047cc:	mov	x29, sp
  4047d0:	sub	sp, sp, #0x2, lsl #12
  4047d4:	adrp	x2, 405000 <ferror@plt+0x3420>
  4047d8:	mov	x4, x1
  4047dc:	mov	w3, w0
  4047e0:	add	x2, x2, #0x9c7
  4047e4:	mov	x0, sp
  4047e8:	mov	w1, #0x2000                	// #8192
  4047ec:	bl	401840 <snprintf@plt>
  4047f0:	mov	x0, sp
  4047f4:	mov	w1, wzr
  4047f8:	bl	4018a0 <open@plt>
  4047fc:	mov	w19, w0
  404800:	tbnz	w0, #31, 404844 <ferror@plt+0x2c64>
  404804:	mov	x1, sp
  404808:	mov	w0, w19
  40480c:	bl	404b94 <ferror@plt+0x2fb4>
  404810:	cmp	x0, #0x1
  404814:	b.lt	404844 <ferror@plt+0x2c64>  // b.tstop
  404818:	mov	x8, sp
  40481c:	mov	w9, #0x20                  	// #32
  404820:	mov	x10, x0
  404824:	b	404834 <ferror@plt+0x2c54>
  404828:	subs	x10, x10, #0x1
  40482c:	add	x8, x8, #0x1
  404830:	b.eq	40486c <ferror@plt+0x2c8c>  // b.none
  404834:	ldrb	w11, [x8]
  404838:	cbnz	w11, 404828 <ferror@plt+0x2c48>
  40483c:	strb	w9, [x8]
  404840:	b	404828 <ferror@plt+0x2c48>
  404844:	mov	x20, xzr
  404848:	tbnz	w19, #31, 404854 <ferror@plt+0x2c74>
  40484c:	mov	w0, w19
  404850:	bl	401960 <close@plt>
  404854:	mov	x0, x20
  404858:	add	sp, sp, #0x2, lsl #12
  40485c:	ldp	x20, x19, [sp, #32]
  404860:	ldr	x28, [sp, #16]
  404864:	ldp	x29, x30, [sp], #48
  404868:	ret
  40486c:	mov	x8, sp
  404870:	add	x8, x0, x8
  404874:	mov	x0, sp
  404878:	sturb	wzr, [x8, #-1]
  40487c:	bl	401930 <strdup@plt>
  404880:	mov	x20, x0
  404884:	tbz	w19, #31, 40484c <ferror@plt+0x2c6c>
  404888:	b	404854 <ferror@plt+0x2c74>
  40488c:	stp	x29, x30, [sp, #-16]!
  404890:	adrp	x1, 405000 <ferror@plt+0x3420>
  404894:	add	x1, x1, #0x9a5
  404898:	mov	x29, sp
  40489c:	bl	4047c0 <ferror@plt+0x2be0>
  4048a0:	ldp	x29, x30, [sp], #16
  4048a4:	ret
  4048a8:	stp	x29, x30, [sp, #-32]!
  4048ac:	mov	w0, #0x1                   	// #1
  4048b0:	mov	w1, #0x18                  	// #24
  4048b4:	str	x19, [sp, #16]
  4048b8:	mov	x29, sp
  4048bc:	bl	401910 <calloc@plt>
  4048c0:	mov	x19, x0
  4048c4:	cbz	x0, 4048dc <ferror@plt+0x2cfc>
  4048c8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4048cc:	add	x0, x0, #0x9aa
  4048d0:	bl	401810 <opendir@plt>
  4048d4:	str	x0, [x19]
  4048d8:	cbnz	x0, 4048e8 <ferror@plt+0x2d08>
  4048dc:	mov	x0, x19
  4048e0:	bl	401a20 <free@plt>
  4048e4:	mov	x19, xzr
  4048e8:	mov	x0, x19
  4048ec:	ldr	x19, [sp, #16]
  4048f0:	ldp	x29, x30, [sp], #32
  4048f4:	ret
  4048f8:	stp	x29, x30, [sp, #-32]!
  4048fc:	str	x19, [sp, #16]
  404900:	mov	x19, x0
  404904:	mov	x29, sp
  404908:	cbz	x0, 404918 <ferror@plt+0x2d38>
  40490c:	ldr	x0, [x19]
  404910:	cbz	x0, 404918 <ferror@plt+0x2d38>
  404914:	bl	401940 <closedir@plt>
  404918:	mov	x0, x19
  40491c:	bl	401a20 <free@plt>
  404920:	ldr	x19, [sp, #16]
  404924:	ldp	x29, x30, [sp], #32
  404928:	ret
  40492c:	ldrb	w8, [x0, #20]
  404930:	cmp	x1, #0x0
  404934:	cset	w9, ne  // ne = any
  404938:	str	x1, [x0, #8]
  40493c:	and	w8, w8, #0xfe
  404940:	orr	w8, w8, w9
  404944:	strb	w8, [x0, #20]
  404948:	ret
  40494c:	ldrb	w8, [x0, #20]
  404950:	str	w1, [x0, #16]
  404954:	orr	w8, w8, #0x2
  404958:	strb	w8, [x0, #20]
  40495c:	ret
  404960:	stp	x29, x30, [sp, #-96]!
  404964:	stp	x28, x27, [sp, #16]
  404968:	stp	x26, x25, [sp, #32]
  40496c:	stp	x24, x23, [sp, #48]
  404970:	stp	x22, x21, [sp, #64]
  404974:	stp	x20, x19, [sp, #80]
  404978:	mov	x29, sp
  40497c:	sub	sp, sp, #0x2, lsl #12
  404980:	sub	sp, sp, #0x110
  404984:	mov	w24, #0xffffffea            	// #-22
  404988:	cbz	x0, 404b38 <ferror@plt+0x2f58>
  40498c:	mov	x19, x1
  404990:	cbz	x1, 404b38 <ferror@plt+0x2f58>
  404994:	mov	x20, x0
  404998:	str	wzr, [x19]
  40499c:	bl	401b60 <__errno_location@plt>
  4049a0:	adrp	x22, 405000 <ferror@plt+0x3420>
  4049a4:	mov	x21, x0
  4049a8:	mov	w28, #0xffffffff            	// #-1
  4049ac:	add	x22, x22, #0x9b0
  4049b0:	mov	w23, #0x3                   	// #3
  4049b4:	str	wzr, [x0]
  4049b8:	b	4049d4 <ferror@plt+0x2df4>
  4049bc:	ldr	w8, [x21]
  4049c0:	cmp	w8, #0x0
  4049c4:	mov	w8, #0x1                   	// #1
  4049c8:	cneg	w24, w8, ne  // ne = any
  4049cc:	cmp	w8, #0x3
  4049d0:	b.ne	404b38 <ferror@plt+0x2f58>  // b.any
  4049d4:	str	wzr, [x21]
  4049d8:	ldr	x0, [x20]
  4049dc:	bl	401920 <readdir@plt>
  4049e0:	cbz	x0, 4049bc <ferror@plt+0x2ddc>
  4049e4:	mov	x25, x0
  4049e8:	bl	401a00 <__ctype_b_loc@plt>
  4049ec:	ldr	x8, [x0]
  4049f0:	ldrb	w9, [x25, #19]!
  4049f4:	ldrh	w8, [x8, x9, lsl #1]
  4049f8:	tbnz	w8, #11, 404a04 <ferror@plt+0x2e24>
  4049fc:	mov	w8, #0x3                   	// #3
  404a00:	b	4049cc <ferror@plt+0x2dec>
  404a04:	ldrb	w8, [x20, #20]
  404a08:	tbnz	w8, #1, 404a9c <ferror@plt+0x2ebc>
  404a0c:	ldrb	w8, [x20, #20]
  404a10:	tbz	w8, #0, 404acc <ferror@plt+0x2eec>
  404a14:	add	x0, sp, #0x108
  404a18:	mov	w1, #0x2000                	// #8192
  404a1c:	mov	x2, x22
  404a20:	mov	x3, x25
  404a24:	bl	401840 <snprintf@plt>
  404a28:	ldr	x0, [x20]
  404a2c:	bl	401ac0 <dirfd@plt>
  404a30:	add	x1, sp, #0x108
  404a34:	bl	404b60 <ferror@plt+0x2f80>
  404a38:	cbz	x0, 404ac4 <ferror@plt+0x2ee4>
  404a3c:	mov	x26, x0
  404a40:	add	x0, sp, #0x108
  404a44:	mov	w1, #0x2000                	// #8192
  404a48:	mov	x2, x26
  404a4c:	bl	401ba0 <fgets@plt>
  404a50:	mov	x27, x0
  404a54:	str	x0, [sp, #256]
  404a58:	mov	x0, x26
  404a5c:	bl	401870 <fclose@plt>
  404a60:	cbz	x27, 404ac4 <ferror@plt+0x2ee4>
  404a64:	adrp	x1, 405000 <ferror@plt+0x3420>
  404a68:	add	x0, sp, #0x108
  404a6c:	mov	x2, sp
  404a70:	add	x1, x1, #0x9b8
  404a74:	bl	401b10 <__isoc99_sscanf@plt>
  404a78:	cmp	w0, #0x1
  404a7c:	b.ne	404ac4 <ferror@plt+0x2ee4>  // b.any
  404a80:	ldr	x1, [x20, #8]
  404a84:	mov	x0, sp
  404a88:	bl	4019e0 <strcmp@plt>
  404a8c:	cmp	w0, #0x0
  404a90:	csel	w8, wzr, w23, eq  // eq = none
  404a94:	cbnz	w8, 4049cc <ferror@plt+0x2dec>
  404a98:	b	404acc <ferror@plt+0x2eec>
  404a9c:	ldr	x0, [x20]
  404aa0:	bl	401ac0 <dirfd@plt>
  404aa4:	add	x2, sp, #0x108
  404aa8:	mov	x1, x25
  404aac:	mov	w3, wzr
  404ab0:	bl	404d18 <ferror@plt+0x3138>
  404ab4:	cbz	w0, 404b00 <ferror@plt+0x2f20>
  404ab8:	mov	w8, #0x3                   	// #3
  404abc:	cbnz	w8, 4049cc <ferror@plt+0x2dec>
  404ac0:	b	404a0c <ferror@plt+0x2e2c>
  404ac4:	mov	w8, #0x3                   	// #3
  404ac8:	cbnz	w8, 4049cc <ferror@plt+0x2dec>
  404acc:	add	x1, sp, #0x100
  404ad0:	mov	w2, #0xa                   	// #10
  404ad4:	mov	x0, x25
  404ad8:	str	xzr, [sp, #256]
  404adc:	str	wzr, [x21]
  404ae0:	bl	401a10 <strtol@plt>
  404ae4:	str	w0, [x19]
  404ae8:	ldr	w8, [x21]
  404aec:	cbz	w8, 404b18 <ferror@plt+0x2f38>
  404af0:	cmp	w8, #0x0
  404af4:	csneg	w24, w28, w8, eq  // eq = none
  404af8:	mov	w8, #0x1                   	// #1
  404afc:	b	4049cc <ferror@plt+0x2dec>
  404b00:	ldr	w8, [x20, #16]
  404b04:	ldr	w9, [sp, #288]
  404b08:	cmp	w8, w9
  404b0c:	csel	w8, wzr, w23, eq  // eq = none
  404b10:	cbnz	w8, 4049cc <ferror@plt+0x2dec>
  404b14:	b	404a0c <ferror@plt+0x2e2c>
  404b18:	ldr	x9, [sp, #256]
  404b1c:	cmp	x25, x9
  404b20:	b.eq	404af0 <ferror@plt+0x2f10>  // b.none
  404b24:	cbz	x9, 404b30 <ferror@plt+0x2f50>
  404b28:	ldrb	w9, [x9]
  404b2c:	cbnz	w9, 404af0 <ferror@plt+0x2f10>
  404b30:	mov	w24, wzr
  404b34:	b	404af8 <ferror@plt+0x2f18>
  404b38:	mov	w0, w24
  404b3c:	add	sp, sp, #0x2, lsl #12
  404b40:	add	sp, sp, #0x110
  404b44:	ldp	x20, x19, [sp, #80]
  404b48:	ldp	x22, x21, [sp, #64]
  404b4c:	ldp	x24, x23, [sp, #48]
  404b50:	ldp	x26, x25, [sp, #32]
  404b54:	ldp	x28, x27, [sp, #16]
  404b58:	ldp	x29, x30, [sp], #96
  404b5c:	ret
  404b60:	stp	x29, x30, [sp, #-16]!
  404b64:	mov	w2, #0x80000               	// #524288
  404b68:	mov	x29, sp
  404b6c:	bl	401b40 <openat@plt>
  404b70:	tbnz	w0, #31, 404b88 <ferror@plt+0x2fa8>
  404b74:	adrp	x1, 405000 <ferror@plt+0x3420>
  404b78:	add	x1, x1, #0x3e
  404b7c:	bl	401900 <fdopen@plt>
  404b80:	ldp	x29, x30, [sp], #16
  404b84:	ret
  404b88:	mov	x0, xzr
  404b8c:	ldp	x29, x30, [sp], #16
  404b90:	ret
  404b94:	stp	x29, x30, [sp, #-64]!
  404b98:	stp	x20, x19, [sp, #48]
  404b9c:	mov	x19, x1
  404ba0:	mov	w20, w0
  404ba4:	mov	w2, #0x2000                	// #8192
  404ba8:	mov	x0, x1
  404bac:	mov	w1, wzr
  404bb0:	stp	x24, x23, [sp, #16]
  404bb4:	stp	x22, x21, [sp, #32]
  404bb8:	mov	x29, sp
  404bbc:	mov	w22, #0x2000                	// #8192
  404bc0:	bl	4018f0 <memset@plt>
  404bc4:	mov	w23, wzr
  404bc8:	mov	x21, xzr
  404bcc:	mov	w24, #0x6                   	// #6
  404bd0:	mov	w0, w20
  404bd4:	mov	x1, x19
  404bd8:	mov	x2, x22
  404bdc:	bl	401ae0 <read@plt>
  404be0:	cmp	x0, #0x0
  404be4:	b.gt	404c18 <ferror@plt+0x3038>
  404be8:	tbz	x0, #63, 404c30 <ferror@plt+0x3050>
  404bec:	bl	401b60 <__errno_location@plt>
  404bf0:	ldr	w8, [x0]
  404bf4:	cmp	w8, #0xb
  404bf8:	b.eq	404c04 <ferror@plt+0x3024>  // b.none
  404bfc:	cmp	w8, #0x4
  404c00:	b.ne	404c30 <ferror@plt+0x3050>  // b.any
  404c04:	subs	w24, w24, #0x1
  404c08:	b.eq	404c30 <ferror@plt+0x3050>  // b.none
  404c0c:	bl	404c50 <ferror@plt+0x3070>
  404c10:	tbz	w23, #0, 404bd0 <ferror@plt+0x2ff0>
  404c14:	b	404c38 <ferror@plt+0x3058>
  404c18:	subs	x22, x22, x0
  404c1c:	add	x19, x19, x0
  404c20:	add	x21, x0, x21
  404c24:	cset	w23, eq  // eq = none
  404c28:	cbnz	x22, 404bcc <ferror@plt+0x2fec>
  404c2c:	b	404c38 <ferror@plt+0x3058>
  404c30:	cmp	x21, #0x0
  404c34:	csinv	x21, x21, xzr, ne  // ne = any
  404c38:	mov	x0, x21
  404c3c:	ldp	x20, x19, [sp, #48]
  404c40:	ldp	x22, x21, [sp, #32]
  404c44:	ldp	x24, x23, [sp, #16]
  404c48:	ldp	x29, x30, [sp], #64
  404c4c:	ret
  404c50:	sub	sp, sp, #0x20
  404c54:	mov	w8, #0xb280                	// #45696
  404c58:	movk	w8, #0xee6, lsl #16
  404c5c:	mov	x0, sp
  404c60:	mov	x1, xzr
  404c64:	stp	x29, x30, [sp, #16]
  404c68:	add	x29, sp, #0x10
  404c6c:	stp	xzr, x8, [sp]
  404c70:	bl	401a50 <nanosleep@plt>
  404c74:	ldp	x29, x30, [sp, #16]
  404c78:	add	sp, sp, #0x20
  404c7c:	ret
  404c80:	stp	x29, x30, [sp, #-64]!
  404c84:	mov	x29, sp
  404c88:	stp	x19, x20, [sp, #16]
  404c8c:	adrp	x20, 415000 <ferror@plt+0x13420>
  404c90:	add	x20, x20, #0xdf0
  404c94:	stp	x21, x22, [sp, #32]
  404c98:	adrp	x21, 415000 <ferror@plt+0x13420>
  404c9c:	add	x21, x21, #0xde8
  404ca0:	sub	x20, x20, x21
  404ca4:	mov	w22, w0
  404ca8:	stp	x23, x24, [sp, #48]
  404cac:	mov	x23, x1
  404cb0:	mov	x24, x2
  404cb4:	bl	401730 <memcpy@plt-0x40>
  404cb8:	cmp	xzr, x20, asr #3
  404cbc:	b.eq	404ce8 <ferror@plt+0x3108>  // b.none
  404cc0:	asr	x20, x20, #3
  404cc4:	mov	x19, #0x0                   	// #0
  404cc8:	ldr	x3, [x21, x19, lsl #3]
  404ccc:	mov	x2, x24
  404cd0:	add	x19, x19, #0x1
  404cd4:	mov	x1, x23
  404cd8:	mov	w0, w22
  404cdc:	blr	x3
  404ce0:	cmp	x20, x19
  404ce4:	b.ne	404cc8 <ferror@plt+0x30e8>  // b.any
  404ce8:	ldp	x19, x20, [sp, #16]
  404cec:	ldp	x21, x22, [sp, #32]
  404cf0:	ldp	x23, x24, [sp, #48]
  404cf4:	ldp	x29, x30, [sp], #64
  404cf8:	ret
  404cfc:	nop
  404d00:	ret
  404d04:	nop
  404d08:	adrp	x2, 416000 <ferror@plt+0x14420>
  404d0c:	mov	x1, #0x0                   	// #0
  404d10:	ldr	x2, [x2, #584]
  404d14:	b	401820 <__cxa_atexit@plt>
  404d18:	mov	x4, x1
  404d1c:	mov	x5, x2
  404d20:	mov	w1, w0
  404d24:	mov	x2, x4
  404d28:	mov	w0, #0x0                   	// #0
  404d2c:	mov	w4, w3
  404d30:	mov	x3, x5
  404d34:	b	401bd0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000404d38 <.fini>:
  404d38:	stp	x29, x30, [sp, #-16]!
  404d3c:	mov	x29, sp
  404d40:	ldp	x29, x30, [sp], #16
  404d44:	ret
