# Generated by Yosys 0.33 (git sha1 2584903a060)
autoidx 7
attribute \top 1
attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:1.1-63.10"
module \mixed_and_tree
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:17.14-21.6|examples/patterns/basic/and/verilog/and_gate.v:9.12-9.17"
  wire $flatten\u_and_gate_0.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:35.14-39.6|examples/patterns/basic/and/verilog/and_gate.v:9.12-9.17"
  wire $flatten\u_and_gate_1.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:57.14-61.6|examples/patterns/basic/and/verilog/and_gate.v:9.12-9.17"
  wire $flatten\u_and_gate_2.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:29.13-33.6|examples/patterns/basic/and/verilog/and_mux.v:11.16-11.28"
  wire $flatten\u_and_mux_0.$ternary$examples/patterns/basic/and/verilog/and_mux.v:11$2_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:44.13-48.6|examples/patterns/basic/and/verilog/and_mux.v:11.16-11.28"
  wire $flatten\u_and_mux_1.$ternary$examples/patterns/basic/and/verilog/and_mux.v:11$2_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:12.16-12.18"
  wire $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:12$3_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:13.16-13.18"
  wire $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:13$4_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:17.12-17.20"
  wire $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:17$6_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:15.18-15.31"
  wire $flatten\u_and_nor_0.$or$examples/patterns/basic/and/verilog/and_nor.v:15$5_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:12.16-12.18"
  wire $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:12$3_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:13.16-13.18"
  wire $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:13$4_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:17.12-17.20"
  wire $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:17$6_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:15.18-15.31"
  wire $flatten\u_and_nor_1.$or$examples/patterns/basic/and/verilog/and_nor.v:15$5_Y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:3.11-3.12"
  wire input 1 \a
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:4.11-4.12"
  wire input 2 \b
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:5.11-5.12"
  wire input 3 \c
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:6.11-6.12"
  wire input 4 \d
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:7.11-7.12"
  wire input 5 \e
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:8.11-8.12"
  wire input 6 \f
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:9.11-9.12"
  wire input 7 \g
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:10.11-10.12"
  wire input 8 \h
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:15.10-15.12"
  wire \s0
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:15.14-15.16"
  wire \s1
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:15.18-15.20"
  wire \s2
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:15.22-15.24"
  wire \s3
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:42.10-42.12"
  wire \t0
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:42.14-42.16"
  wire \t1
  attribute \hdlname "u_and_gate_0 a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:17.14-21.6|examples/patterns/basic/and/verilog/and_gate.v:4.7-4.8"
  wire \u_and_gate_0.a
  attribute \hdlname "u_and_gate_0 b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:17.14-21.6|examples/patterns/basic/and/verilog/and_gate.v:5.7-5.8"
  wire \u_and_gate_0.b
  attribute \hdlname "u_and_gate_0 y"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:17.14-21.6|examples/patterns/basic/and/verilog/and_gate.v:6.8-6.9"
  wire \u_and_gate_0.y
  attribute \hdlname "u_and_gate_1 a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:35.14-39.6|examples/patterns/basic/and/verilog/and_gate.v:4.7-4.8"
  wire \u_and_gate_1.a
  attribute \hdlname "u_and_gate_1 b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:35.14-39.6|examples/patterns/basic/and/verilog/and_gate.v:5.7-5.8"
  wire \u_and_gate_1.b
  attribute \hdlname "u_and_gate_1 y"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:35.14-39.6|examples/patterns/basic/and/verilog/and_gate.v:6.8-6.9"
  wire \u_and_gate_1.y
  attribute \hdlname "u_and_gate_2 a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:57.14-61.6|examples/patterns/basic/and/verilog/and_gate.v:4.7-4.8"
  wire \u_and_gate_2.a
  attribute \hdlname "u_and_gate_2 b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:57.14-61.6|examples/patterns/basic/and/verilog/and_gate.v:5.7-5.8"
  wire \u_and_gate_2.b
  attribute \hdlname "u_and_gate_2 y"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:57.14-61.6|examples/patterns/basic/and/verilog/and_gate.v:6.8-6.9"
  wire \u_and_gate_2.y
  attribute \hdlname "u_and_mux_0 a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:29.13-33.6|examples/patterns/basic/and/verilog/and_mux.v:3.12-3.13"
  wire \u_and_mux_0.a
  attribute \hdlname "u_and_mux_0 b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:29.13-33.6|examples/patterns/basic/and/verilog/and_mux.v:4.12-4.13"
  wire \u_and_mux_0.b
  attribute \hdlname "u_and_mux_0 y"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:29.13-33.6|examples/patterns/basic/and/verilog/and_mux.v:5.12-5.13"
  wire \u_and_mux_0.y
  attribute \hdlname "u_and_mux_1 a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:44.13-48.6|examples/patterns/basic/and/verilog/and_mux.v:3.12-3.13"
  wire \u_and_mux_1.a
  attribute \hdlname "u_and_mux_1 b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:44.13-48.6|examples/patterns/basic/and/verilog/and_mux.v:4.12-4.13"
  wire \u_and_mux_1.b
  attribute \hdlname "u_and_mux_1 y"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:44.13-48.6|examples/patterns/basic/and/verilog/and_mux.v:5.12-5.13"
  wire \u_and_mux_1.y
  attribute \hdlname "u_and_nor_0 a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:4.12-4.13"
  wire \u_and_nor_0.a
  attribute \hdlname "u_and_nor_0 b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:5.12-5.13"
  wire \u_and_nor_0.b
  attribute \hdlname "u_and_nor_0 nor_out"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:9.6-9.13"
  wire \u_and_nor_0.nor_out
  attribute \hdlname "u_and_nor_0 not_a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:10.6-10.11"
  wire \u_and_nor_0.not_a
  attribute \hdlname "u_and_nor_0 not_b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:10.13-10.18"
  wire \u_and_nor_0.not_b
  attribute \hdlname "u_and_nor_0 y"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:6.12-6.13"
  wire \u_and_nor_0.y
  attribute \hdlname "u_and_nor_1 a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:4.12-4.13"
  wire \u_and_nor_1.a
  attribute \hdlname "u_and_nor_1 b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:5.12-5.13"
  wire \u_and_nor_1.b
  attribute \hdlname "u_and_nor_1 nor_out"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:9.6-9.13"
  wire \u_and_nor_1.nor_out
  attribute \hdlname "u_and_nor_1 not_a"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:10.6-10.11"
  wire \u_and_nor_1.not_a
  attribute \hdlname "u_and_nor_1 not_b"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:10.13-10.18"
  wire \u_and_nor_1.not_b
  attribute \hdlname "u_and_nor_1 y"
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:6.12-6.13"
  wire \u_and_nor_1.y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:11.12-11.13"
  wire output 9 \y
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:17.14-21.6|examples/patterns/basic/and/verilog/and_gate.v:9.12-9.17"
  cell $and $flatten\u_and_gate_0.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_gate_0.a
    connect \B \u_and_gate_0.b
    connect \Y $flatten\u_and_gate_0.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:35.14-39.6|examples/patterns/basic/and/verilog/and_gate.v:9.12-9.17"
  cell $and $flatten\u_and_gate_1.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_gate_1.a
    connect \B \u_and_gate_1.b
    connect \Y $flatten\u_and_gate_1.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:57.14-61.6|examples/patterns/basic/and/verilog/and_gate.v:9.12-9.17"
  cell $and $flatten\u_and_gate_2.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_gate_2.a
    connect \B \u_and_gate_2.b
    connect \Y $flatten\u_and_gate_2.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:29.13-33.6|examples/patterns/basic/and/verilog/and_mux.v:11.16-11.28"
  cell $mux $flatten\u_and_mux_0.$ternary$examples/patterns/basic/and/verilog/and_mux.v:11$2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \u_and_mux_0.b
    connect \S \u_and_mux_0.a
    connect \Y $flatten\u_and_mux_0.$ternary$examples/patterns/basic/and/verilog/and_mux.v:11$2_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:44.13-48.6|examples/patterns/basic/and/verilog/and_mux.v:11.16-11.28"
  cell $mux $flatten\u_and_mux_1.$ternary$examples/patterns/basic/and/verilog/and_mux.v:11$2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \u_and_mux_1.b
    connect \S \u_and_mux_1.a
    connect \Y $flatten\u_and_mux_1.$ternary$examples/patterns/basic/and/verilog/and_mux.v:11$2_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:12.16-12.18"
  cell $not $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:12$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_nor_0.a
    connect \Y $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:12$3_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:13.16-13.18"
  cell $not $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:13$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_nor_0.b
    connect \Y $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:13$4_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:17.12-17.20"
  cell $not $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:17$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_nor_0.nor_out
    connect \Y $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:17$6_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:23.13-27.6|examples/patterns/basic/and/verilog/and_nor.v:15.18-15.31"
  cell $or $flatten\u_and_nor_0.$or$examples/patterns/basic/and/verilog/and_nor.v:15$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_nor_0.not_a
    connect \B \u_and_nor_0.not_b
    connect \Y $flatten\u_and_nor_0.$or$examples/patterns/basic/and/verilog/and_nor.v:15$5_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:12.16-12.18"
  cell $not $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:12$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_nor_1.a
    connect \Y $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:12$3_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:13.16-13.18"
  cell $not $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:13$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_nor_1.b
    connect \Y $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:13$4_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:17.12-17.20"
  cell $not $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:17$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_nor_1.nor_out
    connect \Y $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:17$6_Y
  end
  attribute \src "examples/fixtures/basic/and/verilog/mixed_and_tree.v:50.13-54.6|examples/patterns/basic/and/verilog/and_nor.v:15.18-15.31"
  cell $or $flatten\u_and_nor_1.$or$examples/patterns/basic/and/verilog/and_nor.v:15$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \u_and_nor_1.not_a
    connect \B \u_and_nor_1.not_b
    connect \Y $flatten\u_and_nor_1.$or$examples/patterns/basic/and/verilog/and_nor.v:15$5_Y
  end
  connect \u_and_nor_1.not_a $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:12$3_Y
  connect \u_and_nor_1.not_b $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:13$4_Y
  connect \u_and_nor_1.nor_out $flatten\u_and_nor_1.$or$examples/patterns/basic/and/verilog/and_nor.v:15$5_Y
  connect \u_and_nor_1.y $flatten\u_and_nor_1.$not$examples/patterns/basic/and/verilog/and_nor.v:17$6_Y
  connect \u_and_nor_1.a \s2
  connect \u_and_nor_1.b \s3
  connect \t1 \u_and_nor_1.y
  connect \u_and_nor_0.not_a $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:12$3_Y
  connect \u_and_nor_0.not_b $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:13$4_Y
  connect \u_and_nor_0.nor_out $flatten\u_and_nor_0.$or$examples/patterns/basic/and/verilog/and_nor.v:15$5_Y
  connect \u_and_nor_0.y $flatten\u_and_nor_0.$not$examples/patterns/basic/and/verilog/and_nor.v:17$6_Y
  connect \u_and_nor_0.a \c
  connect \u_and_nor_0.b \d
  connect \s1 \u_and_nor_0.y
  connect \u_and_mux_1.y $flatten\u_and_mux_1.$ternary$examples/patterns/basic/and/verilog/and_mux.v:11$2_Y
  connect \u_and_mux_1.a \s0
  connect \u_and_mux_1.b \s1
  connect \t0 \u_and_mux_1.y
  connect \u_and_mux_0.y $flatten\u_and_mux_0.$ternary$examples/patterns/basic/and/verilog/and_mux.v:11$2_Y
  connect \u_and_mux_0.a \e
  connect \u_and_mux_0.b \f
  connect \s2 \u_and_mux_0.y
  connect \u_and_gate_2.y $flatten\u_and_gate_2.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  connect \u_and_gate_2.a \t0
  connect \u_and_gate_2.b \t1
  connect \y \u_and_gate_2.y
  connect \u_and_gate_1.y $flatten\u_and_gate_1.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  connect \u_and_gate_1.a \g
  connect \u_and_gate_1.b \h
  connect \s3 \u_and_gate_1.y
  connect \u_and_gate_0.y $flatten\u_and_gate_0.$and$examples/patterns/basic/and/verilog/and_gate.v:9$1_Y
  connect \u_and_gate_0.a \a
  connect \u_and_gate_0.b \b
  connect \s0 \u_and_gate_0.y
end
