//********************************************************************************************************************************
// Use this file to configure port mapping between the Tester peripherals, SUT peripherals and external interface of the Tester.
// This file was auto-generated by the 'make tester-config' target (tester_utils.py)
// Port map syntax:
//    Tester.<peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : External
//    SUT.<peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : External
//    Tester.<peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : SUT.<peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name>
//      or
//    SUT.<peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : Tester.<peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name>
// Example, to connect UART instance number 1 of SUT to UART instance number 0 of Tester:
//    Tester.UART[0].txd : SUT.UART[1].rxd
//    Tester.UART[0].rxd : SUT.UART[1].txd
//    Tester.UART[0].rts : SUT.UART[1].cts
//    Tester.UART[0].cts : SUT.UART[1].rts
// Example, to connect UART instance number 0 of SUT to a dedicated external interface of the tester: 
//    SUT.UART[0].rxd : External
//    SUT.UART[0].txd : External
//    SUT.UART[0].cts : External
//    SUT.UART[0].rts : External
//********************************************************************************************************************************
//Attach UART 0 instance of SUT to UART 1 instance of Tester (signals will be internal in the Tester)
SUT.UART[0].txd : Tester.UART[1].rxd
SUT.UART[0].rxd : Tester.UART[1].txd
SUT.UART[0].cts : Tester.UART[1].rts
SUT.UART[0].rts : Tester.UART[1].cts
//Attach UART 0 instance of Tester to external interface (signals will be inputs/outputs of Tester)
Tester.UART[0].txd : External
Tester.UART[0].rxd : External
Tester.UART[0].cts : External
Tester.UART[0].rts : External
//Connect REGFILEIF to IOBNATIVEBRIDGEIF. This allows REGFILEIF of SUT to access peripheral bus signals of Tester.
SUT.REGFILEIF[0].valid_ext : Tester.IOBNATIVEBRIDGEIF[0].valid_ext
SUT.REGFILEIF[0].address_ext : Tester.IOBNATIVEBRIDGEIF[0].address_ext
SUT.REGFILEIF[0].wdata_ext : Tester.IOBNATIVEBRIDGEIF[0].wdata_ext
SUT.REGFILEIF[0].wstrb_ext : Tester.IOBNATIVEBRIDGEIF[0].wstrb_ext
SUT.REGFILEIF[0].rdata_ext : Tester.IOBNATIVEBRIDGEIF[0].rdata_ext
SUT.REGFILEIF[0].ready_ext : Tester.IOBNATIVEBRIDGEIF[0].ready_ext
