-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_MuxWeightStream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Conv_SA_W_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_empty_n : IN STD_LOGIC;
    Conv_SA_W_read : OUT STD_LOGIC;
    Conv_SA_W_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_1_empty_n : IN STD_LOGIC;
    Conv_SA_W_1_read : OUT STD_LOGIC;
    Conv_SA_W_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_2_empty_n : IN STD_LOGIC;
    Conv_SA_W_2_read : OUT STD_LOGIC;
    Conv_SA_W_3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_3_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_3_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_3_empty_n : IN STD_LOGIC;
    Conv_SA_W_3_read : OUT STD_LOGIC;
    Conv_SA_W_4_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_4_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_4_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_4_empty_n : IN STD_LOGIC;
    Conv_SA_W_4_read : OUT STD_LOGIC;
    Conv_SA_W_5_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_5_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_5_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_5_empty_n : IN STD_LOGIC;
    Conv_SA_W_5_read : OUT STD_LOGIC;
    Conv_SA_W_6_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_6_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_6_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_6_empty_n : IN STD_LOGIC;
    Conv_SA_W_6_read : OUT STD_LOGIC;
    Conv_SA_W_7_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_7_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_7_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_7_empty_n : IN STD_LOGIC;
    Conv_SA_W_7_read : OUT STD_LOGIC;
    Conv_SA_W_8_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_8_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_8_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_8_empty_n : IN STD_LOGIC;
    Conv_SA_W_8_read : OUT STD_LOGIC;
    Conv_SA_W_9_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_9_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_9_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_9_empty_n : IN STD_LOGIC;
    Conv_SA_W_9_read : OUT STD_LOGIC;
    Conv_SA_W_10_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_10_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_10_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_10_empty_n : IN STD_LOGIC;
    Conv_SA_W_10_read : OUT STD_LOGIC;
    Conv_SA_W_11_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_11_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_11_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_11_empty_n : IN STD_LOGIC;
    Conv_SA_W_11_read : OUT STD_LOGIC;
    Conv_SA_W_12_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_12_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_12_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_12_empty_n : IN STD_LOGIC;
    Conv_SA_W_12_read : OUT STD_LOGIC;
    Conv_SA_W_13_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_13_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_13_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_13_empty_n : IN STD_LOGIC;
    Conv_SA_W_13_read : OUT STD_LOGIC;
    Conv_SA_W_14_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_14_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_14_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_14_empty_n : IN STD_LOGIC;
    Conv_SA_W_14_read : OUT STD_LOGIC;
    Conv_SA_W_15_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    Conv_SA_W_15_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_15_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    Conv_SA_W_15_empty_n : IN STD_LOGIC;
    Conv_SA_W_15_read : OUT STD_LOGIC;
    MM_SA_W_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_empty_n : IN STD_LOGIC;
    MM_SA_W_read : OUT STD_LOGIC;
    MM_SA_W_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_1_empty_n : IN STD_LOGIC;
    MM_SA_W_1_read : OUT STD_LOGIC;
    MM_SA_W_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_2_empty_n : IN STD_LOGIC;
    MM_SA_W_2_read : OUT STD_LOGIC;
    MM_SA_W_3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_3_empty_n : IN STD_LOGIC;
    MM_SA_W_3_read : OUT STD_LOGIC;
    MM_SA_W_4_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_4_empty_n : IN STD_LOGIC;
    MM_SA_W_4_read : OUT STD_LOGIC;
    MM_SA_W_5_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_5_empty_n : IN STD_LOGIC;
    MM_SA_W_5_read : OUT STD_LOGIC;
    MM_SA_W_6_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_6_empty_n : IN STD_LOGIC;
    MM_SA_W_6_read : OUT STD_LOGIC;
    MM_SA_W_7_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_7_empty_n : IN STD_LOGIC;
    MM_SA_W_7_read : OUT STD_LOGIC;
    MM_SA_W_8_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_8_empty_n : IN STD_LOGIC;
    MM_SA_W_8_read : OUT STD_LOGIC;
    MM_SA_W_9_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_9_empty_n : IN STD_LOGIC;
    MM_SA_W_9_read : OUT STD_LOGIC;
    MM_SA_W_10_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_10_empty_n : IN STD_LOGIC;
    MM_SA_W_10_read : OUT STD_LOGIC;
    MM_SA_W_11_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_11_empty_n : IN STD_LOGIC;
    MM_SA_W_11_read : OUT STD_LOGIC;
    MM_SA_W_12_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_12_empty_n : IN STD_LOGIC;
    MM_SA_W_12_read : OUT STD_LOGIC;
    MM_SA_W_13_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_13_empty_n : IN STD_LOGIC;
    MM_SA_W_13_read : OUT STD_LOGIC;
    MM_SA_W_14_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_14_empty_n : IN STD_LOGIC;
    MM_SA_W_14_read : OUT STD_LOGIC;
    MM_SA_W_15_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    MM_SA_W_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    MM_SA_W_15_empty_n : IN STD_LOGIC;
    MM_SA_W_15_read : OUT STD_LOGIC;
    fifo_SA_W_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_full_n : IN STD_LOGIC;
    fifo_SA_W_write : OUT STD_LOGIC;
    fifo_SA_W_1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_1_full_n : IN STD_LOGIC;
    fifo_SA_W_1_write : OUT STD_LOGIC;
    fifo_SA_W_2_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_2_full_n : IN STD_LOGIC;
    fifo_SA_W_2_write : OUT STD_LOGIC;
    fifo_SA_W_3_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_3_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_3_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_3_full_n : IN STD_LOGIC;
    fifo_SA_W_3_write : OUT STD_LOGIC;
    fifo_SA_W_4_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_4_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_4_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_4_full_n : IN STD_LOGIC;
    fifo_SA_W_4_write : OUT STD_LOGIC;
    fifo_SA_W_5_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_5_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_5_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_5_full_n : IN STD_LOGIC;
    fifo_SA_W_5_write : OUT STD_LOGIC;
    fifo_SA_W_6_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_6_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_6_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_6_full_n : IN STD_LOGIC;
    fifo_SA_W_6_write : OUT STD_LOGIC;
    fifo_SA_W_7_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_7_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_7_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_7_full_n : IN STD_LOGIC;
    fifo_SA_W_7_write : OUT STD_LOGIC;
    fifo_SA_W_8_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_8_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_8_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_8_full_n : IN STD_LOGIC;
    fifo_SA_W_8_write : OUT STD_LOGIC;
    fifo_SA_W_9_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_9_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_9_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_9_full_n : IN STD_LOGIC;
    fifo_SA_W_9_write : OUT STD_LOGIC;
    fifo_SA_W_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_10_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_10_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_10_full_n : IN STD_LOGIC;
    fifo_SA_W_10_write : OUT STD_LOGIC;
    fifo_SA_W_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_11_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_11_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_11_full_n : IN STD_LOGIC;
    fifo_SA_W_11_write : OUT STD_LOGIC;
    fifo_SA_W_12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_12_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_12_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_12_full_n : IN STD_LOGIC;
    fifo_SA_W_12_write : OUT STD_LOGIC;
    fifo_SA_W_13_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_13_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_13_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_13_full_n : IN STD_LOGIC;
    fifo_SA_W_13_write : OUT STD_LOGIC;
    fifo_SA_W_14_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_14_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_14_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_14_full_n : IN STD_LOGIC;
    fifo_SA_W_14_write : OUT STD_LOGIC;
    fifo_SA_W_15_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_15_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_15_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_15_full_n : IN STD_LOGIC;
    fifo_SA_W_15_write : OUT STD_LOGIC;
    num_w_sa_loc_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    num_w_sa_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    num_w_sa_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    num_w_sa_loc_empty_n : IN STD_LOGIC;
    num_w_sa_loc_read : OUT STD_LOGIC;
    mode_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    mode_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_empty_n : IN STD_LOGIC;
    mode_read : OUT STD_LOGIC );
end;


architecture behav of top_MuxWeightStream is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal num_w_sa_loc_blk_n : STD_LOGIC;
    signal mode_blk_n : STD_LOGIC;
    signal mode_4_reg_242 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal num_w_sa_reg_247 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_idle : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_ready : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_1_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_2_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_3_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_4_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_5_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_6_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_7_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_8_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_9_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_10_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_11_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_12_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_13_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_14_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_15_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_1_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_2_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_3_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_4_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_5_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_6_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_7_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_8_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_9_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_10_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_11_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_12_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_13_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_14_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_15_read : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_1_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_1_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_2_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_2_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_3_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_3_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_4_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_4_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_5_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_5_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_6_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_6_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_7_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_7_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_8_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_8_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_9_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_9_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_10_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_10_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_11_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_11_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_12_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_12_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_13_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_13_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_14_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_14_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_15_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_15_write : STD_LOGIC;
    signal grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        MM_SA_W_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_empty_n : IN STD_LOGIC;
        MM_SA_W_read : OUT STD_LOGIC;
        MM_SA_W_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_1_empty_n : IN STD_LOGIC;
        MM_SA_W_1_read : OUT STD_LOGIC;
        MM_SA_W_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_2_empty_n : IN STD_LOGIC;
        MM_SA_W_2_read : OUT STD_LOGIC;
        MM_SA_W_3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_3_empty_n : IN STD_LOGIC;
        MM_SA_W_3_read : OUT STD_LOGIC;
        MM_SA_W_4_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_4_empty_n : IN STD_LOGIC;
        MM_SA_W_4_read : OUT STD_LOGIC;
        MM_SA_W_5_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_5_empty_n : IN STD_LOGIC;
        MM_SA_W_5_read : OUT STD_LOGIC;
        MM_SA_W_6_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_6_empty_n : IN STD_LOGIC;
        MM_SA_W_6_read : OUT STD_LOGIC;
        MM_SA_W_7_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_7_empty_n : IN STD_LOGIC;
        MM_SA_W_7_read : OUT STD_LOGIC;
        MM_SA_W_8_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_8_empty_n : IN STD_LOGIC;
        MM_SA_W_8_read : OUT STD_LOGIC;
        MM_SA_W_9_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_9_empty_n : IN STD_LOGIC;
        MM_SA_W_9_read : OUT STD_LOGIC;
        MM_SA_W_10_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_10_empty_n : IN STD_LOGIC;
        MM_SA_W_10_read : OUT STD_LOGIC;
        MM_SA_W_11_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_11_empty_n : IN STD_LOGIC;
        MM_SA_W_11_read : OUT STD_LOGIC;
        MM_SA_W_12_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_12_empty_n : IN STD_LOGIC;
        MM_SA_W_12_read : OUT STD_LOGIC;
        MM_SA_W_13_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_13_empty_n : IN STD_LOGIC;
        MM_SA_W_13_read : OUT STD_LOGIC;
        MM_SA_W_14_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_14_empty_n : IN STD_LOGIC;
        MM_SA_W_14_read : OUT STD_LOGIC;
        MM_SA_W_15_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        MM_SA_W_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        MM_SA_W_15_empty_n : IN STD_LOGIC;
        MM_SA_W_15_read : OUT STD_LOGIC;
        Conv_SA_W_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_empty_n : IN STD_LOGIC;
        Conv_SA_W_read : OUT STD_LOGIC;
        Conv_SA_W_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_1_empty_n : IN STD_LOGIC;
        Conv_SA_W_1_read : OUT STD_LOGIC;
        Conv_SA_W_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_2_empty_n : IN STD_LOGIC;
        Conv_SA_W_2_read : OUT STD_LOGIC;
        Conv_SA_W_3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_3_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_3_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_3_empty_n : IN STD_LOGIC;
        Conv_SA_W_3_read : OUT STD_LOGIC;
        Conv_SA_W_4_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_4_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_4_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_4_empty_n : IN STD_LOGIC;
        Conv_SA_W_4_read : OUT STD_LOGIC;
        Conv_SA_W_5_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_5_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_5_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_5_empty_n : IN STD_LOGIC;
        Conv_SA_W_5_read : OUT STD_LOGIC;
        Conv_SA_W_6_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_6_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_6_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_6_empty_n : IN STD_LOGIC;
        Conv_SA_W_6_read : OUT STD_LOGIC;
        Conv_SA_W_7_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_7_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_7_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_7_empty_n : IN STD_LOGIC;
        Conv_SA_W_7_read : OUT STD_LOGIC;
        Conv_SA_W_8_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_8_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_8_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_8_empty_n : IN STD_LOGIC;
        Conv_SA_W_8_read : OUT STD_LOGIC;
        Conv_SA_W_9_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_9_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_9_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_9_empty_n : IN STD_LOGIC;
        Conv_SA_W_9_read : OUT STD_LOGIC;
        Conv_SA_W_10_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_10_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_10_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_10_empty_n : IN STD_LOGIC;
        Conv_SA_W_10_read : OUT STD_LOGIC;
        Conv_SA_W_11_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_11_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_11_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_11_empty_n : IN STD_LOGIC;
        Conv_SA_W_11_read : OUT STD_LOGIC;
        Conv_SA_W_12_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_12_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_12_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_12_empty_n : IN STD_LOGIC;
        Conv_SA_W_12_read : OUT STD_LOGIC;
        Conv_SA_W_13_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_13_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_13_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_13_empty_n : IN STD_LOGIC;
        Conv_SA_W_13_read : OUT STD_LOGIC;
        Conv_SA_W_14_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_14_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_14_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_14_empty_n : IN STD_LOGIC;
        Conv_SA_W_14_read : OUT STD_LOGIC;
        Conv_SA_W_15_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        Conv_SA_W_15_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_15_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        Conv_SA_W_15_empty_n : IN STD_LOGIC;
        Conv_SA_W_15_read : OUT STD_LOGIC;
        fifo_SA_W_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_full_n : IN STD_LOGIC;
        fifo_SA_W_write : OUT STD_LOGIC;
        fifo_SA_W_1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_1_full_n : IN STD_LOGIC;
        fifo_SA_W_1_write : OUT STD_LOGIC;
        fifo_SA_W_2_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_2_full_n : IN STD_LOGIC;
        fifo_SA_W_2_write : OUT STD_LOGIC;
        fifo_SA_W_3_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_3_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_3_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_3_full_n : IN STD_LOGIC;
        fifo_SA_W_3_write : OUT STD_LOGIC;
        fifo_SA_W_4_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_4_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_4_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_4_full_n : IN STD_LOGIC;
        fifo_SA_W_4_write : OUT STD_LOGIC;
        fifo_SA_W_5_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_5_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_5_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_5_full_n : IN STD_LOGIC;
        fifo_SA_W_5_write : OUT STD_LOGIC;
        fifo_SA_W_6_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_6_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_6_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_6_full_n : IN STD_LOGIC;
        fifo_SA_W_6_write : OUT STD_LOGIC;
        fifo_SA_W_7_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_7_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_7_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_7_full_n : IN STD_LOGIC;
        fifo_SA_W_7_write : OUT STD_LOGIC;
        fifo_SA_W_8_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_8_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_8_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_8_full_n : IN STD_LOGIC;
        fifo_SA_W_8_write : OUT STD_LOGIC;
        fifo_SA_W_9_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_9_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_9_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_9_full_n : IN STD_LOGIC;
        fifo_SA_W_9_write : OUT STD_LOGIC;
        fifo_SA_W_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_10_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_10_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_10_full_n : IN STD_LOGIC;
        fifo_SA_W_10_write : OUT STD_LOGIC;
        fifo_SA_W_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_11_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_11_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_11_full_n : IN STD_LOGIC;
        fifo_SA_W_11_write : OUT STD_LOGIC;
        fifo_SA_W_12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_12_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_12_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_12_full_n : IN STD_LOGIC;
        fifo_SA_W_12_write : OUT STD_LOGIC;
        fifo_SA_W_13_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_13_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_13_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_13_full_n : IN STD_LOGIC;
        fifo_SA_W_13_write : OUT STD_LOGIC;
        fifo_SA_W_14_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_14_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_14_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_14_full_n : IN STD_LOGIC;
        fifo_SA_W_14_write : OUT STD_LOGIC;
        fifo_SA_W_15_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_15_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_15_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_15_full_n : IN STD_LOGIC;
        fifo_SA_W_15_write : OUT STD_LOGIC;
        num_w_sa : IN STD_LOGIC_VECTOR (29 downto 0);
        mode_4 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140 : component top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start,
        ap_done => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done,
        ap_idle => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_idle,
        ap_ready => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_ready,
        MM_SA_W_dout => MM_SA_W_dout,
        MM_SA_W_num_data_valid => ap_const_lv3_0,
        MM_SA_W_fifo_cap => ap_const_lv3_0,
        MM_SA_W_empty_n => MM_SA_W_empty_n,
        MM_SA_W_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_read,
        MM_SA_W_1_dout => MM_SA_W_1_dout,
        MM_SA_W_1_num_data_valid => ap_const_lv3_0,
        MM_SA_W_1_fifo_cap => ap_const_lv3_0,
        MM_SA_W_1_empty_n => MM_SA_W_1_empty_n,
        MM_SA_W_1_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_1_read,
        MM_SA_W_2_dout => MM_SA_W_2_dout,
        MM_SA_W_2_num_data_valid => ap_const_lv3_0,
        MM_SA_W_2_fifo_cap => ap_const_lv3_0,
        MM_SA_W_2_empty_n => MM_SA_W_2_empty_n,
        MM_SA_W_2_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_2_read,
        MM_SA_W_3_dout => MM_SA_W_3_dout,
        MM_SA_W_3_num_data_valid => ap_const_lv3_0,
        MM_SA_W_3_fifo_cap => ap_const_lv3_0,
        MM_SA_W_3_empty_n => MM_SA_W_3_empty_n,
        MM_SA_W_3_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_3_read,
        MM_SA_W_4_dout => MM_SA_W_4_dout,
        MM_SA_W_4_num_data_valid => ap_const_lv3_0,
        MM_SA_W_4_fifo_cap => ap_const_lv3_0,
        MM_SA_W_4_empty_n => MM_SA_W_4_empty_n,
        MM_SA_W_4_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_4_read,
        MM_SA_W_5_dout => MM_SA_W_5_dout,
        MM_SA_W_5_num_data_valid => ap_const_lv3_0,
        MM_SA_W_5_fifo_cap => ap_const_lv3_0,
        MM_SA_W_5_empty_n => MM_SA_W_5_empty_n,
        MM_SA_W_5_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_5_read,
        MM_SA_W_6_dout => MM_SA_W_6_dout,
        MM_SA_W_6_num_data_valid => ap_const_lv3_0,
        MM_SA_W_6_fifo_cap => ap_const_lv3_0,
        MM_SA_W_6_empty_n => MM_SA_W_6_empty_n,
        MM_SA_W_6_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_6_read,
        MM_SA_W_7_dout => MM_SA_W_7_dout,
        MM_SA_W_7_num_data_valid => ap_const_lv3_0,
        MM_SA_W_7_fifo_cap => ap_const_lv3_0,
        MM_SA_W_7_empty_n => MM_SA_W_7_empty_n,
        MM_SA_W_7_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_7_read,
        MM_SA_W_8_dout => MM_SA_W_8_dout,
        MM_SA_W_8_num_data_valid => ap_const_lv3_0,
        MM_SA_W_8_fifo_cap => ap_const_lv3_0,
        MM_SA_W_8_empty_n => MM_SA_W_8_empty_n,
        MM_SA_W_8_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_8_read,
        MM_SA_W_9_dout => MM_SA_W_9_dout,
        MM_SA_W_9_num_data_valid => ap_const_lv3_0,
        MM_SA_W_9_fifo_cap => ap_const_lv3_0,
        MM_SA_W_9_empty_n => MM_SA_W_9_empty_n,
        MM_SA_W_9_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_9_read,
        MM_SA_W_10_dout => MM_SA_W_10_dout,
        MM_SA_W_10_num_data_valid => ap_const_lv3_0,
        MM_SA_W_10_fifo_cap => ap_const_lv3_0,
        MM_SA_W_10_empty_n => MM_SA_W_10_empty_n,
        MM_SA_W_10_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_10_read,
        MM_SA_W_11_dout => MM_SA_W_11_dout,
        MM_SA_W_11_num_data_valid => ap_const_lv3_0,
        MM_SA_W_11_fifo_cap => ap_const_lv3_0,
        MM_SA_W_11_empty_n => MM_SA_W_11_empty_n,
        MM_SA_W_11_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_11_read,
        MM_SA_W_12_dout => MM_SA_W_12_dout,
        MM_SA_W_12_num_data_valid => ap_const_lv3_0,
        MM_SA_W_12_fifo_cap => ap_const_lv3_0,
        MM_SA_W_12_empty_n => MM_SA_W_12_empty_n,
        MM_SA_W_12_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_12_read,
        MM_SA_W_13_dout => MM_SA_W_13_dout,
        MM_SA_W_13_num_data_valid => ap_const_lv3_0,
        MM_SA_W_13_fifo_cap => ap_const_lv3_0,
        MM_SA_W_13_empty_n => MM_SA_W_13_empty_n,
        MM_SA_W_13_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_13_read,
        MM_SA_W_14_dout => MM_SA_W_14_dout,
        MM_SA_W_14_num_data_valid => ap_const_lv3_0,
        MM_SA_W_14_fifo_cap => ap_const_lv3_0,
        MM_SA_W_14_empty_n => MM_SA_W_14_empty_n,
        MM_SA_W_14_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_14_read,
        MM_SA_W_15_dout => MM_SA_W_15_dout,
        MM_SA_W_15_num_data_valid => ap_const_lv3_0,
        MM_SA_W_15_fifo_cap => ap_const_lv3_0,
        MM_SA_W_15_empty_n => MM_SA_W_15_empty_n,
        MM_SA_W_15_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_15_read,
        Conv_SA_W_dout => Conv_SA_W_dout,
        Conv_SA_W_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_empty_n => Conv_SA_W_empty_n,
        Conv_SA_W_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_read,
        Conv_SA_W_1_dout => Conv_SA_W_1_dout,
        Conv_SA_W_1_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_1_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_1_empty_n => Conv_SA_W_1_empty_n,
        Conv_SA_W_1_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_1_read,
        Conv_SA_W_2_dout => Conv_SA_W_2_dout,
        Conv_SA_W_2_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_2_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_2_empty_n => Conv_SA_W_2_empty_n,
        Conv_SA_W_2_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_2_read,
        Conv_SA_W_3_dout => Conv_SA_W_3_dout,
        Conv_SA_W_3_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_3_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_3_empty_n => Conv_SA_W_3_empty_n,
        Conv_SA_W_3_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_3_read,
        Conv_SA_W_4_dout => Conv_SA_W_4_dout,
        Conv_SA_W_4_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_4_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_4_empty_n => Conv_SA_W_4_empty_n,
        Conv_SA_W_4_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_4_read,
        Conv_SA_W_5_dout => Conv_SA_W_5_dout,
        Conv_SA_W_5_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_5_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_5_empty_n => Conv_SA_W_5_empty_n,
        Conv_SA_W_5_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_5_read,
        Conv_SA_W_6_dout => Conv_SA_W_6_dout,
        Conv_SA_W_6_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_6_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_6_empty_n => Conv_SA_W_6_empty_n,
        Conv_SA_W_6_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_6_read,
        Conv_SA_W_7_dout => Conv_SA_W_7_dout,
        Conv_SA_W_7_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_7_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_7_empty_n => Conv_SA_W_7_empty_n,
        Conv_SA_W_7_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_7_read,
        Conv_SA_W_8_dout => Conv_SA_W_8_dout,
        Conv_SA_W_8_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_8_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_8_empty_n => Conv_SA_W_8_empty_n,
        Conv_SA_W_8_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_8_read,
        Conv_SA_W_9_dout => Conv_SA_W_9_dout,
        Conv_SA_W_9_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_9_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_9_empty_n => Conv_SA_W_9_empty_n,
        Conv_SA_W_9_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_9_read,
        Conv_SA_W_10_dout => Conv_SA_W_10_dout,
        Conv_SA_W_10_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_10_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_10_empty_n => Conv_SA_W_10_empty_n,
        Conv_SA_W_10_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_10_read,
        Conv_SA_W_11_dout => Conv_SA_W_11_dout,
        Conv_SA_W_11_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_11_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_11_empty_n => Conv_SA_W_11_empty_n,
        Conv_SA_W_11_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_11_read,
        Conv_SA_W_12_dout => Conv_SA_W_12_dout,
        Conv_SA_W_12_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_12_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_12_empty_n => Conv_SA_W_12_empty_n,
        Conv_SA_W_12_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_12_read,
        Conv_SA_W_13_dout => Conv_SA_W_13_dout,
        Conv_SA_W_13_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_13_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_13_empty_n => Conv_SA_W_13_empty_n,
        Conv_SA_W_13_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_13_read,
        Conv_SA_W_14_dout => Conv_SA_W_14_dout,
        Conv_SA_W_14_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_14_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_14_empty_n => Conv_SA_W_14_empty_n,
        Conv_SA_W_14_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_14_read,
        Conv_SA_W_15_dout => Conv_SA_W_15_dout,
        Conv_SA_W_15_num_data_valid => ap_const_lv4_0,
        Conv_SA_W_15_fifo_cap => ap_const_lv4_0,
        Conv_SA_W_15_empty_n => Conv_SA_W_15_empty_n,
        Conv_SA_W_15_read => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_15_read,
        fifo_SA_W_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_din,
        fifo_SA_W_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_full_n => fifo_SA_W_full_n,
        fifo_SA_W_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_write,
        fifo_SA_W_1_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_1_din,
        fifo_SA_W_1_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_1_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_1_full_n => fifo_SA_W_1_full_n,
        fifo_SA_W_1_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_1_write,
        fifo_SA_W_2_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_2_din,
        fifo_SA_W_2_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_2_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_2_full_n => fifo_SA_W_2_full_n,
        fifo_SA_W_2_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_2_write,
        fifo_SA_W_3_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_3_din,
        fifo_SA_W_3_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_3_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_3_full_n => fifo_SA_W_3_full_n,
        fifo_SA_W_3_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_3_write,
        fifo_SA_W_4_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_4_din,
        fifo_SA_W_4_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_4_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_4_full_n => fifo_SA_W_4_full_n,
        fifo_SA_W_4_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_4_write,
        fifo_SA_W_5_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_5_din,
        fifo_SA_W_5_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_5_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_5_full_n => fifo_SA_W_5_full_n,
        fifo_SA_W_5_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_5_write,
        fifo_SA_W_6_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_6_din,
        fifo_SA_W_6_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_6_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_6_full_n => fifo_SA_W_6_full_n,
        fifo_SA_W_6_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_6_write,
        fifo_SA_W_7_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_7_din,
        fifo_SA_W_7_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_7_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_7_full_n => fifo_SA_W_7_full_n,
        fifo_SA_W_7_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_7_write,
        fifo_SA_W_8_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_8_din,
        fifo_SA_W_8_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_8_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_8_full_n => fifo_SA_W_8_full_n,
        fifo_SA_W_8_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_8_write,
        fifo_SA_W_9_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_9_din,
        fifo_SA_W_9_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_9_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_9_full_n => fifo_SA_W_9_full_n,
        fifo_SA_W_9_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_9_write,
        fifo_SA_W_10_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_10_din,
        fifo_SA_W_10_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_10_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_10_full_n => fifo_SA_W_10_full_n,
        fifo_SA_W_10_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_10_write,
        fifo_SA_W_11_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_11_din,
        fifo_SA_W_11_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_11_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_11_full_n => fifo_SA_W_11_full_n,
        fifo_SA_W_11_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_11_write,
        fifo_SA_W_12_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_12_din,
        fifo_SA_W_12_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_12_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_12_full_n => fifo_SA_W_12_full_n,
        fifo_SA_W_12_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_12_write,
        fifo_SA_W_13_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_13_din,
        fifo_SA_W_13_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_13_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_13_full_n => fifo_SA_W_13_full_n,
        fifo_SA_W_13_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_13_write,
        fifo_SA_W_14_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_14_din,
        fifo_SA_W_14_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_14_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_14_full_n => fifo_SA_W_14_full_n,
        fifo_SA_W_14_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_14_write,
        fifo_SA_W_15_din => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_15_din,
        fifo_SA_W_15_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_15_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_15_full_n => fifo_SA_W_15_full_n,
        fifo_SA_W_15_write => grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_15_write,
        num_w_sa => num_w_sa_reg_247,
        mode_4 => mode_4_reg_242);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_ready = ap_const_logic_1)) then 
                    grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                mode_4_reg_242 <= mode_dout;
                num_w_sa_reg_247 <= num_w_sa_loc_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    Conv_SA_W_10_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_10_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_10_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_10_read;
        else 
            Conv_SA_W_10_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_11_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_11_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_11_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_11_read;
        else 
            Conv_SA_W_11_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_12_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_12_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_12_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_12_read;
        else 
            Conv_SA_W_12_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_13_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_13_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_13_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_13_read;
        else 
            Conv_SA_W_13_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_14_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_14_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_14_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_14_read;
        else 
            Conv_SA_W_14_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_15_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_15_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_15_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_15_read;
        else 
            Conv_SA_W_15_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_1_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_1_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_1_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_1_read;
        else 
            Conv_SA_W_1_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_2_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_2_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_2_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_2_read;
        else 
            Conv_SA_W_2_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_3_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_3_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_3_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_3_read;
        else 
            Conv_SA_W_3_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_4_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_4_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_4_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_4_read;
        else 
            Conv_SA_W_4_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_5_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_5_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_5_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_5_read;
        else 
            Conv_SA_W_5_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_6_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_6_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_6_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_6_read;
        else 
            Conv_SA_W_6_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_7_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_7_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_7_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_7_read;
        else 
            Conv_SA_W_7_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_8_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_8_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_8_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_8_read;
        else 
            Conv_SA_W_8_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_9_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_9_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_9_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_9_read;
        else 
            Conv_SA_W_9_read <= ap_const_logic_0;
        end if; 
    end process;


    Conv_SA_W_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Conv_SA_W_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_Conv_SA_W_read;
        else 
            Conv_SA_W_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_10_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_10_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_10_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_10_read;
        else 
            MM_SA_W_10_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_11_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_11_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_11_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_11_read;
        else 
            MM_SA_W_11_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_12_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_12_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_12_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_12_read;
        else 
            MM_SA_W_12_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_13_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_13_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_13_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_13_read;
        else 
            MM_SA_W_13_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_14_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_14_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_14_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_14_read;
        else 
            MM_SA_W_14_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_15_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_15_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_15_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_15_read;
        else 
            MM_SA_W_15_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_1_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_1_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_1_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_1_read;
        else 
            MM_SA_W_1_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_2_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_2_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_2_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_2_read;
        else 
            MM_SA_W_2_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_3_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_3_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_3_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_3_read;
        else 
            MM_SA_W_3_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_4_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_4_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_4_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_4_read;
        else 
            MM_SA_W_4_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_5_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_5_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_5_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_5_read;
        else 
            MM_SA_W_5_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_6_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_6_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_6_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_6_read;
        else 
            MM_SA_W_6_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_7_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_7_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_7_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_7_read;
        else 
            MM_SA_W_7_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_8_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_8_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_8_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_8_read;
        else 
            MM_SA_W_8_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_9_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_9_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_9_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_9_read;
        else 
            MM_SA_W_9_read <= ap_const_logic_0;
        end if; 
    end process;


    MM_SA_W_read_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            MM_SA_W_read <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_MM_SA_W_read;
        else 
            MM_SA_W_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done)
    begin
        if ((grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, num_w_sa_loc_empty_n, mode_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_w_sa_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_10_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_10_din;

    fifo_SA_W_10_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_10_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_10_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_10_write;
        else 
            fifo_SA_W_10_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_11_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_11_din;

    fifo_SA_W_11_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_11_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_11_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_11_write;
        else 
            fifo_SA_W_11_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_12_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_12_din;

    fifo_SA_W_12_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_12_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_12_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_12_write;
        else 
            fifo_SA_W_12_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_13_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_13_din;

    fifo_SA_W_13_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_13_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_13_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_13_write;
        else 
            fifo_SA_W_13_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_14_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_14_din;

    fifo_SA_W_14_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_14_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_14_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_14_write;
        else 
            fifo_SA_W_14_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_15_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_15_din;

    fifo_SA_W_15_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_15_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_15_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_15_write;
        else 
            fifo_SA_W_15_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_1_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_1_din;

    fifo_SA_W_1_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_1_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_1_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_1_write;
        else 
            fifo_SA_W_1_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_2_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_2_din;

    fifo_SA_W_2_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_2_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_2_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_2_write;
        else 
            fifo_SA_W_2_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_3_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_3_din;

    fifo_SA_W_3_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_3_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_3_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_3_write;
        else 
            fifo_SA_W_3_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_4_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_4_din;

    fifo_SA_W_4_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_4_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_4_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_4_write;
        else 
            fifo_SA_W_4_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_5_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_5_din;

    fifo_SA_W_5_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_5_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_5_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_5_write;
        else 
            fifo_SA_W_5_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_6_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_6_din;

    fifo_SA_W_6_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_6_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_6_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_6_write;
        else 
            fifo_SA_W_6_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_7_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_7_din;

    fifo_SA_W_7_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_7_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_7_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_7_write;
        else 
            fifo_SA_W_7_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_8_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_8_din;

    fifo_SA_W_8_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_8_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_8_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_8_write;
        else 
            fifo_SA_W_8_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_9_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_9_din;

    fifo_SA_W_9_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_9_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_9_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_9_write;
        else 
            fifo_SA_W_9_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_W_din <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_din;

    fifo_SA_W_write_assign_proc : process(grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_W_write <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_fifo_SA_W_write;
        else 
            fifo_SA_W_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start <= grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140_ap_start_reg;

    mode_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mode_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_blk_n <= mode_empty_n;
        else 
            mode_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mode_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_read <= ap_const_logic_1;
        else 
            mode_read <= ap_const_logic_0;
        end if; 
    end process;


    num_w_sa_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, num_w_sa_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_w_sa_loc_blk_n <= num_w_sa_loc_empty_n;
        else 
            num_w_sa_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    num_w_sa_loc_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_w_sa_loc_read <= ap_const_logic_1;
        else 
            num_w_sa_loc_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
