Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: Sparcv8Monocicle.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sparcv8Monocicle.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sparcv8Monocicle"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : Sparcv8Monocicle
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/windows_manager.vhd" in Library work.
Architecture behavioral of Entity windows_manager is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/psr.vhd" in Library work.
Architecture psrarq of Entity psr is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/psr_modifier.vhd" in Library work.
Architecture psr_modarq of Entity psr_modifier is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/sum32b.vhd" in Library work.
Architecture arqsum32 of Entity sum32b is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/alu.vhd" in Library work.
Architecture arqalu of Entity alu is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/control_unit.vhd" in Library work.
Architecture arquc of Entity uc is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/instruction_memory.vhd" in Library work.
Architecture arqinstructionmemory of Entity instructionmemory is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/mux32b.vhd" in Library work.
Architecture arqmux32b of Entity mux32b is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/pc.vhd" in Library work.
Architecture arqpc of Entity pc is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/register_file.vhd" in Library work.
Architecture arqregfile of Entity register_file is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/sign_ext_unit.vhd" in Library work.
Architecture arqsignext of Entity sign_ext_unit is up to date.
Compiling vhdl file "C:/proyectos/sparcv8-monocicle/Sparcv8Monocicle.vhd" in Library work.
Architecture behavioral of Entity sparcv8monocicle is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Sparcv8Monocicle> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <windows_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <psr> in library <work> (architecture <psrarq>).

Analyzing hierarchy for entity <psr_modifier> in library <work> (architecture <psr_modarq>).

Analyzing hierarchy for entity <sum32b> in library <work> (architecture <arqsum32>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <arqalu>).

Analyzing hierarchy for entity <UC> in library <work> (architecture <arquc>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <arqinstructionmemory>).

Analyzing hierarchy for entity <mux32b> in library <work> (architecture <arqmux32b>).

Analyzing hierarchy for entity <pc> in library <work> (architecture <arqpc>).

Analyzing hierarchy for entity <register_file> in library <work> (architecture <arqregfile>).

Analyzing hierarchy for entity <sign_ext_unit> in library <work> (architecture <arqsignext>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Sparcv8Monocicle> in library <work> (Architecture <behavioral>).
Entity <Sparcv8Monocicle> analyzed. Unit <Sparcv8Monocicle> generated.

Analyzing Entity <windows_manager> in library <work> (Architecture <behavioral>).
Entity <windows_manager> analyzed. Unit <windows_manager> generated.

Analyzing Entity <psr> in library <work> (Architecture <psrarq>).
Entity <psr> analyzed. Unit <psr> generated.

Analyzing Entity <psr_modifier> in library <work> (Architecture <psr_modarq>).
WARNING:Xst:795 - "C:/proyectos/sparcv8-monocicle/psr_modifier.vhd" line 22: Size of operands are different : result is <false>.
Entity <psr_modifier> analyzed. Unit <psr_modifier> generated.

Analyzing Entity <sum32b> in library <work> (Architecture <arqsum32>).
Entity <sum32b> analyzed. Unit <sum32b> generated.

Analyzing Entity <alu> in library <work> (Architecture <arqalu>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <UC> in library <work> (Architecture <arquc>).
Entity <UC> analyzed. Unit <UC> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <arqinstructionmemory>).
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <mux32b> in library <work> (Architecture <arqmux32b>).
Entity <mux32b> analyzed. Unit <mux32b> generated.

Analyzing Entity <pc> in library <work> (Architecture <arqpc>).
Entity <pc> analyzed. Unit <pc> generated.

Analyzing Entity <register_file> in library <work> (Architecture <arqregfile>).
WARNING:Xst:790 - "C:/proyectos/sparcv8-monocicle/register_file.vhd" line 27: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/proyectos/sparcv8-monocicle/register_file.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/proyectos/sparcv8-monocicle/register_file.vhd" line 30: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "C:/proyectos/sparcv8-monocicle/register_file.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reg>
Entity <register_file> analyzed. Unit <register_file> generated.

Analyzing Entity <sign_ext_unit> in library <work> (Architecture <arqsignext>).
Entity <sign_ext_unit> analyzed. Unit <sign_ext_unit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <windows_manager>.
    Related source file is "C:/proyectos/sparcv8-monocicle/windows_manager.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <rs1int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <rs2int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ncwp_signal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <rdint>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit subtractor for signal <mux0000$addsub0000> created at line 41.
    Found 5-bit adder carry out for signal <mux0000$addsub0002> created at line 43.
    Found 5-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 40.
    Found 6-bit subtractor for signal <mux0001$addsub0000> created at line 51.
    Found 5-bit adder carry out for signal <mux0001$addsub0002> created at line 53.
    Found 5-bit comparator greatequal for signal <mux0001$cmp_ge0000> created at line 50.
    Found 6-bit subtractor for signal <mux0002$addsub0000> created at line 61.
    Found 5-bit adder carry out for signal <mux0002$addsub0002> created at line 63.
    Found 5-bit comparator greatequal for signal <mux0002$cmp_ge0000> created at line 60.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0000> created at line 61.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0001> created at line 63.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0000> created at line 65.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0001> created at line 61.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0002> created at line 63.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0000> created at line 41.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0001> created at line 43.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0000> created at line 45.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0001> created at line 41.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0002> created at line 43.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0000> created at line 51.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0001> created at line 53.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0000> created at line 55.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0001> created at line 51.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0002> created at line 53.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <windows_manager> synthesized.


Synthesizing Unit <psr>.
    Related source file is "C:/proyectos/sparcv8-monocicle/psr.vhd".
WARNING:Xst:646 - Signal <PSRDATA<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <cwp>.
    Found 4-bit register for signal <PSRDATA>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <psr> synthesized.


Synthesizing Unit <psr_modifier>.
    Related source file is "C:/proyectos/sparcv8-monocicle/psr_modifier.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <psr_modifier> synthesized.


Synthesizing Unit <sum32b>.
    Related source file is "C:/proyectos/sparcv8-monocicle/sum32b.vhd".
    Found 32-bit adder for signal <R>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sum32b> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/proyectos/sparcv8-monocicle/alu.vhd".
    Found 32-bit adder for signal <r$addsub0000> created at line 21.
    Found 32-bit adder carry in for signal <r$addsub0001> created at line 23.
    Found 32-bit subtractor for signal <r$addsub0002> created at line 25.
    Found 32-bit subtractor for signal <r$addsub0003> created at line 27.
    Found 32-bit xor2 for signal <r$xor0000> created at line 35.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <UC>.
    Related source file is "C:/proyectos/sparcv8-monocicle/control_unit.vhd".
WARNING:Xst:647 - Input <op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <UC> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "C:/proyectos/sparcv8-monocicle/instruction_memory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <$varindex0000> created at line 61.
    Summary:
	inferred   1 ROM(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <mux32b>.
    Related source file is "C:/proyectos/sparcv8-monocicle/mux32b.vhd".
Unit <mux32b> synthesized.


Synthesizing Unit <pc>.
    Related source file is "C:/proyectos/sparcv8-monocicle/pc.vhd".
    Found 32-bit register for signal <sig>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.


Synthesizing Unit <register_file>.
    Related source file is "C:/proyectos/sparcv8-monocicle/register_file.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <reg_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_33>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_35>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_36>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_37>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_38>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_39>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 27.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 28.
    Summary:
	inferred  64 Multiplexer(s).
Unit <register_file> synthesized.


Synthesizing Unit <sign_ext_unit>.
    Related source file is "C:/proyectos/sparcv8-monocicle/sign_ext_unit.vhd".
Unit <sign_ext_unit> synthesized.


Synthesizing Unit <Sparcv8Monocicle>.
    Related source file is "C:/proyectos/sparcv8-monocicle/Sparcv8Monocicle.vhd".
Unit <Sparcv8Monocicle> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 5-bit adder carry out                                 : 3
 6-bit subtractor                                      : 3
# Registers                                            : 5
 1-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 1
# Latches                                              : 48
 1-bit latch                                           : 5
 32-bit latch                                          : 40
 6-bit latch                                           : 3
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PSRDATA_1> of sequential type is unconnected in block <Inst_psr>.
WARNING:Xst:2677 - Node <PSRDATA_2> of sequential type is unconnected in block <Inst_psr>.
WARNING:Xst:2677 - Node <PSRDATA_3> of sequential type is unconnected in block <Inst_psr>.
WARNING:Xst:2677 - Node <sig_6> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_7> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_8> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_9> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_10> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_11> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_12> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_13> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_14> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_15> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_16> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_17> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_18> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_19> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_20> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_21> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_22> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_23> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_24> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_25> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_26> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_27> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_28> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_29> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_30> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <sig_31> of sequential type is unconnected in block <Inst_pc>.
WARNING:Xst:2677 - Node <PSRDATA_1> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <PSRDATA_2> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <PSRDATA_3> of sequential type is unconnected in block <psr>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 5-bit adder carry out                                 : 3
 6-bit subtractor                                      : 3
# Registers                                            : 67
 Flip-Flops                                            : 67
# Latches                                              : 48
 1-bit latch                                           : 5
 32-bit latch                                          : 40
 6-bit latch                                           : 3
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_1277> is equivalent to the following 31 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
WARNING:Xst:1293 - FF/Latch <31> has a constant value of 0 in block <LPM_LATCH_1277>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Sparcv8Monocicle> ...

Optimizing unit <psr_modifier> ...

Optimizing unit <alu> ...

Optimizing unit <instructionMemory> ...

Optimizing unit <pc> ...

Optimizing unit <windows_manager> ...

Optimizing unit <register_file> ...
WARNING:Xst:1293 - FF/Latch <Inst_windows_manager/rs1int_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_windows_manager/rs1int_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_windows_manager/rs1int_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_windows_manager/rs1int_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_windows_manager/rs1int_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_windows_manager/rdint_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_windows_manager/rdint_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_31_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_27_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_28_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_9_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_26_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_25_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_30_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_39_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_10_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_11_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_29_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_38_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_36_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_37_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_15_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_20_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_5_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_12_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_4_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_13_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_14_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_23_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_8_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_24_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_21_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_11> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_10> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_9> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_8> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_7_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_7> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_6> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_5> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_4> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_3> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_2> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_1> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_6_0> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_31> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_30> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_29> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_28> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_27> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_26> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_25> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_24> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_23> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_22> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_21> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_20> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_19> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_18> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_17> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_16> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_15> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_14> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_13> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_register_file/reg_22_12> has a constant value of 0 in block <Sparcv8Monocicle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_npc/sig_31> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_30> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_29> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_28> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_27> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_26> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_25> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_24> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_23> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_22> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_21> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_20> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_19> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_18> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_17> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_16> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_15> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_14> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_13> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_12> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_11> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_10> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_9> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_8> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_7> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_npc/sig_6> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_31> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_30> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_29> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_28> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_27> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_26> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_25> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_24> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_23> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_22> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_21> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_20> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_19> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_18> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_17> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_16> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_15> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_14> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_13> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_12> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_11> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_10> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_9> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_8> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_7> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_pc/sig_6> of sequential type is unconnected in block <Sparcv8Monocicle>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_windows_manager/rs2int_2> in Unit <Sparcv8Monocicle> is equivalent to the following FF/Latch, which will be removed : <Inst_windows_manager/rs2int_0> 
Found area constraint ratio of 100 (+ 5) on block Sparcv8Monocicle, actual ratio is 132.
Optimizing block <Sparcv8Monocicle> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_10> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_10> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_10> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_10> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_11> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_11> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_11> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_11> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_5> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_5> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_5> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_5> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_6> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_6> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_6> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_6> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_7> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_7> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_7> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_7> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_8> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_8> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_8> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_8> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_9> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_9> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_9> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_9> is unconnected in block <Sparcv8Monocicle>.
Area constraint is met for block <Sparcv8Monocicle>, final ratio is 69.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_1> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_1> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_1> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_1> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_2> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_2> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_2> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_2> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_32_3> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_33_3> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_34_3> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_register_file/reg_35_3> is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_31> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_30> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_29> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_28> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_27> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_26> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_25> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_24> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_23> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_22> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_21> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_20> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_19> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_18> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_17> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_16> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_15> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_14> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_13> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_12> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_32_4> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_31> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_30> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_29> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_28> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_27> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_26> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_25> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_24> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_23> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_22> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_21> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_20> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_19> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_18> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_17> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_16> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_15> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_14> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_13> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_12> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_33_4> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_31> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_30> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_29> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_28> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_27> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_26> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_25> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_24> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_23> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_22> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_21> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_20> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_19> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_18> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_17> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_16> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_15> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_14> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_13> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_12> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_34_4> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_31> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_30> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_29> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_28> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_27> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_26> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_25> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_24> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_23> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_22> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_21> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_20> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_19> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_18> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_17> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_16> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_15> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_14> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_13> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_12> of sequential type is unconnected in block <Sparcv8Monocicle>.
WARNING:Xst:2677 - Node <Inst_register_file/reg_35_4> of sequential type is unconnected in block <Sparcv8Monocicle>.
Latch Inst_windows_manager/ncwp_signal has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_psr_modifier/nzvc_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sparcv8Monocicle.ngr
Top Level Output File Name         : Sparcv8Monocicle
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 39

Cell Usage :
# BELS                             : 1094
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 67
#      LUT2                        : 35
#      LUT2_L                      : 1
#      LUT3                        : 321
#      LUT3_L                      : 9
#      LUT4                        : 152
#      LUT4_D                      : 14
#      LUT4_L                      : 23
#      MUXCY                       : 103
#      MUXF5                       : 162
#      MUXF6                       : 95
#      MUXF7                       : 32
#      MUXF8                       : 5
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 259
#      FDC                         : 15
#      LD                          : 7
#      LDC                         : 228
#      LDCP                        : 9
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 1
#      OBUF                        : 37
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                      393  out of    960    40%  
 Number of Slice Flip Flops:            254  out of   1920    13%  
 Number of 4 input LUTs:                623  out of   1920    32%  
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of     66    59%  
    IOB Flip Flops:                       5
 Number of GCLKs:                         8  out of     24    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                    | Load  |
-----------------------------------------------------------------------------------------+------------------------------------------+-------+
CLK                                                                                      | BUFGP                                    | 15    |
Inst_psr_modifier/nzvc_0_not0001(Inst_instructionMemory/outInstruction<14>1:O)           | NONE(*)(Inst_psr_modifier/nzvc_0)        | 5     |
Inst_windows_manager/rs1int_cmp_le0000                                                   | NONE(Inst_windows_manager/rs1int_0)      | 1     |
Inst_windows_manager/rs2int_cmp_le0000(Inst_windows_manager/rs2int_cmp_le00001:O)        | NONE(*)(Inst_windows_manager/rs2int_4)   | 4     |
Inst_windows_manager/rdint_cmp_le0000(Inst_windows_manager/rdint_cmp_le00001:O)          | NONE(*)(Inst_windows_manager/rdint_5)    | 4     |
Inst_windows_manager/ncwp_signal_cmp_eq0000(Inst_instructionMemory/outInstruction<1>11:O)| NONE(*)(Inst_windows_manager/ncwp_signal)| 2     |
Inst_register_file/reg_1_cmp_eq00001(Inst_register_file/reg_1_cmp_eq00001:O)             | BUFG(*)(Inst_register_file/reg_1_31)     | 32    |
Inst_register_file/reg_2_cmp_eq00001(Inst_register_file/reg_2_cmp_eq00001:O)             | BUFG(*)(Inst_register_file/reg_2_31)     | 32    |
Inst_register_file/reg_3_cmp_eq00001(Inst_register_file/reg_3_cmp_eq00001:O)             | BUFG(*)(Inst_register_file/reg_3_31)     | 32    |
Inst_register_file/reg_16_cmp_eq00001(Inst_register_file/reg_16_cmp_eq00001:O)           | BUFG(*)(Inst_register_file/reg_16_31)    | 32    |
Inst_register_file/reg_17_cmp_eq00001(Inst_register_file/reg_17_cmp_eq00001:O)           | BUFG(*)(Inst_register_file/reg_17_31)    | 32    |
Inst_register_file/reg_18_cmp_eq00001(Inst_register_file/reg_18_cmp_eq00001:O)           | BUFG(*)(Inst_register_file/reg_18_31)    | 32    |
Inst_register_file/reg_19_cmp_eq00001(Inst_register_file/reg_19_cmp_eq00001:O)           | BUFG(*)(Inst_register_file/reg_19_31)    | 32    |
Inst_register_file/reg_32_cmp_eq0000(Inst_register_file/reg_32_cmp_eq00001:O)            | NONE(*)(Inst_register_file/reg_32_0)     | 1     |
Inst_register_file/reg_33_cmp_eq0000(Inst_register_file/reg_33_cmp_eq00001:O)            | NONE(*)(Inst_register_file/reg_33_0)     | 1     |
Inst_register_file/reg_34_cmp_eq0000(Inst_register_file/reg_34_cmp_eq00001:O)            | NONE(*)(Inst_register_file/reg_34_0)     | 1     |
Inst_register_file/reg_35_cmp_eq0000(Inst_register_file/reg_35_cmp_eq00001:O)            | NONE(*)(Inst_register_file/reg_35_0)     | 1     |
-----------------------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 15 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------+------------------------------------+-------+
Control Signal                                                                     | Buffer(FF name)                    | Load  |
-----------------------------------------------------------------------------------+------------------------------------+-------+
RST                                                                                | IBUF                               | 243   |
Inst_UC/awop<1>2(XST_GND:G)                                                        | NONE(Inst_windows_manager/rs1int_0)| 5     |
Inst_windows_manager/rs2int_0__and0000(Inst_instructionMemory/outInstruction<3>1:O)| NONE(Inst_windows_manager/rs2int_1)| 3     |
Inst_windows_manager/rdint_4__and0000(Inst_windows_manager/rdint_4__and000021:O)   | NONE(Inst_windows_manager/rdint_4) | 2     |
Inst_windows_manager/rdint_4__and0001(Inst_windows_manager/rdint_5__and000011:O)   | NONE(Inst_windows_manager/rdint_4) | 2     |
Inst_windows_manager/rdint_0__and0000(Inst_instructionMemory/outInstruction<1>2:O) | NONE(Inst_windows_manager/rdint_0) | 1     |
Inst_windows_manager/rdint_0__and0001(Inst_windows_manager/rdint_0__and00011:O)    | NONE(Inst_windows_manager/rdint_0) | 1     |
Inst_windows_manager/rdint_1__and0000(Inst_windows_manager/rdint_1__and00001:O)    | NONE(Inst_windows_manager/rdint_1) | 1     |
Inst_windows_manager/rdint_1__and0001(Inst_windows_manager/rdint_1__and00011:O)    | NONE(Inst_windows_manager/rdint_1) | 1     |
Inst_windows_manager/rs2int_4__and0000(Inst_windows_manager/rs2int_4__and000021:O) | NONE(Inst_windows_manager/rs2int_4)| 1     |
Inst_windows_manager/rs2int_4__and0001(Inst_windows_manager/rs2int_4__and000111:O) | NONE(Inst_windows_manager/rs2int_4)| 1     |
-----------------------------------------------------------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.568ns (Maximum Frequency: 86.445MHz)
   Minimum input arrival time before clock: 20.004ns
   Maximum output required time after clock: 18.351ns
   Maximum combinational path delay: 19.838ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.670ns (frequency: 272.480MHz)
  Total number of paths / destination ports: 28 / 13
-------------------------------------------------------------------------
Delay:               3.670ns (Levels of Logic = 6)
  Source:            Inst_npc/sig_1 (FF)
  Destination:       Inst_npc/sig_5 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_npc/sig_1 to Inst_npc/sig_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Inst_npc/sig_1 (Inst_npc/sig_1)
     LUT1:I0->O            1   0.704   0.000  Inst_sum32b/Madd_R_cy<1>_rt (Inst_sum32b/Madd_R_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_sum32b/Madd_R_cy<1> (Inst_sum32b/Madd_R_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sum32b/Madd_R_cy<2> (Inst_sum32b/Madd_R_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sum32b/Madd_R_cy<3> (Inst_sum32b/Madd_R_cy<3>)
     MUXCY:CI->O           0   0.059   0.000  Inst_sum32b/Madd_R_cy<4> (Inst_sum32b/Madd_R_cy<4>)
     XORCY:CI->O           1   0.804   0.000  Inst_sum32b/Madd_R_xor<5> (aux2<5>)
     FDC:D                     0.308          Inst_npc/sig_5
    ----------------------------------------
    Total                      3.670ns (3.048ns logic, 0.622ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_1_cmp_eq00001'
  Clock period: 11.568ns (frequency: 86.445MHz)
  Total number of paths / destination ports: 3303 / 32
-------------------------------------------------------------------------
Delay:               11.568ns (Levels of Logic = 37)
  Source:            Inst_register_file/reg_1_0 (LATCH)
  Destination:       Inst_register_file/reg_1_27 (LATCH)
  Source Clock:      Inst_register_file/reg_1_cmp_eq00001 falling
  Destination Clock: Inst_register_file/reg_1_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_1_0 to Inst_register_file/reg_1_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_register_file/reg_1_0 (Inst_register_file/reg_1_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_122 (Inst_register_file/Mmux__varindex0001_122)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_10_f5_1 (Inst_register_file/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_9_f6 (Inst_register_file/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_1_27
    ----------------------------------------
    Total                     11.568ns (9.190ns logic, 2.378ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_2_cmp_eq00001'
  Clock period: 11.541ns (frequency: 86.648MHz)
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Delay:               11.541ns (Levels of Logic = 37)
  Source:            Inst_register_file/reg_2_0 (LATCH)
  Destination:       Inst_register_file/reg_2_27 (LATCH)
  Source Clock:      Inst_register_file/reg_2_cmp_eq00001 falling
  Destination Clock: Inst_register_file/reg_2_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_2_0 to Inst_register_file/reg_2_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_2_0 (Inst_register_file/reg_2_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_121 (Inst_register_file/Mmux__varindex0001_121)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_10_f5_0 (Inst_register_file/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_2_27
    ----------------------------------------
    Total                     11.541ns (9.190ns logic, 2.351ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_3_cmp_eq00001'
  Clock period: 11.541ns (frequency: 86.648MHz)
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Delay:               11.541ns (Levels of Logic = 37)
  Source:            Inst_register_file/reg_3_0 (LATCH)
  Destination:       Inst_register_file/reg_3_27 (LATCH)
  Source Clock:      Inst_register_file/reg_3_cmp_eq00001 falling
  Destination Clock: Inst_register_file/reg_3_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_3_0 to Inst_register_file/reg_3_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_3_0 (Inst_register_file/reg_3_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_113 (Inst_register_file/Mmux__varindex0001_113)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_9_f5_1 (Inst_register_file/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_3_27
    ----------------------------------------
    Total                     11.541ns (9.190ns logic, 2.351ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_16_cmp_eq00001'
  Clock period: 11.541ns (frequency: 86.648MHz)
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Delay:               11.541ns (Levels of Logic = 37)
  Source:            Inst_register_file/reg_16_0 (LATCH)
  Destination:       Inst_register_file/reg_16_27 (LATCH)
  Source Clock:      Inst_register_file/reg_16_cmp_eq00001 falling
  Destination Clock: Inst_register_file/reg_16_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_16_0 to Inst_register_file/reg_16_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_16_0 (Inst_register_file/reg_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_123 (Inst_register_file/Mmux__varindex0001_123)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_11_f5 (Inst_register_file/Mmux__varindex0001_11_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_9_f6 (Inst_register_file/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_16_27
    ----------------------------------------
    Total                     11.541ns (9.190ns logic, 2.351ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_17_cmp_eq00001'
  Clock period: 11.568ns (frequency: 86.445MHz)
  Total number of paths / destination ports: 3057 / 32
-------------------------------------------------------------------------
Delay:               11.568ns (Levels of Logic = 37)
  Source:            Inst_register_file/reg_17_0 (LATCH)
  Destination:       Inst_register_file/reg_17_27 (LATCH)
  Source Clock:      Inst_register_file/reg_17_cmp_eq00001 falling
  Destination Clock: Inst_register_file/reg_17_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_17_0 to Inst_register_file/reg_17_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_register_file/reg_17_0 (Inst_register_file/reg_17_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_115 (Inst_register_file/Mmux__varindex0001_115)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_10_f5_1 (Inst_register_file/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_9_f6 (Inst_register_file/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_17_27
    ----------------------------------------
    Total                     11.568ns (9.190ns logic, 2.378ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_18_cmp_eq00001'
  Clock period: 11.541ns (frequency: 86.648MHz)
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Delay:               11.541ns (Levels of Logic = 37)
  Source:            Inst_register_file/reg_18_0 (LATCH)
  Destination:       Inst_register_file/reg_18_27 (LATCH)
  Source Clock:      Inst_register_file/reg_18_cmp_eq00001 falling
  Destination Clock: Inst_register_file/reg_18_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_18_0 to Inst_register_file/reg_18_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_18_0 (Inst_register_file/reg_18_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_114 (Inst_register_file/Mmux__varindex0001_114)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_10_f5_0 (Inst_register_file/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_18_27
    ----------------------------------------
    Total                     11.541ns (9.190ns logic, 2.351ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_19_cmp_eq00001'
  Clock period: 11.541ns (frequency: 86.648MHz)
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Delay:               11.541ns (Levels of Logic = 37)
  Source:            Inst_register_file/reg_19_0 (LATCH)
  Destination:       Inst_register_file/reg_19_27 (LATCH)
  Source Clock:      Inst_register_file/reg_19_cmp_eq00001 falling
  Destination Clock: Inst_register_file/reg_19_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_19_0 to Inst_register_file/reg_19_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_19_0 (Inst_register_file/reg_19_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_103 (Inst_register_file/Mmux__varindex0001_103)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_9_f5_1 (Inst_register_file/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_19_27
    ----------------------------------------
    Total                     11.541ns (9.190ns logic, 2.351ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_32_cmp_eq0000'
  Clock period: 7.921ns (frequency: 126.247MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.921ns (Levels of Logic = 8)
  Source:            Inst_register_file/reg_32_0 (LATCH)
  Destination:       Inst_register_file/reg_32_0 (LATCH)
  Source Clock:      Inst_register_file/reg_32_cmp_eq0000 falling
  Destination Clock: Inst_register_file/reg_32_cmp_eq0000 falling

  Data Path: Inst_register_file/reg_32_0 to Inst_register_file/reg_32_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_register_file/reg_32_0 (Inst_register_file/reg_32_0)
     LUT3:I1->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_104 (Inst_register_file/Mmux__varindex0001_104)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_8_f5_0 (Inst_register_file/Mmux__varindex0001_8_f51)
     MUXF6:I0->O           1   0.521   0.455  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     LUT4:I2->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Madd_r_addsub0000_lut<0> (Inst_alu/Madd_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  Inst_alu/Madd_r_addsub0000_xor<0> (Inst_alu/r_addsub0000<0>)
     LUT4_L:I3->LO         1   0.704   0.135  Inst_alu/r<0>9 (Inst_alu/r<0>9)
     LUT4:I2->O           13   0.704   0.000  Inst_alu/r<0>75 (Inst_alu/r<0>75)
     LDC:D                     0.308          Inst_register_file/reg_32_0
    ----------------------------------------
    Total                      7.921ns (5.873ns logic, 2.048ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_33_cmp_eq0000'
  Clock period: 7.877ns (frequency: 126.952MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.877ns (Levels of Logic = 8)
  Source:            Inst_register_file/reg_33_0 (LATCH)
  Destination:       Inst_register_file/reg_33_0 (LATCH)
  Source Clock:      Inst_register_file/reg_33_cmp_eq0000 falling
  Destination Clock: Inst_register_file/reg_33_cmp_eq0000 falling

  Data Path: Inst_register_file/reg_33_0 to Inst_register_file/reg_33_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_33_0 (Inst_register_file/reg_33_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_104 (Inst_register_file/Mmux__varindex0001_104)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_8_f5_0 (Inst_register_file/Mmux__varindex0001_8_f51)
     MUXF6:I0->O           1   0.521   0.455  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     LUT4:I2->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Madd_r_addsub0000_lut<0> (Inst_alu/Madd_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  Inst_alu/Madd_r_addsub0000_xor<0> (Inst_alu/r_addsub0000<0>)
     LUT4_L:I3->LO         1   0.704   0.135  Inst_alu/r<0>9 (Inst_alu/r<0>9)
     LUT4:I2->O           13   0.704   0.000  Inst_alu/r<0>75 (Inst_alu/r<0>75)
     LDC:D                     0.308          Inst_register_file/reg_33_0
    ----------------------------------------
    Total                      7.877ns (5.873ns logic, 2.004ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_34_cmp_eq0000'
  Clock period: 7.921ns (frequency: 126.247MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.921ns (Levels of Logic = 8)
  Source:            Inst_register_file/reg_34_0 (LATCH)
  Destination:       Inst_register_file/reg_34_0 (LATCH)
  Source Clock:      Inst_register_file/reg_34_cmp_eq0000 falling
  Destination Clock: Inst_register_file/reg_34_cmp_eq0000 falling

  Data Path: Inst_register_file/reg_34_0 to Inst_register_file/reg_34_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_register_file/reg_34_0 (Inst_register_file/reg_34_0)
     LUT3:I1->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_92 (Inst_register_file/Mmux__varindex0001_92)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_8_f5_0 (Inst_register_file/Mmux__varindex0001_8_f51)
     MUXF6:I0->O           1   0.521   0.455  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     LUT4:I2->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Madd_r_addsub0000_lut<0> (Inst_alu/Madd_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  Inst_alu/Madd_r_addsub0000_xor<0> (Inst_alu/r_addsub0000<0>)
     LUT4_L:I3->LO         1   0.704   0.135  Inst_alu/r<0>9 (Inst_alu/r<0>9)
     LUT4:I2->O           13   0.704   0.000  Inst_alu/r<0>75 (Inst_alu/r<0>75)
     LDC:D                     0.308          Inst_register_file/reg_34_0
    ----------------------------------------
    Total                      7.921ns (5.873ns logic, 2.048ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/reg_35_cmp_eq0000'
  Clock period: 7.877ns (frequency: 126.952MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.877ns (Levels of Logic = 8)
  Source:            Inst_register_file/reg_35_0 (LATCH)
  Destination:       Inst_register_file/reg_35_0 (LATCH)
  Source Clock:      Inst_register_file/reg_35_cmp_eq0000 falling
  Destination Clock: Inst_register_file/reg_35_cmp_eq0000 falling

  Data Path: Inst_register_file/reg_35_0 to Inst_register_file/reg_35_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_35_0 (Inst_register_file/reg_35_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_92 (Inst_register_file/Mmux__varindex0001_92)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_8_f5_0 (Inst_register_file/Mmux__varindex0001_8_f51)
     MUXF6:I0->O           1   0.521   0.455  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     LUT4:I2->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Madd_r_addsub0000_lut<0> (Inst_alu/Madd_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  Inst_alu/Madd_r_addsub0000_xor<0> (Inst_alu/r_addsub0000<0>)
     LUT4_L:I3->LO         1   0.704   0.135  Inst_alu/r<0>9 (Inst_alu/r<0>9)
     LUT4:I2->O           13   0.704   0.000  Inst_alu/r<0>75 (Inst_alu/r<0>75)
     LDC:D                     0.308          Inst_register_file/reg_35_0
    ----------------------------------------
    Total                      7.877ns (5.873ns logic, 2.004ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_psr_modifier/nzvc_0_not0001'
  Total number of paths / destination ports: 11198 / 5
-------------------------------------------------------------------------
Offset:              20.004ns (Levels of Logic = 44)
  Source:            RST (PAD)
  Destination:       Inst_psr_modifier/nzvc_0 (LATCH)
  Destination Clock: Inst_psr_modifier/nzvc_0_not0001 falling

  Data Path: RST to Inst_psr_modifier/nzvc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<27> (Inst_alu/Msub_r_addsub0002_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<28> (Inst_alu/Msub_r_addsub0002_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<29> (Inst_alu/Msub_r_addsub0002_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<30> (Inst_alu/Msub_r_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_alu/Msub_r_addsub0002_xor<31> (Inst_alu/r_addsub0002<31>)
     LUT4_D:I3->LO         1   0.704   0.104  Inst_alu/r<31>68 (N476)
     LUT4:I3->O           12   0.704   0.965  Inst_alu/r<31>563 (R_31_OBUF)
     LUT4:I3->O            1   0.704   0.595  Inst_psr_modifier/nzvc_0_mux000215 (Inst_psr_modifier/nzvc_0_mux000215)
     LUT4:I0->O            1   0.704   0.424  Inst_psr_modifier/nzvc_0_mux0002119_SW0 (N99)
     LUT4:I3->O            2   0.704   0.000  Inst_psr_modifier/nzvc_0_mux0002119 (Inst_psr_modifier/nzvc_0_mux0002)
     LD:D                      0.308          Inst_psr_modifier/nzvc_0
    ----------------------------------------
    Total                     20.004ns (12.202ns logic, 7.802ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_windows_manager/rs2int_cmp_le0000'
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Offset:              7.826ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       Inst_windows_manager/rs2int_4 (LATCH)
  Destination Clock: Inst_windows_manager/rs2int_cmp_le0000 falling

  Data Path: RST to Inst_windows_manager/rs2int_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.296  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT4:I2->O           30   0.704   1.437  Inst_instructionMemory/outInstruction<4>1 (Inst_mux32b/O<10>0)
     LUT3:I0->O            2   0.704   0.000  Inst_windows_manager/rs2int_4__and000111 (Inst_windows_manager/rs2int_4__and0001)
     LDCP:D                    0.308          Inst_windows_manager/rs2int_4
    ----------------------------------------
    Total                      7.826ns (3.638ns logic, 4.188ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_windows_manager/rdint_cmp_le0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.151ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       Inst_windows_manager/rdint_5 (LATCH)
  Destination Clock: Inst_windows_manager/rdint_cmp_le0000 falling

  Data Path: RST to Inst_windows_manager/rdint_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.436  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT4:I0->O            2   0.704   0.622  Inst_instructionMemory/outInstruction<29>1 (aux4<29>)
     LUT2:I0->O            3   0.704   0.000  Inst_windows_manager/rdint_5__and000011 (Inst_windows_manager/rdint_4__and0001)
     LDCP:D                    0.308          Inst_windows_manager/rdint_4
    ----------------------------------------
    Total                      7.151ns (3.638ns logic, 3.513ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_windows_manager/ncwp_signal_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.685ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       Inst_windows_manager/ncwp_signal (LATCH)
  Destination Clock: Inst_windows_manager/ncwp_signal_cmp_eq0000 falling

  Data Path: RST to Inst_windows_manager/ncwp_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.261  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     MUXF5:S->O            2   0.739   0.000  Inst_windows_manager/ncwp_signal_mux0002_f5 (Inst_windows_manager/ncwp_signal_mux0002)
     LD:D                      0.308          Inst_windows_manager/ncwp_signal
    ----------------------------------------
    Total                      5.685ns (2.969ns logic, 2.716ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_1_cmp_eq00001'
  Total number of paths / destination ports: 8149 / 32
-------------------------------------------------------------------------
Offset:              16.054ns (Levels of Logic = 37)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_1_27 (LATCH)
  Destination Clock: Inst_register_file/reg_1_cmp_eq00001 falling

  Data Path: RST to Inst_register_file/reg_1_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_1_27
    ----------------------------------------
    Total                     16.054ns (9.854ns logic, 6.200ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_2_cmp_eq00001'
  Total number of paths / destination ports: 8149 / 32
-------------------------------------------------------------------------
Offset:              16.054ns (Levels of Logic = 37)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_2_27 (LATCH)
  Destination Clock: Inst_register_file/reg_2_cmp_eq00001 falling

  Data Path: RST to Inst_register_file/reg_2_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_2_27
    ----------------------------------------
    Total                     16.054ns (9.854ns logic, 6.200ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_3_cmp_eq00001'
  Total number of paths / destination ports: 8149 / 32
-------------------------------------------------------------------------
Offset:              16.054ns (Levels of Logic = 37)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_3_27 (LATCH)
  Destination Clock: Inst_register_file/reg_3_cmp_eq00001 falling

  Data Path: RST to Inst_register_file/reg_3_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_3_27
    ----------------------------------------
    Total                     16.054ns (9.854ns logic, 6.200ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_16_cmp_eq00001'
  Total number of paths / destination ports: 8149 / 32
-------------------------------------------------------------------------
Offset:              16.054ns (Levels of Logic = 37)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_16_27 (LATCH)
  Destination Clock: Inst_register_file/reg_16_cmp_eq00001 falling

  Data Path: RST to Inst_register_file/reg_16_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_16_27
    ----------------------------------------
    Total                     16.054ns (9.854ns logic, 6.200ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_17_cmp_eq00001'
  Total number of paths / destination ports: 8149 / 32
-------------------------------------------------------------------------
Offset:              16.054ns (Levels of Logic = 37)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_17_27 (LATCH)
  Destination Clock: Inst_register_file/reg_17_cmp_eq00001 falling

  Data Path: RST to Inst_register_file/reg_17_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_17_27
    ----------------------------------------
    Total                     16.054ns (9.854ns logic, 6.200ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_18_cmp_eq00001'
  Total number of paths / destination ports: 8149 / 32
-------------------------------------------------------------------------
Offset:              16.054ns (Levels of Logic = 37)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_18_27 (LATCH)
  Destination Clock: Inst_register_file/reg_18_cmp_eq00001 falling

  Data Path: RST to Inst_register_file/reg_18_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_18_27
    ----------------------------------------
    Total                     16.054ns (9.854ns logic, 6.200ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_19_cmp_eq00001'
  Total number of paths / destination ports: 8149 / 32
-------------------------------------------------------------------------
Offset:              16.054ns (Levels of Logic = 37)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_19_27 (LATCH)
  Destination Clock: Inst_register_file/reg_19_cmp_eq00001 falling

  Data Path: RST to Inst_register_file/reg_19_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.000  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     LDC:D                     0.308          Inst_register_file/reg_19_27
    ----------------------------------------
    Total                     16.054ns (9.854ns logic, 6.200ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_32_cmp_eq0000'
  Total number of paths / destination ports: 19 / 1
-------------------------------------------------------------------------
Offset:              13.288ns (Levels of Logic = 10)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_32_0 (LATCH)
  Destination Clock: Inst_register_file/reg_32_cmp_eq0000 falling

  Data Path: RST to Inst_register_file/reg_32_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.566  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I2->O            1   0.704   0.000  Inst_alu/Madd_r_addsub0000_lut<0> (Inst_alu/Madd_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  Inst_alu/Madd_r_addsub0000_xor<0> (Inst_alu/r_addsub0000<0>)
     LUT4_L:I3->LO         1   0.704   0.135  Inst_alu/r<0>9 (Inst_alu/r<0>9)
     LUT4:I2->O           13   0.704   0.000  Inst_alu/r<0>75 (Inst_alu/r<0>75)
     LDC:D                     0.308          Inst_register_file/reg_32_0
    ----------------------------------------
    Total                     13.288ns (7.579ns logic, 5.709ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_33_cmp_eq0000'
  Total number of paths / destination ports: 19 / 1
-------------------------------------------------------------------------
Offset:              13.288ns (Levels of Logic = 10)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_33_0 (LATCH)
  Destination Clock: Inst_register_file/reg_33_cmp_eq0000 falling

  Data Path: RST to Inst_register_file/reg_33_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.566  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I2->O            1   0.704   0.000  Inst_alu/Madd_r_addsub0000_lut<0> (Inst_alu/Madd_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  Inst_alu/Madd_r_addsub0000_xor<0> (Inst_alu/r_addsub0000<0>)
     LUT4_L:I3->LO         1   0.704   0.135  Inst_alu/r<0>9 (Inst_alu/r<0>9)
     LUT4:I2->O           13   0.704   0.000  Inst_alu/r<0>75 (Inst_alu/r<0>75)
     LDC:D                     0.308          Inst_register_file/reg_33_0
    ----------------------------------------
    Total                     13.288ns (7.579ns logic, 5.709ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_34_cmp_eq0000'
  Total number of paths / destination ports: 19 / 1
-------------------------------------------------------------------------
Offset:              13.288ns (Levels of Logic = 10)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_34_0 (LATCH)
  Destination Clock: Inst_register_file/reg_34_cmp_eq0000 falling

  Data Path: RST to Inst_register_file/reg_34_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.566  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I2->O            1   0.704   0.000  Inst_alu/Madd_r_addsub0000_lut<0> (Inst_alu/Madd_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  Inst_alu/Madd_r_addsub0000_xor<0> (Inst_alu/r_addsub0000<0>)
     LUT4_L:I3->LO         1   0.704   0.135  Inst_alu/r<0>9 (Inst_alu/r<0>9)
     LUT4:I2->O           13   0.704   0.000  Inst_alu/r<0>75 (Inst_alu/r<0>75)
     LDC:D                     0.308          Inst_register_file/reg_34_0
    ----------------------------------------
    Total                     13.288ns (7.579ns logic, 5.709ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/reg_35_cmp_eq0000'
  Total number of paths / destination ports: 19 / 1
-------------------------------------------------------------------------
Offset:              13.288ns (Levels of Logic = 10)
  Source:            RST (PAD)
  Destination:       Inst_register_file/reg_35_0 (LATCH)
  Destination Clock: Inst_register_file/reg_35_cmp_eq0000 falling

  Data Path: RST to Inst_register_file/reg_35_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.566  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I2->O            1   0.704   0.000  Inst_alu/Madd_r_addsub0000_lut<0> (Inst_alu/Madd_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.424  Inst_alu/Madd_r_addsub0000_xor<0> (Inst_alu/r_addsub0000<0>)
     LUT4_L:I3->LO         1   0.704   0.135  Inst_alu/r<0>9 (Inst_alu/r<0>9)
     LUT4:I2->O           13   0.704   0.000  Inst_alu/r<0>75 (Inst_alu/r<0>75)
     LDC:D                     0.308          Inst_register_file/reg_35_0
    ----------------------------------------
    Total                     13.288ns (7.579ns logic, 5.709ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_windows_manager/ncwp_signal_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            Inst_windows_manager/ncwp_signal_1 (LATCH)
  Destination:       NCWPCheck (PAD)
  Source Clock:      Inst_windows_manager/ncwp_signal_cmp_eq0000 falling

  Data Path: Inst_windows_manager/ncwp_signal_1 to NCWPCheck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  Inst_windows_manager/ncwp_signal_1 (Inst_windows_manager/ncwp_signal_1)
     OBUF:I->O                 3.272          NCWPCheck_OBUF (NCWPCheck)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_1_cmp_eq00001'
  Total number of paths / destination ports: 3303 / 32
-------------------------------------------------------------------------
Offset:              15.352ns (Levels of Logic = 38)
  Source:            Inst_register_file/reg_1_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_1_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_1_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_register_file/reg_1_0 (Inst_register_file/reg_1_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_122 (Inst_register_file/Mmux__varindex0001_122)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_10_f5_1 (Inst_register_file/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_9_f6 (Inst_register_file/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     15.352ns (12.154ns logic, 3.198ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_17_cmp_eq00001'
  Total number of paths / destination ports: 3057 / 32
-------------------------------------------------------------------------
Offset:              15.352ns (Levels of Logic = 38)
  Source:            Inst_register_file/reg_17_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_17_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_17_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_register_file/reg_17_0 (Inst_register_file/reg_17_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_115 (Inst_register_file/Mmux__varindex0001_115)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_10_f5_1 (Inst_register_file/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_9_f6 (Inst_register_file/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     15.352ns (12.154ns logic, 3.198ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 26892 / 32
-------------------------------------------------------------------------
Offset:              18.351ns (Levels of Logic = 37)
  Source:            Inst_pc/sig_5 (FF)
  Destination:       R<27> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_pc/sig_5 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.595  Inst_pc/sig_5 (Inst_pc/sig_5)
     LUT4:I0->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     18.351ns (12.191ns logic, 6.160ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_windows_manager/rs2int_cmp_le0000'
  Total number of paths / destination ports: 17259 / 32
-------------------------------------------------------------------------
Offset:              16.272ns (Levels of Logic = 38)
  Source:            Inst_windows_manager/rs2int_3 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_windows_manager/rs2int_cmp_le0000 falling

  Data Path: Inst_windows_manager/rs2int_3 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q           224   0.676   1.402  Inst_windows_manager/rs2int_3 (Inst_windows_manager/rs2int_3)
     LUT3:I1->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_103 (Inst_register_file/Mmux__varindex0001_103)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_9_f5_1 (Inst_register_file/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     16.272ns (12.154ns logic, 4.118ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_32_cmp_eq0000'
  Total number of paths / destination ports: 66 / 32
-------------------------------------------------------------------------
Offset:              14.331ns (Levels of Logic = 36)
  Source:            Inst_register_file/reg_32_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_32_cmp_eq0000 falling

  Data Path: Inst_register_file/reg_32_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_register_file/reg_32_0 (Inst_register_file/reg_32_0)
     LUT3:I1->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_104 (Inst_register_file/Mmux__varindex0001_104)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_8_f5_0 (Inst_register_file/Mmux__varindex0001_8_f51)
     MUXF6:I0->O           1   0.521   0.455  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     LUT4:I2->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     14.331ns (11.112ns logic, 3.219ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_33_cmp_eq0000'
  Total number of paths / destination ports: 66 / 32
-------------------------------------------------------------------------
Offset:              14.287ns (Levels of Logic = 36)
  Source:            Inst_register_file/reg_33_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_33_cmp_eq0000 falling

  Data Path: Inst_register_file/reg_33_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_33_0 (Inst_register_file/reg_33_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_104 (Inst_register_file/Mmux__varindex0001_104)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_8_f5_0 (Inst_register_file/Mmux__varindex0001_8_f51)
     MUXF6:I0->O           1   0.521   0.455  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     LUT4:I2->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     14.287ns (11.112ns logic, 3.175ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_34_cmp_eq0000'
  Total number of paths / destination ports: 66 / 32
-------------------------------------------------------------------------
Offset:              14.331ns (Levels of Logic = 36)
  Source:            Inst_register_file/reg_34_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_34_cmp_eq0000 falling

  Data Path: Inst_register_file/reg_34_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_register_file/reg_34_0 (Inst_register_file/reg_34_0)
     LUT3:I1->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_92 (Inst_register_file/Mmux__varindex0001_92)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_8_f5_0 (Inst_register_file/Mmux__varindex0001_8_f51)
     MUXF6:I0->O           1   0.521   0.455  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     LUT4:I2->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     14.331ns (11.112ns logic, 3.219ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_35_cmp_eq0000'
  Total number of paths / destination ports: 66 / 32
-------------------------------------------------------------------------
Offset:              14.287ns (Levels of Logic = 36)
  Source:            Inst_register_file/reg_35_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_35_cmp_eq0000 falling

  Data Path: Inst_register_file/reg_35_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_35_0 (Inst_register_file/reg_35_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_92 (Inst_register_file/Mmux__varindex0001_92)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_8_f5_0 (Inst_register_file/Mmux__varindex0001_8_f51)
     MUXF6:I0->O           1   0.521   0.455  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     LUT4:I2->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     14.287ns (11.112ns logic, 3.175ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_16_cmp_eq00001'
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Offset:              15.325ns (Levels of Logic = 38)
  Source:            Inst_register_file/reg_16_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_16_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_16_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_16_0 (Inst_register_file/reg_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_123 (Inst_register_file/Mmux__varindex0001_123)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_11_f5 (Inst_register_file/Mmux__varindex0001_11_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_9_f6 (Inst_register_file/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     15.325ns (12.154ns logic, 3.171ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_2_cmp_eq00001'
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Offset:              15.325ns (Levels of Logic = 38)
  Source:            Inst_register_file/reg_2_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_2_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_2_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_2_0 (Inst_register_file/reg_2_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_121 (Inst_register_file/Mmux__varindex0001_121)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_10_f5_0 (Inst_register_file/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     15.325ns (12.154ns logic, 3.171ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_18_cmp_eq00001'
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Offset:              15.325ns (Levels of Logic = 38)
  Source:            Inst_register_file/reg_18_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_18_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_18_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_18_0 (Inst_register_file/reg_18_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_114 (Inst_register_file/Mmux__varindex0001_114)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_10_f5_0 (Inst_register_file/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     15.325ns (12.154ns logic, 3.171ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_3_cmp_eq00001'
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Offset:              15.325ns (Levels of Logic = 38)
  Source:            Inst_register_file/reg_3_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_3_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_3_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_3_0 (Inst_register_file/reg_3_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_113 (Inst_register_file/Mmux__varindex0001_113)
     MUXF5:I0->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_9_f5_1 (Inst_register_file/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     15.325ns (12.154ns logic, 3.171ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/reg_19_cmp_eq00001'
  Total number of paths / destination ports: 1133 / 32
-------------------------------------------------------------------------
Offset:              15.325ns (Levels of Logic = 38)
  Source:            Inst_register_file/reg_19_0 (LATCH)
  Destination:       R<27> (PAD)
  Source Clock:      Inst_register_file/reg_19_cmp_eq00001 falling

  Data Path: Inst_register_file/reg_19_0 to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_register_file/reg_19_0 (Inst_register_file/reg_19_0)
     LUT3:I2->O            1   0.704   0.000  Inst_register_file/Mmux__varindex0001_103 (Inst_register_file/Mmux__varindex0001_103)
     MUXF5:I1->O           1   0.321   0.000  Inst_register_file/Mmux__varindex0001_9_f5_1 (Inst_register_file/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_8_f6_0 (Inst_register_file/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_register_file/Mmux__varindex0001_7_f7 (Inst_register_file/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           2   0.521   0.451  Inst_register_file/Mmux__varindex0001_5_f8 (Inst_register_file/Mmux__varindex0001_5_f8)
     LUT4:I3->O            3   0.704   0.535  Inst_mux32b/O<0>15 (Inst_mux32b/O<0>15)
     LUT4:I3->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     15.325ns (12.154ns logic, 3.171ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_psr_modifier/nzvc_0_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            Inst_psr_modifier/nzvc_3 (LATCH)
  Destination:       NZVCCheck<3> (PAD)
  Source Clock:      Inst_psr_modifier/nzvc_0_not0001 falling

  Data Path: Inst_psr_modifier/nzvc_3 to NZVCCheck<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  Inst_psr_modifier/nzvc_3 (Inst_psr_modifier/nzvc_3)
     OBUF:I->O                 3.272          NZVCCheck_3_OBUF (NZVCCheck<3>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8149 / 32
-------------------------------------------------------------------------
Delay:               19.838ns (Levels of Logic = 38)
  Source:            RST (PAD)
  Destination:       R<27> (PAD)

  Data Path: RST to R<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           394   1.218   1.456  RST_IBUF (RST_IBUF)
     LUT4:I1->O           28   0.704   1.340  Inst_instructionMemory/outInstruction<1>11 (Inst_windows_manager/ncwp_signal_cmp_eq0000)
     LUT3:I1->O           23   0.704   0.000  Inst_instructionMemory/outInstruction<14>1 (Inst_psr_modifier/nzvc_0_not0001)
     LDCP:D->Q            34   0.452   1.263  Inst_windows_manager/rs1int_0 (Inst_windows_manager/rs1int_0)
     MUXF6:S->O            2   0.850   0.526  Inst_register_file/Mmux__varindex0000_9_f6 (Inst_register_file/Mmux__varindex0000_5_f8)
     LUT2:I1->O            3   0.704   0.706  Inst_register_file/crs1<0>1 (aux6<0>)
     LUT4:I0->O            1   0.704   0.000  Inst_alu/Msub_r_addsub0002_lut<0> (Inst_alu/Msub_r_addsub0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Msub_r_addsub0002_cy<0> (Inst_alu/Msub_r_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<1> (Inst_alu/Msub_r_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<2> (Inst_alu/Msub_r_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<3> (Inst_alu/Msub_r_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<4> (Inst_alu/Msub_r_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<5> (Inst_alu/Msub_r_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<6> (Inst_alu/Msub_r_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<7> (Inst_alu/Msub_r_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<8> (Inst_alu/Msub_r_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<9> (Inst_alu/Msub_r_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<10> (Inst_alu/Msub_r_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<11> (Inst_alu/Msub_r_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<12> (Inst_alu/Msub_r_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<13> (Inst_alu/Msub_r_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<14> (Inst_alu/Msub_r_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<15> (Inst_alu/Msub_r_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<16> (Inst_alu/Msub_r_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<17> (Inst_alu/Msub_r_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<18> (Inst_alu/Msub_r_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<19> (Inst_alu/Msub_r_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<20> (Inst_alu/Msub_r_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<21> (Inst_alu/Msub_r_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<22> (Inst_alu/Msub_r_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<23> (Inst_alu/Msub_r_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<24> (Inst_alu/Msub_r_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<25> (Inst_alu/Msub_r_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Msub_r_addsub0002_cy<26> (Inst_alu/Msub_r_addsub0002_cy<26>)
     XORCY:CI->O           1   0.804   0.455  Inst_alu/Msub_r_addsub0002_xor<27> (Inst_alu/r_addsub0002<27>)
     LUT4:I2->O            1   0.704   0.455  Inst_alu/r<27>95 (Inst_alu/r<27>95)
     LUT4:I2->O            9   0.704   0.820  Inst_alu/r<27>107 (Inst_alu/r<27>107)
     OBUF:I->O                 3.272          R_27_OBUF (R<27>)
    ----------------------------------------
    Total                     19.838ns (12.818ns logic, 7.020ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================


Total REAL time to Xst completion: 192.00 secs
Total CPU time to Xst completion: 191.54 secs
 
--> 

Total memory usage is 502380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1201 (   0 filtered)
Number of infos    :    7 (   0 filtered)

