<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MSE Controller: f2833x/v140/DSP2833x_headers/include/DSP2833x_DMA.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSE Controller
   &#160;<span id="projectnumber">V7.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7025d2b2446856d70902cec2b7152006.html">f2833x</a></li><li class="navelem"><a class="el" href="dir_04528772291e8d2837135c466a1b299b.html">v140</a></li><li class="navelem"><a class="el" href="dir_b50d3d096ab707223c705c852576767d.html">DSP2833x_headers</a></li><li class="navelem"><a class="el" href="dir_b4ee6adf04ab806cb4acfcd7c81c1ce9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DSP2833x_DMA.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2833x___d_m_a_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:   DSP2833x_DMA.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:  DSP2833x DMA Module Register Bit Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V140 $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date: March  4, 2015 $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright: Copyright (C) 2007-2015 Texas Instruments Incorporated -</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef DSP2833x_DMA_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define DSP2833x_DMA_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// Channel MODE register bit definitions:</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html">   24</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_m_o_d_e___b_i_t_s.html">MODE_BITS</a> {           <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#a2a5d251ddb86a48bb831bc33497c3378">   25</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#a2a5d251ddb86a48bb831bc33497c3378">PERINTSEL</a>:5;       <span class="comment">// 4:0    Peripheral Interrupt and Sync Select Bits (R/W):</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;                             <span class="comment">//        0     no interrupt</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                             <span class="comment">//        1     SEQ1INT &amp; ADCSYNC</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                             <span class="comment">//        2     SEQ2INT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                             <span class="comment">//        3     XINT1</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                             <span class="comment">//        4     XINT2</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                             <span class="comment">//        5     XINT3</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                             <span class="comment">//        6     XINT4</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                             <span class="comment">//        7     XINT5</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                             <span class="comment">//        8     XINT6</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                             <span class="comment">//        9     XINT7</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                             <span class="comment">//        10    XINT13</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                             <span class="comment">//        11    TINT0</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                             <span class="comment">//        12    TINT1</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                             <span class="comment">//        13    TINT2</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                             <span class="comment">//        14    MXEVTA &amp; MXSYNCA</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                             <span class="comment">//        15    MREVTA &amp; MRSYNCA</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                             <span class="comment">//        16    MXEVTB &amp; MXSYNCB</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                             <span class="comment">//        17    MREVTB &amp; MRSYNCB</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                             <span class="comment">//        18    ePWM1SOCA</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                             <span class="comment">//        19    ePWM1SOCB</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                             <span class="comment">//        20    ePWM2SOCA</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                             <span class="comment">//        21    ePWM2SOCB</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                             <span class="comment">//        22    ePWM3SOCA</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                             <span class="comment">//        23    ePWM3SOCB</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                             <span class="comment">//        24    ePWM4SOCA</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                             <span class="comment">//        25    ePWM4SOCB</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                             <span class="comment">//        26    ePWM5SOCA</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                             <span class="comment">//        27    ePWM5SOCB</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                             <span class="comment">//        28    ePWM6SOCA</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                             <span class="comment">//        29    ePWM6SOCB</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                             <span class="comment">//        30:31 no interrupt</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#a91928458ccf564bdc6a272a73e8776b9">   57</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#a91928458ccf564bdc6a272a73e8776b9">rsvd1</a>:2;           <span class="comment">// 6:5    (R=0:0)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#a81d3846d28438e68b6af7324d4cceeec">   58</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#a81d3846d28438e68b6af7324d4cceeec">OVRINTE</a>:1;         <span class="comment">// 7      Overflow Interrupt Enable (R/W):</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                             <span class="comment">//        0     overflow interrupt disabled</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                             <span class="comment">//        1     overflow interrupt enabled</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#a1e1aa05a37e3ebffbea926fb08af1f98">   61</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#a1e1aa05a37e3ebffbea926fb08af1f98">PERINTE</a>:1;         <span class="comment">// 8      Peripheral Interrupt Enable Bit (R/W):</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                             <span class="comment">//        0     peripheral interrupt disabled</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                             <span class="comment">//        1     peripheral interrupt enabled</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#a9d092ae26275958355923efdc23a7b1b">   64</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#a9d092ae26275958355923efdc23a7b1b">CHINTMODE</a>:1;       <span class="comment">// 9      Channel Interrupt Mode Bit (R/W):</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                             <span class="comment">//        0     generate interrupt at beginning of new transfer</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                             <span class="comment">//        1     generate interrupt at end of transfer</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#a4ede975f0197ce44ead23987dca03f00">   67</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#a4ede975f0197ce44ead23987dca03f00">ONESHOT</a>:1;         <span class="comment">// 10     One Shot Mode Bit (R/W):</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                             <span class="comment">//        0     only interrupt event triggers single burst transfer</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                             <span class="comment">//        1     first interrupt triggers burst, continue until transfer count is zero</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#ac9ff3bc05bd18847d98014a5281d400d">   70</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#ac9ff3bc05bd18847d98014a5281d400d">CONTINUOUS</a>:1;      <span class="comment">// 11     Continous Mode Bit (R/W):</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                             <span class="comment">//        0     stop when transfer count is zero</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                             <span class="comment">//        1     re-initialize when transfer count is zero</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#a4ea2b332f7de983c1c5d1fcad04b0156">   73</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#a4ea2b332f7de983c1c5d1fcad04b0156">SYNCE</a>:1;           <span class="comment">// 12     Sync Enable Bit (R/W):</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                             <span class="comment">//        0     ignore selected interrupt sync signal</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                             <span class="comment">//        1     enable selected interrupt sync signal</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#aea6c50775d74b845ce6d1dd3d1f74d1c">   76</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#aea6c50775d74b845ce6d1dd3d1f74d1c">SYNCSEL</a>:1;         <span class="comment">// 13     Sync Select Bit (R/W):</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                             <span class="comment">//        0     sync signal controls source wrap counter</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                             <span class="comment">//        1     sync signal controls destination wrap counter</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#aea13d0e14e93af9c058ff71252b03738">   79</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#aea13d0e14e93af9c058ff71252b03738">DATASIZE</a>:1;        <span class="comment">// 14     Data Size Mode Bit (R/W):</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                             <span class="comment">//        0     16-bit data transfer size</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                             <span class="comment">//        1     32-bit data transfer size</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_m_o_d_e___b_i_t_s.html#a6460336e464259594203d8cab94e3857">   82</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_m_o_d_e___b_i_t_s.html#a6460336e464259594203d8cab94e3857">CHINTE</a>:1;          <span class="comment">// 15     Channel Interrupt Enable Bit (R/W):</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                             <span class="comment">//        0     channel interrupt disabled</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                             <span class="comment">//        1     channel interrupt enabled</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;};</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="union_m_o_d_e___r_e_g.html">   87</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_m_o_d_e___r_e_g.html">MODE_REG</a> {</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="union_m_o_d_e___r_e_g.html#ad53c4bf6c415d09a298c80c1128e103b">   88</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code" href="union_m_o_d_e___r_e_g.html#ad53c4bf6c415d09a298c80c1128e103b">all</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="union_m_o_d_e___r_e_g.html#a8fbb6e6d95ca04b4ffbaedea58748d51">   89</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_m_o_d_e___b_i_t_s.html">MODE_BITS</a>      <a class="code" href="union_m_o_d_e___r_e_g.html#a8fbb6e6d95ca04b4ffbaedea58748d51">bit</a>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Channel CONTROL register bit definitions:</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html">   94</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html">CONTROL_BITS</a> {        <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a8fd0261bf7cbaa8868eb130e206df83b">   95</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a8fd0261bf7cbaa8868eb130e206df83b">RUN</a>:1;             <span class="comment">// 0      Run Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a04e08d927d287591e4fdbaa7c9cabea5">   96</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a04e08d927d287591e4fdbaa7c9cabea5">HALT</a>:1;            <span class="comment">// 1      Halt Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a232addc775ce2568a103343e9ab07b83">   97</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a232addc775ce2568a103343e9ab07b83">SOFTRESET</a>:1;       <span class="comment">// 2      Soft Reset Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#ae6ab28ce5ac03c8bdaa671c8bc68817a">   98</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#ae6ab28ce5ac03c8bdaa671c8bc68817a">PERINTFRC</a>:1;       <span class="comment">// 3      Interrupt Force Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a2f132e2f45e5fdf79b1505d4896fff3d">   99</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a2f132e2f45e5fdf79b1505d4896fff3d">PERINTCLR</a>:1;       <span class="comment">// 4      Interrupt Clear Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a017644d8b8069e8127eb8a42734f2e0e">  100</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a017644d8b8069e8127eb8a42734f2e0e">SYNCFRC</a>:1;         <span class="comment">// 5      Sync Force Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a06cacfc5a466bd0e8ee54159380bc6f9">  101</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a06cacfc5a466bd0e8ee54159380bc6f9">SYNCCLR</a>:1;         <span class="comment">// 6      Sync Clear Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a61bc381fc16d75c3bd8b387caa4de9d7">  102</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a61bc381fc16d75c3bd8b387caa4de9d7">ERRCLR</a>:1;          <span class="comment">// 7      Error Clear Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a3fa84859b105247bc2777ee5915ca59c">  103</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a3fa84859b105247bc2777ee5915ca59c">PERINTFLG</a>:1;       <span class="comment">// 8      Interrupt Flag Bit (R):</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                             <span class="comment">//        0     no interrupt pending</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                             <span class="comment">//        1     interrupt pending</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a92d47aeb57b40a06b0a9e9e41b5de187">  106</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a92d47aeb57b40a06b0a9e9e41b5de187">SYNCFLG</a>:1;         <span class="comment">// 9      Sync Flag Bit (R):</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                             <span class="comment">//        0     no sync pending</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                             <span class="comment">//        1     sync pending</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a431e3e190c5177551737af38dbd78e19">  109</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a431e3e190c5177551737af38dbd78e19">SYNCERR</a>:1;         <span class="comment">// 10     Sync Error Flag Bit (R):</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                             <span class="comment">//        0     no sync error</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                             <span class="comment">//        1     sync error detected</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a6ae7d9631f3c049dc7f3b748cb536c8c">  112</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a6ae7d9631f3c049dc7f3b748cb536c8c">TRANSFERSTS</a>:1;     <span class="comment">// 11     Transfer Status Bit (R):</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                             <span class="comment">//        0     no transfer in progress or pending</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                             <span class="comment">//        1     transfer in progress or pending</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a08336233acb06d68b8df1bf6806674b2">  115</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a08336233acb06d68b8df1bf6806674b2">BURSTSTS</a>:1;        <span class="comment">// 12     Burst Status Bit (R):</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                             <span class="comment">//        0     no burst in progress or pending</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                             <span class="comment">//        1     burst in progress or pending</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a071ccb135e27871a4d36b119a294e72e">  118</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a071ccb135e27871a4d36b119a294e72e">RUNSTS</a>:1;          <span class="comment">// 13     Run Status Bit (R):</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                             <span class="comment">//        0     channel not running or halted</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                             <span class="comment">//        1     channel running</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a0b38edc894c0ae42fd91fdd22963a838">  121</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a0b38edc894c0ae42fd91fdd22963a838">OVRFLG</a>:1;          <span class="comment">// 14     Overflow Flag Bit(R)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                             <span class="comment">//        0     no overflow event</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                             <span class="comment">//        1     overflow event</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#ae30c3a11c00edef247751b3c6dff806d">  124</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html#ae30c3a11c00edef247751b3c6dff806d">rsvd1</a>:1;           <span class="comment">// 15     (R=0)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;};</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___r_e_g.html">  127</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_c_o_n_t_r_o_l___r_e_g.html">CONTROL_REG</a> {</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___r_e_g.html#a60cc3ce040872f9bfafc6dbbf28ac659">  128</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                 <a class="code" href="union_c_o_n_t_r_o_l___r_e_g.html#a60cc3ce040872f9bfafc6dbbf28ac659">all</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___r_e_g.html#aafa5802bf993fd920b5c1582572b8570">  129</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_o_n_t_r_o_l___b_i_t_s.html">CONTROL_BITS</a>    <a class="code" href="union_c_o_n_t_r_o_l___r_e_g.html#aafa5802bf993fd920b5c1582572b8570">bit</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;};</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// DMACTRL register bit definitions:</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct_d_m_a_c_t_r_l___b_i_t_s.html">  134</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_d_m_a_c_t_r_l___b_i_t_s.html">DMACTRL_BITS</a> {        <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct_d_m_a_c_t_r_l___b_i_t_s.html#a7c15255eafeb9ba2b64d61ce181e63b1">  135</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_m_a_c_t_r_l___b_i_t_s.html#a7c15255eafeb9ba2b64d61ce181e63b1">HARDRESET</a>:1;       <span class="comment">// 0      Hard Reset Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_d_m_a_c_t_r_l___b_i_t_s.html#a797c9c9861146e7939354143c47cd215">  136</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_m_a_c_t_r_l___b_i_t_s.html#a797c9c9861146e7939354143c47cd215">PRIORITYRESET</a>:1;   <span class="comment">// 1      Priority Reset Bit (R=0/W=1)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_d_m_a_c_t_r_l___b_i_t_s.html#aa60ac0792a323bcdc65def49a829d9a7">  137</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_m_a_c_t_r_l___b_i_t_s.html#aa60ac0792a323bcdc65def49a829d9a7">rsvd1</a>:14;          <span class="comment">// 15:2   (R=0:0)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;};</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="union_d_m_a_c_t_r_l___r_e_g.html">  140</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_d_m_a_c_t_r_l___r_e_g.html">DMACTRL_REG</a> {</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="union_d_m_a_c_t_r_l___r_e_g.html#a3300c859a8d946639277f8b607cd3a2c">  141</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                 <a class="code" href="union_d_m_a_c_t_r_l___r_e_g.html#a3300c859a8d946639277f8b607cd3a2c">all</a>;</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="union_d_m_a_c_t_r_l___r_e_g.html#af21b843f7a5818185c5035b667677443">  142</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_d_m_a_c_t_r_l___b_i_t_s.html">DMACTRL_BITS</a>    <a class="code" href="union_d_m_a_c_t_r_l___r_e_g.html#af21b843f7a5818185c5035b667677443">bit</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;};</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// DEBUGCTRL register bit definitions:</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html">  147</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html">DEBUGCTRL_BITS</a> {      <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html#af0b9a66536ae7001b42675c9a46de259">  148</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html#af0b9a66536ae7001b42675c9a46de259">rsvd1</a>:15;          <span class="comment">// 14:0   (R=0:0)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html#a161e78dce5191b26d23b974c6a09c3c5">  149</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html#a161e78dce5191b26d23b974c6a09c3c5">FREE</a>:1;            <span class="comment">// 15     Debug Mode Bit (R/W):</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                             <span class="comment">//        0     halt after current read-write operation</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                             <span class="comment">//        1     continue running</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;};</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="union_d_e_b_u_g_c_t_r_l___r_e_g.html">  154</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_d_e_b_u_g_c_t_r_l___r_e_g.html">DEBUGCTRL_REG</a> {</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="union_d_e_b_u_g_c_t_r_l___r_e_g.html#a673f7b198dcd7652e17b974f9df986c6">  155</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                 <a class="code" href="union_d_e_b_u_g_c_t_r_l___r_e_g.html#a673f7b198dcd7652e17b974f9df986c6">all</a>;</div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="union_d_e_b_u_g_c_t_r_l___r_e_g.html#a76ce998e07256d45bb49bf1b2ad9646d">  156</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html">DEBUGCTRL_BITS</a>  <a class="code" href="union_d_e_b_u_g_c_t_r_l___r_e_g.html#a76ce998e07256d45bb49bf1b2ad9646d">bit</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;};</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// PRIORITYCTRL1 register bit definitions:</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html">  162</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html">PRIORITYCTRL1_BITS</a> {  <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html#aa8454c99ab7bf8322b26c5d0e09e45dc">  163</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html#aa8454c99ab7bf8322b26c5d0e09e45dc">CH1PRIORITY</a>:1;     <span class="comment">// 0      Ch1 Priority Bit (R/W):</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                             <span class="comment">//        0     same priority as all other channels</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                             <span class="comment">//        1     highest priority channel</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html#a03c77efef280f7fd3c2538a8c823d3f1">  166</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html#a03c77efef280f7fd3c2538a8c823d3f1">rsvd1</a>:15;          <span class="comment">// 15:1   (R=0:0)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;};</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html">  169</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html">PRIORITYCTRL1_REG</a> {</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html#a3a960909431b57184e73e4704aee90c4">  170</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html#a3a960909431b57184e73e4704aee90c4">all</a>;</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html#aefd58a64e6f30371404d82a13bbfc2b1">  171</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html">PRIORITYCTRL1_BITS</a>  <a class="code" href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html#aefd58a64e6f30371404d82a13bbfc2b1">bit</a>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;};</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// PRIORITYSTAT register bit definitions:</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html">  177</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html">PRIORITYSTAT_BITS</a> {    <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#a5b77eb764296a5868860cf56abad385b">  178</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#a5b77eb764296a5868860cf56abad385b">ACTIVESTS</a>:3;        <span class="comment">// 2:0    Active Channel Status Bits (R):</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                              <span class="comment">//        0,0,0  no channel active</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                              <span class="comment">//        0,0,1  Ch1 channel active</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                              <span class="comment">//        0,1,0  Ch2 channel active</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                              <span class="comment">//        0,1,1  Ch3 channel active</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                              <span class="comment">//        1,0,0  Ch4 channel active</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                              <span class="comment">//        1,0,1  Ch5 channel active</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                              <span class="comment">//        1,1,0  Ch6 channel active</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#abb7ee42a5d4bc116e38e2e9239883544">  186</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#abb7ee42a5d4bc116e38e2e9239883544">rsvd1</a>:1;            <span class="comment">// 3      (R=0)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#a355ac0403713b64a0b7409632cad6f68">  187</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#a355ac0403713b64a0b7409632cad6f68">ACTIVESTS_SHADOW</a>:3; <span class="comment">// 6:4    Active Channel Status Shadow Bits (R):</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                              <span class="comment">//        0,0,0  no channel active and interrupted by Ch1</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                              <span class="comment">//        0,0,1  cannot occur</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                              <span class="comment">//        0,1,0  Ch2 was active and interrupted by Ch1</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                              <span class="comment">//        0,1,1  Ch3 was active and interrupted by Ch1</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                              <span class="comment">//        1,0,0  Ch4 was active and interrupted by Ch1</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                              <span class="comment">//        1,0,1  Ch5 was active and interrupted by Ch1</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                              <span class="comment">//        1,1,0  Ch6 was active and interrupted by Ch1</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#aa51c7c4762b156c32286ccfd575e9b68">  195</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#aa51c7c4762b156c32286ccfd575e9b68">rsvd2</a>:9;            <span class="comment">// 15:7   (R=0:0)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;};</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html">  198</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html">PRIORITYSTAT_REG</a> {</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html#a962011f81d259d1a301ec59efced9a3e">  199</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html#a962011f81d259d1a301ec59efced9a3e">all</a>;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html#af70e27b64ceb8473cfe9e47e0e172b45">  200</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html">PRIORITYSTAT_BITS</a>   <a class="code" href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html#af70e27b64ceb8473cfe9e47e0e172b45">bit</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;};</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// Burst Size</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html">  204</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html">BURST_SIZE_BITS</a> {  <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html#a6c45136e9e2cf47454aca2f86f69a290">  205</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html#a6c45136e9e2cf47454aca2f86f69a290">BURSTSIZE</a>:5;    <span class="comment">// 4:0   Burst transfer size</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html#aa246f403843691d354eb6839f5e12dbc">  206</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html#aa246f403843691d354eb6839f5e12dbc">rsvd1</a>:11;       <span class="comment">// 15:5  reserved</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;};</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="union_b_u_r_s_t___s_i_z_e___r_e_g.html">  209</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_b_u_r_s_t___s_i_z_e___r_e_g.html">BURST_SIZE_REG</a> {</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="union_b_u_r_s_t___s_i_z_e___r_e_g.html#a6b3f6ea893174c84c01b04a8d67b987d">  210</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="union_b_u_r_s_t___s_i_z_e___r_e_g.html#a6b3f6ea893174c84c01b04a8d67b987d">all</a>;</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="union_b_u_r_s_t___s_i_z_e___r_e_g.html#a1c5ea2df20b855abba5769efbdd3d0dc">  211</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html">BURST_SIZE_BITS</a>  <a class="code" href="union_b_u_r_s_t___s_i_z_e___r_e_g.html#a1c5ea2df20b855abba5769efbdd3d0dc">bit</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;};</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// Burst Count</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html">  215</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html">BURST_COUNT_BITS</a> { <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html#a5e7355b1db52fbf5bcb9daaaf5d1446c">  216</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html#a5e7355b1db52fbf5bcb9daaaf5d1446c">BURSTCOUNT</a>:5;   <span class="comment">// 4:0   Burst transfer size</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html#ae9c02ec4a830e742326b8a60c99f5740">  217</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html#ae9c02ec4a830e742326b8a60c99f5740">rsvd1</a>:11;       <span class="comment">// 15:5  reserved</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;};</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html">  220</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html">BURST_COUNT_REG</a> {</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html#a0c306ba964b87451a151b3d39b1c41b2">  221</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                   <a class="code" href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html#a0c306ba964b87451a151b3d39b1c41b2">all</a>;</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html#abe74397af393c9ec02109b04a8039daa">  222</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html">BURST_COUNT_BITS</a>  <a class="code" href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html#abe74397af393c9ec02109b04a8039daa">bit</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;};</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// DMA Channel Registers:</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html">  229</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_c_h___r_e_g_s.html">CH_REGS</a> {</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a85b80b0daedc0839735b25a0f44bd415">  230</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_m_o_d_e___r_e_g.html">MODE_REG</a>            <a class="code" href="struct_c_h___r_e_g_s.html#a85b80b0daedc0839735b25a0f44bd415">MODE</a>;                 <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a9d4a092302fe85a24ae87f1b2d172766">  231</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_c_o_n_t_r_o_l___r_e_g.html">CONTROL_REG</a>         <a class="code" href="struct_c_h___r_e_g_s.html#a9d4a092302fe85a24ae87f1b2d172766">CONTROL</a>;              <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a3ac1f9e1edf58bc3701f8caad47c4b52">  233</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_b_u_r_s_t___s_i_z_e___r_e_g.html">BURST_SIZE_REG</a>      <a class="code" href="struct_c_h___r_e_g_s.html#a3ac1f9e1edf58bc3701f8caad47c4b52">BURST_SIZE</a>;           <span class="comment">// Burst Size Register</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#ad12e5e7af49db054eaae0252506d589b">  234</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html">BURST_COUNT_REG</a>     <a class="code" href="struct_c_h___r_e_g_s.html#ad12e5e7af49db054eaae0252506d589b">BURST_COUNT</a>;          <span class="comment">// Burst Count Register</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a8e981e895ab2734245a69a0d2c86091e">  235</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a74c874318b0a5111bb5c5119fa8c71b5">int16</a>                      <a class="code" href="struct_c_h___r_e_g_s.html#a8e981e895ab2734245a69a0d2c86091e">SRC_BURST_STEP</a>;       <span class="comment">// Source Burst Step Register</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a8378aeaf19a7053227c74dadf80a3309">  236</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a74c874318b0a5111bb5c5119fa8c71b5">int16</a>                      <a class="code" href="struct_c_h___r_e_g_s.html#a8378aeaf19a7053227c74dadf80a3309">DST_BURST_STEP</a>;       <span class="comment">// Destination Burst Step Register</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#af98f798dbc69de38d844be4c7ce824d9">  238</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#af98f798dbc69de38d844be4c7ce824d9">TRANSFER_SIZE</a>;        <span class="comment">// Transfer Size Register</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#ae29bd6656de24b37227deab48f2e246d">  239</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#ae29bd6656de24b37227deab48f2e246d">TRANSFER_COUNT</a>;       <span class="comment">// Transfer Count Register</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#ad1cf8bc8f0f6a31a887d664840427d27">  240</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a74c874318b0a5111bb5c5119fa8c71b5">int16</a>                      <a class="code" href="struct_c_h___r_e_g_s.html#ad1cf8bc8f0f6a31a887d664840427d27">SRC_TRANSFER_STEP</a>;    <span class="comment">// Source Transfer Step Register</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a02b813b4d8dd6245b6b9813a57fde0d9">  241</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a74c874318b0a5111bb5c5119fa8c71b5">int16</a>                      <a class="code" href="struct_c_h___r_e_g_s.html#a02b813b4d8dd6245b6b9813a57fde0d9">DST_TRANSFER_STEP</a>;    <span class="comment">// Destination Transfer Step Register</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a99fa85d8cb00197e05ab2b27161a8ba1">  243</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#a99fa85d8cb00197e05ab2b27161a8ba1">SRC_WRAP_SIZE</a>;        <span class="comment">// Source Wrap Size Register</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a0043724d119d494a1dfccd75a57dec56">  244</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#a0043724d119d494a1dfccd75a57dec56">SRC_WRAP_COUNT</a>;       <span class="comment">// Source Wrap Count Register</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a7df55f552fc8d302646eb6c6a05951f0">  245</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a74c874318b0a5111bb5c5119fa8c71b5">int16</a>                      <a class="code" href="struct_c_h___r_e_g_s.html#a7df55f552fc8d302646eb6c6a05951f0">SRC_WRAP_STEP</a>;        <span class="comment">// Source Wrap Step Register</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a92e5b42f625356f5692edb930122d31e">  247</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#a92e5b42f625356f5692edb930122d31e">DST_WRAP_SIZE</a>;        <span class="comment">// Destination Wrap Size Register</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#aefde2410b7021f84e06c3485e5d9c675">  248</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#aefde2410b7021f84e06c3485e5d9c675">DST_WRAP_COUNT</a>;       <span class="comment">// Destination Wrap Count Register</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#aed88ba2d3531c40881856b2ec2763e06">  249</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a74c874318b0a5111bb5c5119fa8c71b5">int16</a>                      <a class="code" href="struct_c_h___r_e_g_s.html#aed88ba2d3531c40881856b2ec2763e06">DST_WRAP_STEP</a>;        <span class="comment">// Destination Wrap Step Register</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a13d0d1bcf37ab3753fa996b4afb2f655">  251</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#a13d0d1bcf37ab3753fa996b4afb2f655">SRC_BEG_ADDR_SHADOW</a>;  <span class="comment">// Source Begin Address Shadow Register</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#accd037b40a9c914cb26de898e3d37436">  252</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#accd037b40a9c914cb26de898e3d37436">SRC_ADDR_SHADOW</a>;      <span class="comment">// Source Address Shadow Register</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a21bc90d95307e6cd91756043d24d9c04">  253</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#a21bc90d95307e6cd91756043d24d9c04">SRC_BEG_ADDR_ACTIVE</a>;  <span class="comment">// Source Begin Address Active Register</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#aaacddf85aeccf36e1001ebb92e60d402">  254</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#aaacddf85aeccf36e1001ebb92e60d402">SRC_ADDR_ACTIVE</a>;      <span class="comment">// Source Address Active Register</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a8cf5f6fc351f6f592ab76361a5ba352f">  256</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#a8cf5f6fc351f6f592ab76361a5ba352f">DST_BEG_ADDR_SHADOW</a>;  <span class="comment">// Destination Begin Address Shadow Register</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a1c07b8a6f20f33ac7c23f6f5a1022090">  257</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#a1c07b8a6f20f33ac7c23f6f5a1022090">DST_ADDR_SHADOW</a>;      <span class="comment">// Destination Address Shadow Register</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#a1386af701df49142e6efa49ff5f8266e">  258</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#a1386af701df49142e6efa49ff5f8266e">DST_BEG_ADDR_ACTIVE</a>;  <span class="comment">// Destination Begin Address Active Register</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_c_h___r_e_g_s.html#ab132bdbcad9c625a9dfe164ff0d7e711">  259</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                     <a class="code" href="struct_c_h___r_e_g_s.html#ab132bdbcad9c625a9dfe164ff0d7e711">DST_ADDR_ACTIVE</a>;      <span class="comment">// Destination Address Active Register</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;};</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//----------------------------------------------------</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// DMA Registers:</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html">  264</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_d_m_a___r_e_g_s.html">DMA_REGS</a> {</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a9823fc4d7b594208d8e216eb19ed649c">  265</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_d_m_a_c_t_r_l___r_e_g.html">DMACTRL_REG</a>         <a class="code" href="struct_d_m_a___r_e_g_s.html#a9823fc4d7b594208d8e216eb19ed649c">DMACTRL</a>;              <span class="comment">// DMA Control Register</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a2409ad5399be6b14c47b1340b6eaa70f">  266</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_d_e_b_u_g_c_t_r_l___r_e_g.html">DEBUGCTRL_REG</a>       <a class="code" href="struct_d_m_a___r_e_g_s.html#a2409ad5399be6b14c47b1340b6eaa70f">DEBUGCTRL</a>;            <span class="comment">// Debug Control Register</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a7913eb95a505bf1607f3f9ddd14ba088">  267</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_d_m_a___r_e_g_s.html#a7913eb95a505bf1607f3f9ddd14ba088">rsvd0</a>;                <span class="comment">// reserved</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a6d1bb8f80e16e2e1ba7446ea44a39de6">  268</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_d_m_a___r_e_g_s.html#a6d1bb8f80e16e2e1ba7446ea44a39de6">rsvd1</a>;                <span class="comment">//</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a37206198761d986d0dd1a9588b54894f">  269</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html">PRIORITYCTRL1_REG</a>   <a class="code" href="struct_d_m_a___r_e_g_s.html#a37206198761d986d0dd1a9588b54894f">PRIORITYCTRL1</a>;        <span class="comment">// Priority Control 1 Register</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#af11472d9ce8b6e37382b1dc5c0d28b22">  270</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_d_m_a___r_e_g_s.html#af11472d9ce8b6e37382b1dc5c0d28b22">rsvd2</a>;                <span class="comment">//</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#acf8c2a2efed271a318f499d5788653f5">  271</a></span>&#160;   <span class="keyword">union  </span><a class="code" href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html">PRIORITYSTAT_REG</a>    <a class="code" href="struct_d_m_a___r_e_g_s.html#acf8c2a2efed271a318f499d5788653f5">PRIORITYSTAT</a>;         <span class="comment">// Priority Status Register</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a564f87c05e41d51e2d68aebf687e33c3">  272</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="struct_d_m_a___r_e_g_s.html#a564f87c05e41d51e2d68aebf687e33c3">rsvd3</a>[25];            <span class="comment">//</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a9b1f91c6edc89261a17b152d016c4eef">  273</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_h___r_e_g_s.html">CH_REGS</a>             <a class="code" href="struct_d_m_a___r_e_g_s.html#a9b1f91c6edc89261a17b152d016c4eef">CH1</a>;                  <span class="comment">// DMA Channel 1 Registers</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a4977685583de6b6df46f4c6a79f534e5">  274</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_h___r_e_g_s.html">CH_REGS</a>             <a class="code" href="struct_d_m_a___r_e_g_s.html#a4977685583de6b6df46f4c6a79f534e5">CH2</a>;                  <span class="comment">// DMA Channel 2 Registers</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a3a41df23bd86562c20efe2e44f51f828">  275</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_h___r_e_g_s.html">CH_REGS</a>             <a class="code" href="struct_d_m_a___r_e_g_s.html#a3a41df23bd86562c20efe2e44f51f828">CH3</a>;                  <span class="comment">// DMA Channel 3 Registers</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a8835bb9e0185cd821eedb17e36a27e0a">  276</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_h___r_e_g_s.html">CH_REGS</a>             <a class="code" href="struct_d_m_a___r_e_g_s.html#a8835bb9e0185cd821eedb17e36a27e0a">CH4</a>;                  <span class="comment">// DMA Channel 4 Registers</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#ab036e997a1f2d95a58d567b36824eb1c">  277</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_h___r_e_g_s.html">CH_REGS</a>             <a class="code" href="struct_d_m_a___r_e_g_s.html#ab036e997a1f2d95a58d567b36824eb1c">CH5</a>;                  <span class="comment">// DMA Channel 5 Registers</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_d_m_a___r_e_g_s.html#a72dbb6a73cf9543c2d4fdf3f270eee4f">  278</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_c_h___r_e_g_s.html">CH_REGS</a>             <a class="code" href="struct_d_m_a___r_e_g_s.html#a72dbb6a73cf9543c2d4fdf3f270eee4f">CH6</a>;                  <span class="comment">// DMA Channel 6 Registers</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;};</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// External References &amp; Function Declarations:</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a___r_e_g_s.html">DMA_REGS</a> <a class="code" href="_d_s_p2833x___d_m_a_8h.html#ada72bc3a60f0bb75867fef3ed0bd6897">DmaRegs</a>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#endif  // end of DSP2833x_DMA_H definition</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// End of file.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___r_e_g_html_aafa5802bf993fd920b5c1582572b8570"><div class="ttname"><a href="union_c_o_n_t_r_o_l___r_e_g.html#aafa5802bf993fd920b5c1582572b8570">CONTROL_REG::bit</a></div><div class="ttdeci">struct CONTROL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:129</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a72dbb6a73cf9543c2d4fdf3f270eee4f"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a72dbb6a73cf9543c2d4fdf3f270eee4f">DMA_REGS::CH6</a></div><div class="ttdeci">struct CH_REGS CH6</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:278</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a3ac1f9e1edf58bc3701f8caad47c4b52"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a3ac1f9e1edf58bc3701f8caad47c4b52">CH_REGS::BURST_SIZE</a></div><div class="ttdeci">union BURST_SIZE_REG BURST_SIZE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:233</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_a1e1aa05a37e3ebffbea926fb08af1f98"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#a1e1aa05a37e3ebffbea926fb08af1f98">MODE_BITS::PERINTE</a></div><div class="ttdeci">Uint16 PERINTE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:61</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___r_e_g_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___r_e_g.html">CONTROL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:127</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_a4ea2b332f7de983c1c5d1fcad04b0156"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#a4ea2b332f7de983c1c5d1fcad04b0156">MODE_BITS::SYNCE</a></div><div class="ttdeci">Uint16 SYNCE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:73</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a4977685583de6b6df46f4c6a79f534e5"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a4977685583de6b6df46f4c6a79f534e5">DMA_REGS::CH2</a></div><div class="ttdeci">struct CH_REGS CH2</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:274</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_a81d3846d28438e68b6af7324d4cceeec"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#a81d3846d28438e68b6af7324d4cceeec">MODE_BITS::OVRINTE</a></div><div class="ttdeci">Uint16 OVRINTE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:58</div></div>
<div class="ttc" id="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s_html_abb7ee42a5d4bc116e38e2e9239883544"><div class="ttname"><a href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#abb7ee42a5d4bc116e38e2e9239883544">PRIORITYSTAT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:186</div></div>
<div class="ttc" id="union_b_u_r_s_t___s_i_z_e___r_e_g_html_a1c5ea2df20b855abba5769efbdd3d0dc"><div class="ttname"><a href="union_b_u_r_s_t___s_i_z_e___r_e_g.html#a1c5ea2df20b855abba5769efbdd3d0dc">BURST_SIZE_REG::bit</a></div><div class="ttdeci">struct BURST_SIZE_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:211</div></div>
<div class="ttc" id="union_d_e_b_u_g_c_t_r_l___r_e_g_html_a673f7b198dcd7652e17b974f9df986c6"><div class="ttname"><a href="union_d_e_b_u_g_c_t_r_l___r_e_g.html#a673f7b198dcd7652e17b974f9df986c6">DEBUGCTRL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:155</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a06cacfc5a466bd0e8ee54159380bc6f9"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a06cacfc5a466bd0e8ee54159380bc6f9">CONTROL_BITS::SYNCCLR</a></div><div class="ttdeci">Uint16 SYNCCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:101</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a21bc90d95307e6cd91756043d24d9c04"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a21bc90d95307e6cd91756043d24d9c04">CH_REGS::SRC_BEG_ADDR_ACTIVE</a></div><div class="ttdeci">Uint32 SRC_BEG_ADDR_ACTIVE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:253</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_a9d092ae26275958355923efdc23a7b1b"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#a9d092ae26275958355923efdc23a7b1b">MODE_BITS::CHINTMODE</a></div><div class="ttdeci">Uint16 CHINTMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:64</div></div>
<div class="ttc" id="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g_html_aefd58a64e6f30371404d82a13bbfc2b1"><div class="ttname"><a href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html#aefd58a64e6f30371404d82a13bbfc2b1">PRIORITYCTRL1_REG::bit</a></div><div class="ttdeci">struct PRIORITYCTRL1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:171</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a7df55f552fc8d302646eb6c6a05951f0"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a7df55f552fc8d302646eb6c6a05951f0">CH_REGS::SRC_WRAP_STEP</a></div><div class="ttdeci">int16 SRC_WRAP_STEP</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:245</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a6ae7d9631f3c049dc7f3b748cb536c8c"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a6ae7d9631f3c049dc7f3b748cb536c8c">CONTROL_BITS::TRANSFERSTS</a></div><div class="ttdeci">Uint16 TRANSFERSTS</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:112</div></div>
<div class="ttc" id="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s_html_aa51c7c4762b156c32286ccfd575e9b68"><div class="ttname"><a href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#aa51c7c4762b156c32286ccfd575e9b68">PRIORITYSTAT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:195</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_ab036e997a1f2d95a58d567b36824eb1c"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#ab036e997a1f2d95a58d567b36824eb1c">DMA_REGS::CH5</a></div><div class="ttdeci">struct CH_REGS CH5</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:277</div></div>
<div class="ttc" id="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s_html_a5b77eb764296a5868860cf56abad385b"><div class="ttname"><a href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#a5b77eb764296a5868860cf56abad385b">PRIORITYSTAT_BITS::ACTIVESTS</a></div><div class="ttdeci">Uint16 ACTIVESTS</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:178</div></div>
<div class="ttc" id="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s_html_a03c77efef280f7fd3c2538a8c823d3f1"><div class="ttname"><a href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html#a03c77efef280f7fd3c2538a8c823d3f1">PRIORITYCTRL1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:166</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a92d47aeb57b40a06b0a9e9e41b5de187"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a92d47aeb57b40a06b0a9e9e41b5de187">CONTROL_BITS::SYNCFLG</a></div><div class="ttdeci">Uint16 SYNCFLG</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:106</div></div>
<div class="ttc" id="union_d_m_a_c_t_r_l___r_e_g_html_a3300c859a8d946639277f8b607cd3a2c"><div class="ttname"><a href="union_d_m_a_c_t_r_l___r_e_g.html#a3300c859a8d946639277f8b607cd3a2c">DMACTRL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:141</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html">MODE_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:24</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a2409ad5399be6b14c47b1340b6eaa70f"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a2409ad5399be6b14c47b1340b6eaa70f">DMA_REGS::DEBUGCTRL</a></div><div class="ttdeci">union DEBUGCTRL_REG DEBUGCTRL</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:266</div></div>
<div class="ttc" id="union_d_e_b_u_g_c_t_r_l___r_e_g_html_a76ce998e07256d45bb49bf1b2ad9646d"><div class="ttname"><a href="union_d_e_b_u_g_c_t_r_l___r_e_g.html#a76ce998e07256d45bb49bf1b2ad9646d">DEBUGCTRL_REG::bit</a></div><div class="ttdeci">struct DEBUGCTRL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:156</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a9d4a092302fe85a24ae87f1b2d172766"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a9d4a092302fe85a24ae87f1b2d172766">CH_REGS::CONTROL</a></div><div class="ttdeci">union CONTROL_REG CONTROL</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:231</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_ae6ab28ce5ac03c8bdaa671c8bc68817a"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#ae6ab28ce5ac03c8bdaa671c8bc68817a">CONTROL_BITS::PERINTFRC</a></div><div class="ttdeci">Uint16 PERINTFRC</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:98</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_ac9ff3bc05bd18847d98014a5281d400d"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#ac9ff3bc05bd18847d98014a5281d400d">MODE_BITS::CONTINUOUS</a></div><div class="ttdeci">Uint16 CONTINUOUS</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:70</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a74c874318b0a5111bb5c5119fa8c71b5"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a74c874318b0a5111bb5c5119fa8c71b5">int16</a></div><div class="ttdeci">int int16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:91</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_a2a5d251ddb86a48bb831bc33497c3378"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#a2a5d251ddb86a48bb831bc33497c3378">MODE_BITS::PERINTSEL</a></div><div class="ttdeci">Uint16 PERINTSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:25</div></div>
<div class="ttc" id="struct_d_m_a_c_t_r_l___b_i_t_s_html_a797c9c9861146e7939354143c47cd215"><div class="ttname"><a href="struct_d_m_a_c_t_r_l___b_i_t_s.html#a797c9c9861146e7939354143c47cd215">DMACTRL_BITS::PRIORITYRESET</a></div><div class="ttdeci">Uint16 PRIORITYRESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:136</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_aaacddf85aeccf36e1001ebb92e60d402"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#aaacddf85aeccf36e1001ebb92e60d402">CH_REGS::SRC_ADDR_ACTIVE</a></div><div class="ttdeci">Uint32 SRC_ADDR_ACTIVE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:254</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_ae30c3a11c00edef247751b3c6dff806d"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#ae30c3a11c00edef247751b3c6dff806d">CONTROL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:124</div></div>
<div class="ttc" id="union_d_m_a_c_t_r_l___r_e_g_html_af21b843f7a5818185c5035b667677443"><div class="ttname"><a href="union_d_m_a_c_t_r_l___r_e_g.html#af21b843f7a5818185c5035b667677443">DMACTRL_REG::bit</a></div><div class="ttdeci">struct DMACTRL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:142</div></div>
<div class="ttc" id="struct_d_m_a_c_t_r_l___b_i_t_s_html_aa60ac0792a323bcdc65def49a829d9a7"><div class="ttname"><a href="struct_d_m_a_c_t_r_l___b_i_t_s.html#aa60ac0792a323bcdc65def49a829d9a7">DMACTRL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:137</div></div>
<div class="ttc" id="union_b_u_r_s_t___c_o_u_n_t___r_e_g_html"><div class="ttname"><a href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html">BURST_COUNT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:220</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_aba99025e657f892beb7ff31cecf64653"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a></div><div class="ttdeci">unsigned long Uint32</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:96</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a0043724d119d494a1dfccd75a57dec56"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a0043724d119d494a1dfccd75a57dec56">CH_REGS::SRC_WRAP_COUNT</a></div><div class="ttdeci">Uint16 SRC_WRAP_COUNT</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:244</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a8378aeaf19a7053227c74dadf80a3309"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a8378aeaf19a7053227c74dadf80a3309">CH_REGS::DST_BURST_STEP</a></div><div class="ttdeci">int16 DST_BURST_STEP</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:236</div></div>
<div class="ttc" id="struct_b_u_r_s_t___s_i_z_e___b_i_t_s_html"><div class="ttname"><a href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html">BURST_SIZE_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:204</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html"><div class="ttname"><a href="struct_c_h___r_e_g_s.html">CH_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:229</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_a91928458ccf564bdc6a272a73e8776b9"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#a91928458ccf564bdc6a272a73e8776b9">MODE_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:57</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_acf8c2a2efed271a318f499d5788653f5"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#acf8c2a2efed271a318f499d5788653f5">DMA_REGS::PRIORITYSTAT</a></div><div class="ttdeci">union PRIORITYSTAT_REG PRIORITYSTAT</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:271</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a08336233acb06d68b8df1bf6806674b2"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a08336233acb06d68b8df1bf6806674b2">CONTROL_BITS::BURSTSTS</a></div><div class="ttdeci">Uint16 BURSTSTS</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:115</div></div>
<div class="ttc" id="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s_html"><div class="ttname"><a href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html">PRIORITYSTAT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:177</div></div>
<div class="ttc" id="struct_b_u_r_s_t___s_i_z_e___b_i_t_s_html_a6c45136e9e2cf47454aca2f86f69a290"><div class="ttname"><a href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html#a6c45136e9e2cf47454aca2f86f69a290">BURST_SIZE_BITS::BURSTSIZE</a></div><div class="ttdeci">Uint16 BURSTSIZE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:205</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a017644d8b8069e8127eb8a42734f2e0e"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a017644d8b8069e8127eb8a42734f2e0e">CONTROL_BITS::SYNCFRC</a></div><div class="ttdeci">Uint16 SYNCFRC</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:100</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a2f132e2f45e5fdf79b1505d4896fff3d"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a2f132e2f45e5fdf79b1505d4896fff3d">CONTROL_BITS::PERINTCLR</a></div><div class="ttdeci">Uint16 PERINTCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:99</div></div>
<div class="ttc" id="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g_html_a962011f81d259d1a301ec59efced9a3e"><div class="ttname"><a href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html#a962011f81d259d1a301ec59efced9a3e">PRIORITYSTAT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:199</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a99fa85d8cb00197e05ab2b27161a8ba1"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a99fa85d8cb00197e05ab2b27161a8ba1">CH_REGS::SRC_WRAP_SIZE</a></div><div class="ttdeci">Uint16 SRC_WRAP_SIZE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:243</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a13d0d1bcf37ab3753fa996b4afb2f655"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a13d0d1bcf37ab3753fa996b4afb2f655">CH_REGS::SRC_BEG_ADDR_SHADOW</a></div><div class="ttdeci">Uint32 SRC_BEG_ADDR_SHADOW</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:251</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a8e981e895ab2734245a69a0d2c86091e"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a8e981e895ab2734245a69a0d2c86091e">CH_REGS::SRC_BURST_STEP</a></div><div class="ttdeci">int16 SRC_BURST_STEP</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:235</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_aea13d0e14e93af9c058ff71252b03738"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#aea13d0e14e93af9c058ff71252b03738">MODE_BITS::DATASIZE</a></div><div class="ttdeci">Uint16 DATASIZE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:79</div></div>
<div class="ttc" id="union_m_o_d_e___r_e_g_html_ad53c4bf6c415d09a298c80c1128e103b"><div class="ttname"><a href="union_m_o_d_e___r_e_g.html#ad53c4bf6c415d09a298c80c1128e103b">MODE_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:88</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a564f87c05e41d51e2d68aebf687e33c3"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a564f87c05e41d51e2d68aebf687e33c3">DMA_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3[25]</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:272</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a6d1bb8f80e16e2e1ba7446ea44a39de6"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a6d1bb8f80e16e2e1ba7446ea44a39de6">DMA_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:268</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a8fd0261bf7cbaa8868eb130e206df83b"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a8fd0261bf7cbaa8868eb130e206df83b">CONTROL_BITS::RUN</a></div><div class="ttdeci">Uint16 RUN</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:95</div></div>
<div class="ttc" id="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s_html_a5e7355b1db52fbf5bcb9daaaf5d1446c"><div class="ttname"><a href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html#a5e7355b1db52fbf5bcb9daaaf5d1446c">BURST_COUNT_BITS::BURSTCOUNT</a></div><div class="ttdeci">Uint16 BURSTCOUNT</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:216</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_accd037b40a9c914cb26de898e3d37436"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#accd037b40a9c914cb26de898e3d37436">CH_REGS::SRC_ADDR_SHADOW</a></div><div class="ttdeci">Uint32 SRC_ADDR_SHADOW</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:252</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a04e08d927d287591e4fdbaa7c9cabea5"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a04e08d927d287591e4fdbaa7c9cabea5">CONTROL_BITS::HALT</a></div><div class="ttdeci">Uint16 HALT</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:96</div></div>
<div class="ttc" id="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g_html"><div class="ttname"><a href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html">PRIORITYSTAT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:198</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a232addc775ce2568a103343e9ab07b83"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a232addc775ce2568a103343e9ab07b83">CONTROL_BITS::SOFTRESET</a></div><div class="ttdeci">Uint16 SOFTRESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:97</div></div>
<div class="ttc" id="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s_html_a355ac0403713b64a0b7409632cad6f68"><div class="ttname"><a href="struct_p_r_i_o_r_i_t_y_s_t_a_t___b_i_t_s.html#a355ac0403713b64a0b7409632cad6f68">PRIORITYSTAT_BITS::ACTIVESTS_SHADOW</a></div><div class="ttdeci">Uint16 ACTIVESTS_SHADOW</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:187</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_aed88ba2d3531c40881856b2ec2763e06"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#aed88ba2d3531c40881856b2ec2763e06">CH_REGS::DST_WRAP_STEP</a></div><div class="ttdeci">int16 DST_WRAP_STEP</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:249</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_ad1cf8bc8f0f6a31a887d664840427d27"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#ad1cf8bc8f0f6a31a887d664840427d27">CH_REGS::SRC_TRANSFER_STEP</a></div><div class="ttdeci">int16 SRC_TRANSFER_STEP</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:240</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_ae29bd6656de24b37227deab48f2e246d"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#ae29bd6656de24b37227deab48f2e246d">CH_REGS::TRANSFER_COUNT</a></div><div class="ttdeci">Uint16 TRANSFER_COUNT</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:239</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_af98f798dbc69de38d844be4c7ce824d9"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#af98f798dbc69de38d844be4c7ce824d9">CH_REGS::TRANSFER_SIZE</a></div><div class="ttdeci">Uint16 TRANSFER_SIZE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:238</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_ad12e5e7af49db054eaae0252506d589b"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#ad12e5e7af49db054eaae0252506d589b">CH_REGS::BURST_COUNT</a></div><div class="ttdeci">union BURST_COUNT_REG BURST_COUNT</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:234</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a8835bb9e0185cd821eedb17e36a27e0a"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a8835bb9e0185cd821eedb17e36a27e0a">DMA_REGS::CH4</a></div><div class="ttdeci">struct CH_REGS CH4</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:276</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a071ccb135e27871a4d36b119a294e72e"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a071ccb135e27871a4d36b119a294e72e">CONTROL_BITS::RUNSTS</a></div><div class="ttdeci">Uint16 RUNSTS</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:118</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html">DMA_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:264</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_aea6c50775d74b845ce6d1dd3d1f74d1c"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#aea6c50775d74b845ce6d1dd3d1f74d1c">MODE_BITS::SYNCSEL</a></div><div class="ttdeci">Uint16 SYNCSEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:76</div></div>
<div class="ttc" id="union_b_u_r_s_t___c_o_u_n_t___r_e_g_html_a0c306ba964b87451a151b3d39b1c41b2"><div class="ttname"><a href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html#a0c306ba964b87451a151b3d39b1c41b2">BURST_COUNT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:221</div></div>
<div class="ttc" id="struct_d_e_b_u_g_c_t_r_l___b_i_t_s_html_af0b9a66536ae7001b42675c9a46de259"><div class="ttname"><a href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html#af0b9a66536ae7001b42675c9a46de259">DEBUGCTRL_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:148</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a37206198761d986d0dd1a9588b54894f"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a37206198761d986d0dd1a9588b54894f">DMA_REGS::PRIORITYCTRL1</a></div><div class="ttdeci">union PRIORITYCTRL1_REG PRIORITYCTRL1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:269</div></div>
<div class="ttc" id="struct_d_m_a_c_t_r_l___b_i_t_s_html"><div class="ttname"><a href="struct_d_m_a_c_t_r_l___b_i_t_s.html">DMACTRL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:134</div></div>
<div class="ttc" id="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g_html"><div class="ttname"><a href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html">PRIORITYCTRL1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:169</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a431e3e190c5177551737af38dbd78e19"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a431e3e190c5177551737af38dbd78e19">CONTROL_BITS::SYNCERR</a></div><div class="ttdeci">Uint16 SYNCERR</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:109</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_a6460336e464259594203d8cab94e3857"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#a6460336e464259594203d8cab94e3857">MODE_BITS::CHINTE</a></div><div class="ttdeci">Uint16 CHINTE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:82</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_af11472d9ce8b6e37382b1dc5c0d28b22"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#af11472d9ce8b6e37382b1dc5c0d28b22">DMA_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:270</div></div>
<div class="ttc" id="union_m_o_d_e___r_e_g_html"><div class="ttname"><a href="union_m_o_d_e___r_e_g.html">MODE_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:87</div></div>
<div class="ttc" id="union_b_u_r_s_t___c_o_u_n_t___r_e_g_html_abe74397af393c9ec02109b04a8039daa"><div class="ttname"><a href="union_b_u_r_s_t___c_o_u_n_t___r_e_g.html#abe74397af393c9ec02109b04a8039daa">BURST_COUNT_REG::bit</a></div><div class="ttdeci">struct BURST_COUNT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:222</div></div>
<div class="ttc" id="union_d_m_a_c_t_r_l___r_e_g_html"><div class="ttname"><a href="union_d_m_a_c_t_r_l___r_e_g.html">DMACTRL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:140</div></div>
<div class="ttc" id="union_m_o_d_e___r_e_g_html_a8fbb6e6d95ca04b4ffbaedea58748d51"><div class="ttname"><a href="union_m_o_d_e___r_e_g.html#a8fbb6e6d95ca04b4ffbaedea58748d51">MODE_REG::bit</a></div><div class="ttdeci">struct MODE_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:89</div></div>
<div class="ttc" id="struct_d_e_b_u_g_c_t_r_l___b_i_t_s_html"><div class="ttname"><a href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html">DEBUGCTRL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:147</div></div>
<div class="ttc" id="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s_html"><div class="ttname"><a href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html">BURST_COUNT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:215</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a9b1f91c6edc89261a17b152d016c4eef"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a9b1f91c6edc89261a17b152d016c4eef">DMA_REGS::CH1</a></div><div class="ttdeci">struct CH_REGS CH1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:273</div></div>
<div class="ttc" id="struct_d_e_b_u_g_c_t_r_l___b_i_t_s_html_a161e78dce5191b26d23b974c6a09c3c5"><div class="ttname"><a href="struct_d_e_b_u_g_c_t_r_l___b_i_t_s.html#a161e78dce5191b26d23b974c6a09c3c5">DEBUGCTRL_BITS::FREE</a></div><div class="ttdeci">Uint16 FREE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:149</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a3fa84859b105247bc2777ee5915ca59c"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a3fa84859b105247bc2777ee5915ca59c">CONTROL_BITS::PERINTFLG</a></div><div class="ttdeci">Uint16 PERINTFLG</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:103</div></div>
<div class="ttc" id="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s_html_ae9c02ec4a830e742326b8a60c99f5740"><div class="ttname"><a href="struct_b_u_r_s_t___c_o_u_n_t___b_i_t_s.html#ae9c02ec4a830e742326b8a60c99f5740">BURST_COUNT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:217</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_ab132bdbcad9c625a9dfe164ff0d7e711"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#ab132bdbcad9c625a9dfe164ff0d7e711">CH_REGS::DST_ADDR_ACTIVE</a></div><div class="ttdeci">Uint32 DST_ADDR_ACTIVE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:259</div></div>
<div class="ttc" id="union_b_u_r_s_t___s_i_z_e___r_e_g_html_a6b3f6ea893174c84c01b04a8d67b987d"><div class="ttname"><a href="union_b_u_r_s_t___s_i_z_e___r_e_g.html#a6b3f6ea893174c84c01b04a8d67b987d">BURST_SIZE_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:210</div></div>
<div class="ttc" id="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g_html_a3a960909431b57184e73e4704aee90c4"><div class="ttname"><a href="union_p_r_i_o_r_i_t_y_c_t_r_l1___r_e_g.html#a3a960909431b57184e73e4704aee90c4">PRIORITYCTRL1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:170</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a0b38edc894c0ae42fd91fdd22963a838"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a0b38edc894c0ae42fd91fdd22963a838">CONTROL_BITS::OVRFLG</a></div><div class="ttdeci">Uint16 OVRFLG</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:121</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a7913eb95a505bf1607f3f9ddd14ba088"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a7913eb95a505bf1607f3f9ddd14ba088">DMA_REGS::rsvd0</a></div><div class="ttdeci">Uint16 rsvd0</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:267</div></div>
<div class="ttc" id="struct_m_o_d_e___b_i_t_s_html_a4ede975f0197ce44ead23987dca03f00"><div class="ttname"><a href="struct_m_o_d_e___b_i_t_s.html#a4ede975f0197ce44ead23987dca03f00">MODE_BITS::ONESHOT</a></div><div class="ttdeci">Uint16 ONESHOT</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:67</div></div>
<div class="ttc" id="_d_s_p2833x___d_m_a_8h_html_ada72bc3a60f0bb75867fef3ed0bd6897"><div class="ttname"><a href="_d_s_p2833x___d_m_a_8h.html#ada72bc3a60f0bb75867fef3ed0bd6897">DmaRegs</a></div><div class="ttdeci">volatile struct DMA_REGS DmaRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:93</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a85b80b0daedc0839735b25a0f44bd415"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a85b80b0daedc0839735b25a0f44bd415">CH_REGS::MODE</a></div><div class="ttdeci">union MODE_REG MODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:230</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a3a41df23bd86562c20efe2e44f51f828"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a3a41df23bd86562c20efe2e44f51f828">DMA_REGS::CH3</a></div><div class="ttdeci">struct CH_REGS CH3</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:275</div></div>
<div class="ttc" id="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g_html_af70e27b64ceb8473cfe9e47e0e172b45"><div class="ttname"><a href="union_p_r_i_o_r_i_t_y_s_t_a_t___r_e_g.html#af70e27b64ceb8473cfe9e47e0e172b45">PRIORITYSTAT_REG::bit</a></div><div class="ttdeci">struct PRIORITYSTAT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:200</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a8cf5f6fc351f6f592ab76361a5ba352f"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a8cf5f6fc351f6f592ab76361a5ba352f">CH_REGS::DST_BEG_ADDR_SHADOW</a></div><div class="ttdeci">Uint32 DST_BEG_ADDR_SHADOW</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:256</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___r_e_g_html_a60cc3ce040872f9bfafc6dbbf28ac659"><div class="ttname"><a href="union_c_o_n_t_r_o_l___r_e_g.html#a60cc3ce040872f9bfafc6dbbf28ac659">CONTROL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:128</div></div>
<div class="ttc" id="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s_html_aa8454c99ab7bf8322b26c5d0e09e45dc"><div class="ttname"><a href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html#aa8454c99ab7bf8322b26c5d0e09e45dc">PRIORITYCTRL1_BITS::CH1PRIORITY</a></div><div class="ttdeci">Uint16 CH1PRIORITY</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:163</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_aefde2410b7021f84e06c3485e5d9c675"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#aefde2410b7021f84e06c3485e5d9c675">CH_REGS::DST_WRAP_COUNT</a></div><div class="ttdeci">Uint16 DST_WRAP_COUNT</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:248</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a1c07b8a6f20f33ac7c23f6f5a1022090"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a1c07b8a6f20f33ac7c23f6f5a1022090">CH_REGS::DST_ADDR_SHADOW</a></div><div class="ttdeci">Uint32 DST_ADDR_SHADOW</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:257</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a02b813b4d8dd6245b6b9813a57fde0d9"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a02b813b4d8dd6245b6b9813a57fde0d9">CH_REGS::DST_TRANSFER_STEP</a></div><div class="ttdeci">int16 DST_TRANSFER_STEP</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:241</div></div>
<div class="ttc" id="union_d_e_b_u_g_c_t_r_l___r_e_g_html"><div class="ttname"><a href="union_d_e_b_u_g_c_t_r_l___r_e_g.html">DEBUGCTRL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:154</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a1386af701df49142e6efa49ff5f8266e"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a1386af701df49142e6efa49ff5f8266e">CH_REGS::DST_BEG_ADDR_ACTIVE</a></div><div class="ttdeci">Uint32 DST_BEG_ADDR_ACTIVE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:258</div></div>
<div class="ttc" id="struct_d_m_a_c_t_r_l___b_i_t_s_html_a7c15255eafeb9ba2b64d61ce181e63b1"><div class="ttname"><a href="struct_d_m_a_c_t_r_l___b_i_t_s.html#a7c15255eafeb9ba2b64d61ce181e63b1">DMACTRL_BITS::HARDRESET</a></div><div class="ttdeci">Uint16 HARDRESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:135</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:95</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html_a61bc381fc16d75c3bd8b387caa4de9d7"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html#a61bc381fc16d75c3bd8b387caa4de9d7">CONTROL_BITS::ERRCLR</a></div><div class="ttdeci">Uint16 ERRCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:102</div></div>
<div class="ttc" id="struct_d_m_a___r_e_g_s_html_a9823fc4d7b594208d8e216eb19ed649c"><div class="ttname"><a href="struct_d_m_a___r_e_g_s.html#a9823fc4d7b594208d8e216eb19ed649c">DMA_REGS::DMACTRL</a></div><div class="ttdeci">union DMACTRL_REG DMACTRL</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:265</div></div>
<div class="ttc" id="struct_c_h___r_e_g_s_html_a92e5b42f625356f5692edb930122d31e"><div class="ttname"><a href="struct_c_h___r_e_g_s.html#a92e5b42f625356f5692edb930122d31e">CH_REGS::DST_WRAP_SIZE</a></div><div class="ttdeci">Uint16 DST_WRAP_SIZE</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:247</div></div>
<div class="ttc" id="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s_html"><div class="ttname"><a href="struct_p_r_i_o_r_i_t_y_c_t_r_l1___b_i_t_s.html">PRIORITYCTRL1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:162</div></div>
<div class="ttc" id="struct_b_u_r_s_t___s_i_z_e___b_i_t_s_html_aa246f403843691d354eb6839f5e12dbc"><div class="ttname"><a href="struct_b_u_r_s_t___s_i_z_e___b_i_t_s.html#aa246f403843691d354eb6839f5e12dbc">BURST_SIZE_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:206</div></div>
<div class="ttc" id="struct_c_o_n_t_r_o_l___b_i_t_s_html"><div class="ttname"><a href="struct_c_o_n_t_r_o_l___b_i_t_s.html">CONTROL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:94</div></div>
<div class="ttc" id="union_b_u_r_s_t___s_i_z_e___r_e_g_html"><div class="ttname"><a href="union_b_u_r_s_t___s_i_z_e___r_e_g.html">BURST_SIZE_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_DMA.h:209</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 16 2015 06:32:55 for MSE Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
