<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage_test_main_ex.info - gcc/sel-sched-ir.c - functions</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - sel-sched-ir.c<span style="font-size: 80%;"> (<a href="sel-sched-ir.c.gcov.html">source</a> / functions)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage_test_main_ex.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">1173</td>
            <td class="headerCovTableEntry">2590</td>
            <td class="headerCovTableEntryLo">45.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-04-27 13:46:28</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">171</td>
            <td class="headerCovTableEntry">269</td>
            <td class="headerCovTableEntryLo">63.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
            | Branches:
            <span class="coverLegendCov">+</span> taken
            <span class="coverLegendNoCov">-</span> not taken
            <span class="coverLegendNoCov">#</span> not executed
</td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">503</td>
            <td class="headerCovTableEntry">1872</td>
            <td class="headerCovTableEntryLo">26.9 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <center>
  <table width="60%" cellpadding=1 cellspacing=1 border=0>
    <tr><td><br></td></tr>
    <tr>
      <td width="80%" class="tableHead">Function Name <span class="tableHeadSort"><img src="../glass.png" width=10 height=14 alt="Sort by function name" title="Sort by function name" border=0></span></td>
      <td width="20%" class="tableHead">Hit count <span class="tableHeadSort"><a href="sel-sched-ir.c.func-sort-c.html"><img src="../updown.png" width=10 height=14 alt="Sort by hit count" title="Sort by hit count" border=0></a></span></td>
    </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2081">_Z10av_set_addPP10_list_nodeP5_expr</a></td>
              <td class="coverFnHi">1092</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1888">_Z10clear_exprP5_expr</a></td>
              <td class="coverFnHi">1704</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4488">_Z10get_av_setP8rtx_insn</a></td>
              <td class="coverFnHi">18</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#165">_Z10ilist_copyP10_list_node</a></td>
              <td class="coverFnHi">90</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1860">_Z10merge_exprP5_exprS0_P8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4576">_Z10sel_bb_endP15basic_block_def</a></td>
              <td class="coverFnHi">1164</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1236">_Z10vinsn_copyP9vinsn_defb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2194">_Z11av_set_copyP10_list_node</a></td>
              <td class="coverFnHi">558</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#305">_Z11flist_clearPP10_list_node</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#591">_Z11init_fencesP8rtx_insn</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4546">_Z11sel_bb_headP15basic_block_def</a></td>
              <td class="coverFnHi">4980</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2297">_Z12av_set_clearPP10_list_node</a></td>
              <td class="coverFnHi">1206</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#212">_Z12blist_removePP10_list_node</a></td>
              <td class="coverFnHi">144</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#313">_Z12def_list_addPP10_list_nodeP8rtx_insnj</a></td>
              <td class="coverFnHi">12</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#233">_Z12flist_lookupP10_list_nodeP8rtx_insn</a></td>
              <td class="coverFnHi">342</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4402">_Z12free_lv_setsv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4504">_Z12get_av_levelP8rtx_insn</a></td>
              <td class="coverFnHi">726</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#181">_Z12ilist_invertP10_list_node</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4377">_Z12init_lv_setsv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4588">_Z12sel_bb_end_pP8rtx_insn</a></td>
              <td class="coverFnHi">576</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4637">_Z12sel_init_bbs3vecIP15basic_block_def7va_heap6vl_ptrE</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3551">_Z12tick_check_pP5_exprP9deps_descP6_fence</a></td>
              <td class="coverFnHi">234</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1214">_Z12vinsn_attachP9vinsn_def</a></td>
              <td class="coverFnHi">1968</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1272">_Z12vinsn_detachP9vinsn_def</a></td>
              <td class="coverFnHi">1968</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2112">_Z13av_set_lookupP10_list_nodeP9vinsn_def</a></td>
              <td class="coverFnHi">918</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4875">_Z13bb_ends_ebb_pP15basic_block_def</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2014">_Z13expr_dest_regP5_expr</a></td>
              <td class="coverFnHi">66</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1068">_Z13free_nop_poolv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4905">_Z13in_same_ebb_pP8rtx_insnS0_</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4569">_Z13sel_bb_head_pP8rtx_insn</a></td>
              <td class="coverFnHi">1578</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6265">_Z13sel_find_rgnsv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1407">_Z13sel_move_insnP5_expriP8rtx_insn</a></td>
              <td class="coverFnHi">138</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1583">_Z13vinsn_equal_pP9vinsn_defS0_</a></td>
              <td class="coverFnHi">528</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2332">_Z14av_set_elementP10_list_nodei</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2187">_Z14av_set_is_in_pP10_list_nodeP9vinsn_def</a></td>
              <td class="coverFnHi">276</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4467">_Z14copy_data_setsP15basic_block_defS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4446">_Z14free_data_setsP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5889">_Z14free_nop_vinsnv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4595">_Z14sel_bb_empty_pP15basic_block_def</a></td>
              <td class="coverFnHi">2148</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4682">_Z14sel_finish_bbsv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5484">_Z14sel_split_edgeP8edge_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1322">_Z14sel_vinsn_costP9vinsn_def</a></td>
              <td class="coverFnHi">12</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1959">_Z14speculate_exprP5_exprj</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2026">_Z15expr_dest_regnoP5_expr</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#225">_Z15flist_tail_initP14flist_tail_def</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4736">_Z15free_succs_infoP10succs_info</a></td>
              <td class="coverFnHi">150</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1817">_Z15merge_expr_dataP5_exprS0_P8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3957">_Z15sel_remove_insnP8rtx_insnbb</a></td>
              <td class="coverFnHi">222</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5881">_Z15setup_nop_vinsnv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1681">_Z16copy_expr_onsideP5_exprS0_</a></td>
              <td class="coverFnHi">390</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#959">_Z16free_regset_poolv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5031">_Z16free_sched_poolsv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3384">_Z16has_dependence_pP5_exprP8rtx_insnPPj</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5018">_Z17alloc_sched_poolsv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5011">_Z17free_bb_note_poolv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3605">_Z17get_dest_and_modeP7rtx_defPS0_P12machine_mode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1025">_Z17get_nop_from_poolP8rtx_insn</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3833">_Z17tidy_control_flowP15basic_block_defb</a></td>
              <td class="coverFnHi">228</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2102">_Z18av_set_iter_removeP14_list_iterator</a></td>
              <td class="coverFnHi">1092</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4754">_Z18compute_succs_infoP8rtx_insns</a></td>
              <td class="coverFnHi">150</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4454">_Z18exchange_data_setsP15basic_block_defS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4124">_Z18get_seqno_by_predsP8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3937">_Z18purge_empty_blocksv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1052">_Z18return_nop_to_poolP8rtx_insnb</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3315">_Z18sel_mark_hard_insnP7rtx_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#366">_Z18set_target_contextPv</a></td>
              <td class="coverFnHi">66</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4612">_Z19fallthru_bb_of_jumpPK8rtx_insn</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4602">_Z19in_current_region_pP15basic_block_def</a></td>
              <td class="coverFnHi">1254</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6117">_Z19sel_init_pipeliningv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5898">_Z19sel_set_sched_flagsv</a></td>
              <td class="coverFnHi">102</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1282">_Z19vinsn_cond_branch_pP9vinsn_def</a></td>
              <td class="coverFnHi">174</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#510">_Z20advance_deps_contextP9deps_descP8rtx_insn</a></td>
              <td class="coverFnHi">186</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5818">_Z20change_vinsn_in_exprP5_exprP9vinsn_def</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1484">_Z20find_in_history_vect3vecI18expr_history_def_17va_heap6vl_ptrEP7rtx_defP9vinsn_defb</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#898">_Z20get_regset_from_poolv</a></td>
              <td class="coverFnHi">930</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#824">_Z20move_fence_to_fencesP10_list_nodeP14flist_tail_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#418">_Z20reset_target_contextPvb</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2243">_Z21av_set_union_and_livePP10_list_nodeS1_P11bitmap_headS3_P8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#356">_Z21create_target_contextb</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6134">_Z21get_loop_nest_for_rgnj</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#932">_Z21return_regset_to_poolP11bitmap_head</a></td>
              <td class="coverFnHi">930</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6246">_Z21sel_finish_pipeliningv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5910">_Z21sel_setup_sched_infosv</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2220">_Z22av_set_union_and_clearPP10_list_nodeS1_P8rtx_insn</a></td>
              <td class="coverFnHi">222</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1511">_Z22insert_in_history_vectP3vecI18expr_history_def_17va_heap6vl_ptrEj16local_trans_typeP9vinsn_defS7_j</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2161">_Z22merge_with_other_exprsPP10_list_nodeP14_list_iteratorP5_expr</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2050">_Z22register_unavailable_pP11bitmap_headP7rtx_def</a></td>
              <td class="coverFnHi">30</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4848">_Z22sel_num_cfg_preds_gt_1P8rtx_insn</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5708">_Z22sel_register_cfg_hooksv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2360">_Z23av_set_split_usefulnessP10_list_nodeii</a></td>
              <td class="coverFnHi">30</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4959">_Z23clear_outdated_rtx_infoP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5782">_Z23create_copy_of_insn_rtxP7rtx_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5873">_Z23free_nop_and_exit_insnsv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6294">_Z23sel_add_loop_preheadersP3vecIP15basic_block_def7va_heap6vl_ptrE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6319">_Z23sel_is_loop_preheader_pP15basic_block_def</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2310">_Z24av_set_leave_one_nonspecPP10_list_node</a></td>
              <td class="coverFnHi">168</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2037">_Z24mark_unavailable_targetsP10_list_nodeS0_P11bitmap_head</a></td>
              <td class="coverFnHi">330</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3373">_Z24sel_clear_has_dependencev</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3037">_Z24sel_init_global_and_expr3vecIP15basic_block_def7va_heap6vl_ptrE</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5726">_Z24sel_unregister_cfg_hooksv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5857">_Z24setup_nop_and_exit_insnsv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#853">_Z25add_clean_fence_to_fencesP14flist_tail_defP8rtx_insnP6_fence</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#869">_Z25add_dirty_fence_to_fencesP14flist_tail_defP8rtx_insnP6_fence</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2374">_Z25av_set_code_motion_filterPP10_list_nodeS0_</a></td>
              <td class="coverFnHi">18</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5547">_Z25sel_create_recovery_blockP8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4152">_Z25sel_extend_global_bb_infov</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4174">_Z25sel_finish_global_bb_infov</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5772">_Z26create_vinsn_from_insn_rtxP8rtx_insnb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#922">_Z26get_clear_regset_from_poolv</a></td>
              <td class="coverFnHi">588</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3084">_Z26sel_finish_global_and_exprv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4695">_Z26sel_insn_has_single_succ_pP8rtx_insni</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6146">_Z27considered_for_pipelining_pP4loop</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1341">_Z27sel_gen_insn_from_rtx_afterP7rtx_defP5_expriP8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5739">_Z28create_insn_rtx_from_patternP7rtx_defS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2889">_Z28free_data_for_scheduled_insnP8rtx_insn</a></td>
              <td class="coverFnHi">276</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3576">_Z28lhs_of_insn_equals_to_dest_pP8rtx_insnP7rtx_def</a></td>
              <td class="coverFnHi">30</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1380">_Z28sel_gen_insn_from_expr_afterP5_exprP9vinsn_defiP8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5643">_Z28sel_redirect_edge_and_branchP8edge_defP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3597">_Z29sel_insn_is_speculation_checkP7rtx_def</a></td>
              <td class="coverFnHi">600</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2347">_Z30av_set_substract_cond_branchesPP10_list_node</a></td>
              <td class="coverFnHi">66</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6068">_Z31make_region_from_loop_preheaderRP3vecIP15basic_block_def7va_heap6vl_ptrE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5598">_Z34sel_redirect_edge_and_branch_forceP8edge_defP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1360">_Z36sel_gen_recovery_insn_from_rtx_afterP7rtx_defP5_expriP8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3624">_Z45bookkeeping_can_be_created_if_moved_through_pP8rtx_insn</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3588">_Z8insn_sidP8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#196">_Z9blist_addPP10_list_nodeP8rtx_insnS0_P9deps_desc</a></td>
              <td class="coverFnHi">144</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1649">_Z9copy_exprP5_exprS0_</a></td>
              <td class="coverFnHi">1176</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2795">_ZL10sched_scanPK19sched_scan_info_def3vecIP15basic_block_def7va_heap6vl_ptrE</a></td>
              <td class="coverFnHi">144</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5198">_ZL10sel_add_bbP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#546">_ZL10state_copyPvS_</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#539">_ZL10state_freePv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1166">_ZL10vinsn_initP9vinsn_defP8rtx_insnb</a></td>
              <td class="coverFnHi">186</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4798">_ZL11cfg_preds_1P15basic_block_defPPP8rtx_insnPiS5_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#566">_ZL11fence_clearP6_fence</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4438">_ZL11free_av_setP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4391">_ZL11free_lv_setP15basic_block_def</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4356">_ZL11init_lv_setP15basic_block_def</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#521">_ZL11state_allocv</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2745">_ZL12deps_init_idP9idata_defP8rtx_insnb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4217">_ZL12finish_insnsv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#296">_ZL12flist_removePP10_list_node</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#632">_ZL12merge_fencesP6_fenceP8rtx_insnPvP9deps_descS3_S2_P3vecIS2_5va_gc8vl_embedEPiiP7rtx_defiib</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5273">_ZL12move_bb_infoP15basic_block_defS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#528">_ZL12state_createv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1225">_ZL12vinsn_createP8rtx_insnb</a></td>
              <td class="coverFnHi">186</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1255">_ZL12vinsn_deleteP9vinsn_def</a></td>
              <td class="coverFnHi">186</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#794">_ZL13add_to_fencesP14flist_tail_defP8rtx_insnPvP9deps_descS3_S2_P3vecIS2_5va_gc8vl_embedEPiiS2_iiibb</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5463">_ZL13find_new_jumpP15basic_block_defS0_i</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5250">_ZL13sel_remove_bbP15basic_block_defb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4258">_ZL13set_insn_initP5_exprP9vinsn_defi</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4166">_ZL14extend_bb_infov</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4277">_ZL14init_insn_dataP8rtx_insn</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2729">_ZL15init_id_from_dfP9idata_defP8rtx_insnb</a></td>
              <td class="coverFnHi">138</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5285">_ZL15remove_empty_bbP15basic_block_defb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5411">_ZL15sel_split_blockP15basic_block_defP7rtx_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4714">_ZL16alloc_succs_infov</a></td>
              <td class="coverFnHi">150</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4367">_ZL16copy_lv_set_fromP15basic_block_defS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4192">_ZL16extend_insn_datav</a></td>
              <td class="coverFnHi">132</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5379">_ZL16sel_init_only_bbP15basic_block_defS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5583">_ZL16sel_merge_blocksP15basic_block_defS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2594">_ZL16setup_id_lhs_rhsP9idata_defP8rtx_insnb</a></td>
              <td class="coverFnHi">138</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3646">_ZL16verify_backedgesv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2092">_ZL17av_set_add_nocopyPP10_list_nodeP5_expr</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#431">_ZL17copy_deps_contextP9deps_descS0_</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1549">_ZL17free_history_vectR3vecI18expr_history_def_17va_heap6vl_ptrE</a></td>
              <td class="coverFnHi">1926</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4420">_ZL17invalidate_av_setP15basic_block_def</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1695">_ZL17prepare_insn_exprP8rtx_insni</a></td>
              <td class="coverFnHi">222</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4980">_ZL17return_bb_to_poolP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4317">_ZL17sel_init_new_insnP8rtx_insnii</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1298">_ZL17sel_insn_rtx_costP8rtx_insn</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4652">_ZL17sel_restore_notesv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2417">_ZL17setup_id_for_insnP9idata_defP8rtx_insnb</a></td>
              <td class="coverFnHi">138</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2669">_ZL17setup_id_reg_setsP9idata_defP8rtx_insn</a></td>
              <td class="coverFnHi">138</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#553">_ZL17state_create_copyPv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#439">_ZL18alloc_deps_contextv</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2072">_ZL18av_set_add_elementPP10_list_node</a></td>
              <td class="coverFnHi">1092</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5450">_ZL18check_for_new_jumpP15basic_block_defi</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#466">_ZL18clear_deps_contextP9deps_desc</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4022">_ZL18get_seqno_by_succsP8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2210">_ZL18join_distinct_setsPP10_list_nodeS1_</a></td>
              <td class="coverFnHi">222</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1568">_ZL18merge_history_vectP3vecI18expr_history_def_17va_heap6vl_ptrES3_</a></td>
              <td class="coverFnHi">18</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#481">_ZL18reset_deps_contextP9deps_desc</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#393">_ZL19copy_target_contextPvS_</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#446">_ZL19create_deps_contextv</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#473">_ZL19delete_deps_contextP9deps_desc</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#347">_ZL19init_target_contextPvb</a></td>
              <td class="coverFnHi">114</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3696">_ZL19maybe_tidy_empty_bbP15basic_block_def</a></td>
              <td class="coverFnHi">234</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5529">_ZL19sel_create_empty_bbP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3509">_ZL19tick_check_note_depP8rtx_insnj</a></td>
              <td class="coverFnHi">1296</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#337">_ZL20alloc_target_contextv</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5390">_ZL20change_loops_latchesP15basic_block_defS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#374">_ZL20clear_target_contextPv</a></td>
              <td class="coverFnHi">114</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#946">_ZL20cmp_v_in_regset_poolPKvS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2839">_ZL20eq_transformed_insnsPKvS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2825">_ZL20first_time_insn_initP8rtx_insn</a></td>
              <td class="coverFnHi">684</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4052">_ZL20get_seqno_for_a_jumpP8rtx_insni</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4303">_ZL20init_simplejump_dataP8rtx_insni</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#382">_ZL21delete_target_contextPv</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4159">_ZL21extend_region_bb_infov</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4181">_ZL21finish_region_bb_infov</a></td>
              <td class="coverFnHi">48</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4994">_ZL21get_bb_note_from_poolv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6001">_ZL21make_region_from_loopP4loop</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5172">_ZL21remove_bb_from_regionP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5955">_ZL21sel_create_new_regionv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4012">_ZL21sel_luid_for_non_insnP7rtx_def</a></td>
              <td class="coverFnHi">96</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1081">_ZL21skip_unspecs_callbackPPK7rtx_defS2_PPS_S4_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2453">_ZL22deps_init_id_start_lhsP7rtx_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2517">_ZL22deps_init_id_start_rhsP7rtx_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1439">_ZL22find_in_history_vect_13vecI18expr_history_def_17va_heap6vl_ptrEjP9vinsn_defbPi</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2853">_ZL22free_transformed_insnsPv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2832">_ZL22hash_transformed_insnsPKv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5352">_ZL22sel_create_basic_blockPvS_P15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3671">_ZL22sel_recompute_toporderv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2656">_ZL22setup_id_implicit_regsP9idata_defP8rtx_insn</a></td>
              <td class="coverFnHi">138</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3466">_ZL22tick_check_dep_with_dwP8rtx_insnjj</a></td>
              <td class="coverFnHi">1308</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5981">_ZL23bb_top_order_comparatorPKvS0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2467">_ZL23deps_init_id_finish_lhsv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2531">_ZL23deps_init_id_finish_rhsv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2442">_ZL23deps_init_id_start_insnP8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5050">_ZL23find_place_to_insert_bbP15basic_block_defi</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3290">_ZL23has_dependence_note_depP8rtx_insnj</a></td>
              <td class="coverFnHi">18</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1128">_ZL23lhs_and_rhs_separable_pP7rtx_defS0_</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4928">_ZL23recompute_rev_top_orderv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5937">_ZL23sel_add_block_to_regionP15basic_block_defPii</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3516">_ZL23tick_check_note_mem_depP7rtx_defS0_P8rtx_insnj</a></td>
              <td class="coverFnHi">12</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1763">_ZL23update_speculative_bitsP5_exprS0_P8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2125">_ZL24av_set_lookup_and_removePP10_list_nodeP9vinsn_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4427">_ZL24create_initial_data_setsP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2540">_ZL24deps_init_id_finish_insnv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3159">_ZL24has_dependence_start_lhsP7rtx_def</a></td>
              <td class="coverFnHi">72</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3176">_ZL24has_dependence_start_rhsP7rtx_def</a></td>
              <td class="coverFnHi">72</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2474">_ZL25deps_init_id_note_reg_seti</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2507">_ZL25deps_init_id_note_reg_usei</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2914">_ZL25free_first_time_insn_dataP8rtx_insn</a></td>
              <td class="coverFnHi">138</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3169">_ZL25has_dependence_finish_lhsv</a></td>
              <td class="coverFnHi">72</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3186">_ZL25has_dependence_finish_rhsv</a></td>
              <td class="coverFnHi">72</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3141">_ZL25has_dependence_start_insnP8rtx_insn</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1111">_ZL25hash_with_unspec_callbackPK7rtx_def12machine_modePPS_PS2_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#248">_ZL25init_fence_for_schedulingP6_fence</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2865">_ZL25init_first_time_insn_dataP8rtx_insn</a></td>
              <td class="coverFnHi">186</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2611">_ZL25maybe_downgrade_id_to_useP9idata_defP8rtx_insn</a></td>
              <td class="coverFnHi">138</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6376">_ZL25sel_remove_loop_preheaderv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6355">_ZL26bb_has_removable_jump_to_pP15basic_block_defS0_</a></td>
              <td class="coverFnHi">90</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3150">_ZL26has_dependence_finish_insnv</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6171">_ZL26make_regions_from_the_restv</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1725">_ZL26update_target_availabilityP5_exprS0_P8rtx_insn</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5137">_ZL27add_block_to_current_regionP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#456">_ZL27create_copy_of_deps_contextP9deps_desc</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#5115">_ZL27delete_and_free_basic_blockP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3061">_ZL27finish_global_and_expr_insnP8rtx_insn</a></td>
              <td class="coverFnHi">234</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3274">_ZL27has_dependence_note_mem_depP7rtx_defS0_P8rtx_insnj</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3196">_ZL27has_dependence_note_reg_seti</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3237">_ZL27has_dependence_note_reg_usei</a></td>
              <td class="coverFnHi">66</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2926">_ZL27init_global_and_expr_for_bbP15basic_block_def</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#6094">_ZL27make_regions_from_loop_nestP4loop</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3638">_ZL28insn_is_the_only_one_in_bb_pP8rtx_insn</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3998">_ZL28sel_estimate_number_of_insnsP15basic_block_def</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#406">_ZL29create_copy_of_target_contextPv</a></td>
              <td class="coverFnHi">6</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2494">_ZL29deps_init_id_note_reg_clobberi</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3053">_ZL29finish_global_and_expr_for_bbP15basic_block_def</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2945">_ZL29init_global_and_expr_for_insnP8rtx_insn</a></td>
              <td class="coverFnHi">234</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#2143">_ZL30av_set_lookup_other_equiv_exprP10_list_nodeP5_expr</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3217">_ZL31has_dependence_note_reg_clobberi</a></td>
              <td class="coverFnHi">12</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1899">_ZL31set_unavailable_target_for_exprP5_exprP11bitmap_head</a></td>
              <td class="coverFnHi">36</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#3359">_ZL36setup_has_dependence_sched_deps_infov</a></td>
              <td class="coverFnHi">84</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4630">_ZL7init_bbP15basic_block_def</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#4837">_ZL9cfg_predsP15basic_block_defPPP8rtx_insnPi</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#257">_ZL9flist_addPP10_list_nodeP8rtx_insnPvP9deps_descS4_S3_P3vecIS3_5va_gc8vl_embedEPiiS3_iiibb</a></td>
              <td class="coverFnHi">54</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="sel-sched-ir.c.gcov.html#1614">_ZL9init_exprP5_exprP9vinsn_defiiiiijji3vecI18expr_history_def_17va_heap6vl_ptrEabbbb</a></td>
              <td class="coverFnHi">1704</td>
            </tr>
  </table>
  <br>
  </center>
  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
