<profile>

<section name = "Vitis HLS Report for 'store'" level="0">
<item name = "Date">Sun Oct 30 18:48:44 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">HW7</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.869 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">125207, 125207, 0.835 ms, 0.835 ms, 125207, 125207, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_314_1">125137, 125137, 3, 1, 1, 125136, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 177, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 465, -</column>
<column name="Register">-, -, 524, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln314_fu_159_p2">+, 0, 0, 24, 17, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln314_fu_165_p2">icmp, 0, 0, 13, 17, 14</column>
<column name="icmp_ln315_fu_175_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln315_fu_207_p3">select, 0, 0, 117, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Output_r_blk_n">9, 2, 1, 2</column>
<column name="Y_reg_116">9, 2, 17, 34</column>
<column name="ap_NS_fsm">366, 72, 1, 72</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_phi_ln315_phi_fu_131_p4">9, 2, 120, 240</column>
<column name="output_stream_blk_n">9, 2, 1, 2</column>
<column name="p1_blk_n_AW">9, 2, 1, 2</column>
<column name="p1_blk_n_B">9, 2, 1, 2</column>
<column name="p1_blk_n_W">9, 2, 1, 2</column>
<column name="phi_ln315_reg_127">9, 2, 120, 240</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Y_reg_116">17, 0, 17, 0</column>
<column name="ap_CS_fsm">71, 0, 71, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln314_reg_230">1, 0, 1, 0</column>
<column name="icmp_ln314_reg_230_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln315_reg_234">1, 0, 1, 0</column>
<column name="icmp_ln315_reg_234_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_ln_reg_239">128, 0, 128, 0</column>
<column name="phi_ln315_reg_127">120, 0, 120, 0</column>
<column name="select_ln315_reg_244">120, 0, 120, 0</column>
<column name="trunc_ln_reg_214">60, 0, 60, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store, return value</column>
<column name="m_axi_p1_AWVALID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWREADY">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWADDR">out, 64, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWLEN">out, 32, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWSIZE">out, 3, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWBURST">out, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWLOCK">out, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWCACHE">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWPROT">out, 3, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWQOS">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWREGION">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWUSER">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WVALID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WREADY">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WDATA">out, 128, m_axi, p1, pointer</column>
<column name="m_axi_p1_WSTRB">out, 16, m_axi, p1, pointer</column>
<column name="m_axi_p1_WLAST">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WUSER">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARVALID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARREADY">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARADDR">out, 64, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARLEN">out, 32, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARSIZE">out, 3, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARBURST">out, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARLOCK">out, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARCACHE">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARPROT">out, 3, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARQOS">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARREGION">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARUSER">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RVALID">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RREADY">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RDATA">in, 128, m_axi, p1, pointer</column>
<column name="m_axi_p1_RLAST">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RID">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RUSER">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RRESP">in, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_BVALID">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_BREADY">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_BRESP">in, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_BID">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_BUSER">in, 1, m_axi, p1, pointer</column>
<column name="Output_r_dout">in, 64, ap_fifo, Output_r, pointer</column>
<column name="Output_r_empty_n">in, 1, ap_fifo, Output_r, pointer</column>
<column name="Output_r_read">out, 1, ap_fifo, Output_r, pointer</column>
<column name="output_stream_dout">in, 8, ap_fifo, output_stream, pointer</column>
<column name="output_stream_empty_n">in, 1, ap_fifo, output_stream, pointer</column>
<column name="output_stream_read">out, 1, ap_fifo, output_stream, pointer</column>
</table>
</item>
</section>
</profile>
