// Seed: 672932437
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_7;
  reg id_8;
  assign module_1.id_3 = 0;
  assign id_3 = id_4;
  always @(1 / 1'b0 or posedge (1)) begin : LABEL_0
    id_3 = 1'b0 == 1;
    if (id_6)
      assert (1'b0);
      else if (1) begin : LABEL_0
        id_8 <= id_7 ^ 1;
      end
  end
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    output wand id_2,
    input supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  reg id_7, id_8;
  reg id_9;
  always @(posedge 1)
    if (1) begin : LABEL_0
      id_9 <= (1);
      id_9 <= 1;
    end else id_8 <= id_1;
endmodule
