Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\chenc\Google_Drive\Weinberg\FPGA\IGBT_DE10_Nano_Quartus_v1.0 - test\soc_system.qsys" --synthesis=VERILOG --output-directory="C:\Users\chenc\Google_Drive\Weinberg\FPGA\IGBT_DE10_Nano_Quartus_v1.0 - test\soc_system\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading IGBT_DE10_Nano_Quartus_v1.0 - test/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 18.1]
Progress: Parameterizing module ILC
Progress: Adding button_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding ctrl_out [altera_avalon_pio 18.1]
Progress: Parameterizing module ctrl_out
Progress: Adding dipsw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding i2c_ext [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_ext
Progress: Adding i2c_ext_1 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_ext_1
Progress: Adding i2c_int [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_int
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pulse_gpio_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_gpio_pio
Progress: Adding pulse_length_ch2_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_ch2_pio
Progress: Adding pulse_length_ch3_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_ch3_pio
Progress: Adding pulse_length_ch4_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_ch4_pio
Progress: Adding pulse_length_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio
Progress: Adding pulse_length_pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_0
Progress: Adding pulse_length_pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_1
Progress: Adding pulse_length_pio_10 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_10
Progress: Adding pulse_length_pio_11 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_11
Progress: Adding pulse_length_pio_12 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_12
Progress: Adding pulse_length_pio_13 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_13
Progress: Adding pulse_length_pio_14 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_14
Progress: Adding pulse_length_pio_15 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_15
Progress: Adding pulse_length_pio_16 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_16
Progress: Adding pulse_length_pio_17 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_17
Progress: Adding pulse_length_pio_18 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_18
Progress: Adding pulse_length_pio_19 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_19
Progress: Adding pulse_length_pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_2
Progress: Adding pulse_length_pio_20 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_20
Progress: Adding pulse_length_pio_21 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_21
Progress: Adding pulse_length_pio_22 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_22
Progress: Adding pulse_length_pio_23 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_23
Progress: Adding pulse_length_pio_24 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_24
Progress: Adding pulse_length_pio_25 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_25
Progress: Adding pulse_length_pio_26 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_26
Progress: Adding pulse_length_pio_27 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_27
Progress: Adding pulse_length_pio_28 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_28
Progress: Adding pulse_length_pio_29 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_29
Progress: Adding pulse_length_pio_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_3
Progress: Adding pulse_length_pio_30 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_30
Progress: Adding pulse_length_pio_31 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_31
Progress: Adding pulse_length_pio_32 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_32
Progress: Adding pulse_length_pio_33 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_33
Progress: Adding pulse_length_pio_34 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_34
Progress: Adding pulse_length_pio_35 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_35
Progress: Adding pulse_length_pio_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_4
Progress: Adding pulse_length_pio_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_5
Progress: Adding pulse_length_pio_6 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_6
Progress: Adding pulse_length_pio_7 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_7
Progress: Adding pulse_length_pio_8 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_8
Progress: Adding pulse_length_pio_9 [altera_avalon_pio 18.1]
Progress: Parameterizing module pulse_length_pio_9
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: ctrl_out: Starting RTL generation for module 'soc_system_ctrl_out'
Info: ctrl_out:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_ctrl_out --dir=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0004_ctrl_out_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0004_ctrl_out_gen//soc_system_ctrl_out_component_configuration.pl  --do_build_sim=0  ]
Info: ctrl_out: Done RTL generation for module 'soc_system_ctrl_out'
Info: ctrl_out: "soc_system" instantiated altera_avalon_pio "ctrl_out"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0005_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: i2c_ext: "soc_system" instantiated altera_avalon_i2c "i2c_ext"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0007_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0008_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/chenc/AppData/Local/Temp/alt8432_6408557188704292108.dir/0008_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_036: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_037: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_038: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_039: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_040: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_041: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_042: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_043: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_044: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_045: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_046: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_047: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_048: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_049: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_050: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_051: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 500 or more modules remaining
Info: soc_system: Done "soc_system" with 53 modules, 25 files
Error: qsys-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create HDL design files for synthesis
