// (C) 2001-2019 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.



module mem0_altera_emif_arch_nd_191_w7pjeta_io_ssm #(
   // Device parameters
   parameter SILICON_REV                             = "",
   parameter IS_HPS                                  = 0,

   // Synthesis Parameters
   parameter SEQ_SYNTH_CODE_HEX_FILENAME             = "",
   parameter SEQ_SYNTH_CODE_FW_FILENAME              = "",
   parameter SEQ_SYNTH_PARAMS_HEX_FILENAME           = "",

   // Simulation Parameters
   parameter SEQ_SIM_CODE_HEX_FILENAME               = "",
   parameter SEQ_SIM_CODE_FW_FILENAME                = "",
   parameter SEQ_SIM_PARAMS_HEX_FILENAME             = "",
   parameter SEQ_SIM_NIOS_PERIOD_PS                  = 0,
   
   // Debug Parameters
   parameter DIAG_SYNTH_FOR_SIM                      = 0,
   parameter DIAG_ECLIPSE_DEBUG                      = 0,
   parameter DIAG_EXPORT_VJI                         = 0,
   parameter DIAG_INTERFACE_ID                       = 0,
   parameter DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN    = 0,

   // Port widths for core debug access
   parameter PORT_CAL_DEBUG_ADDRESS_WIDTH            = 1,
   parameter PORT_CAL_DEBUG_BYTEEN_WIDTH             = 1,
   parameter PORT_CAL_DEBUG_RDATA_WIDTH              = 1,
   parameter PORT_CAL_DEBUG_WDATA_WIDTH              = 1,
   parameter PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH        = 1,
   parameter PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH         = 1,
   parameter PORT_CAL_DEBUG_OUT_RDATA_WIDTH          = 1,
   parameter PORT_CAL_DEBUG_OUT_WDATA_WIDTH          = 1,
   parameter PORT_CAL_MASTER_ADDRESS_WIDTH           = 1,
   parameter PORT_CAL_MASTER_BYTEEN_WIDTH            = 1,
   parameter PORT_CAL_MASTER_RDATA_WIDTH             = 1,
   parameter PORT_CAL_MASTER_WDATA_WIDTH             = 1,
   
   // Enable/disable Abstract PHY
   parameter DIAG_USE_ABSTRACT_PHY                   = 0
) (
   output logic        cal_bus_clk,
   output logic        cal_bus_avl_read,
   output logic        cal_bus_avl_write,
   output logic [19:0] cal_bus_avl_address,
   input  logic [31:0] cal_bus_avl_read_data,
   output logic [31:0] cal_bus_avl_write_data,

   // Toolkit/On-Chip Debug Access
   input  logic [PORT_CAL_DEBUG_ADDRESS_WIDTH-1:0]            cal_debug_addr,
   input  logic [PORT_CAL_DEBUG_BYTEEN_WIDTH-1:0]             cal_debug_byteenable,
   input  logic                                               cal_debug_clk,
   input  logic                                               cal_debug_read,
   input  logic                                               cal_debug_reset_n,
   input  logic                                               cal_debug_write,
   input  logic [PORT_CAL_DEBUG_WDATA_WIDTH-1:0]              cal_debug_write_data,
   output logic [PORT_CAL_DEBUG_RDATA_WIDTH-1:0]              cal_debug_read_data,
   output logic                                               cal_debug_read_data_valid,
   output logic                                               cal_debug_waitrequest,
   
   input   logic                                              cal_slave_clk_in,
   input   logic                                              cal_slave_reset_n_in,

   // Avalon Master to core
   output  logic [PORT_CAL_MASTER_ADDRESS_WIDTH-1:0]          cal_master_addr,
   output  logic [PORT_CAL_MASTER_BYTEEN_WIDTH-1:0]           cal_master_byteenable,
   output  logic                                              cal_master_read,
   output  logic                                              cal_master_write,
   output  logic [PORT_CAL_MASTER_WDATA_WIDTH-1:0]            cal_master_write_data,
   input   logic [PORT_CAL_MASTER_RDATA_WIDTH-1:0]            cal_master_read_data,
   input   logic                                              cal_master_read_data_valid,
   input   logic                                              cal_master_waitrequest,

   // Toolkit/On-Chip Debug connection to next interface in column
   output logic [PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH-1:0]        cal_debug_out_addr,
   output logic [PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH-1:0]         cal_debug_out_byteenable,
   output logic                                               cal_debug_out_clk,
   output logic                                               cal_debug_out_read,
   output logic                                               cal_debug_out_reset_n,
   output logic                                               cal_debug_out_write,
   output logic [PORT_CAL_DEBUG_OUT_WDATA_WIDTH-1:0]          cal_debug_out_write_data,
   input  logic [PORT_CAL_DEBUG_OUT_RDATA_WIDTH-1:0]          cal_debug_out_read_data,
   input  logic                                               cal_debug_out_read_data_valid,
   input  logic                                               cal_debug_out_waitrequest,
   
   // Nios Debug
   input  logic [1:0] vji_ir_in,
   output logic [1:0] vji_ir_out,
   input  logic       vji_jtag_state_rti,
   input  logic       vji_tck,
   input  logic       vji_tdi,
   output logic       vji_tdo,
   input  logic       vji_virtual_state_cdr,
   input  logic       vji_virtual_state_sdr,
   input  logic       vji_virtual_state_udr,
   input  logic       vji_virtual_state_uir
);
   timeunit 1ns;
   timeprecision 1ps;
   
   // Derive localparam values
   // The following is evaluated for simulation      
   // synthesis translate_off
   localparam SEQ_CODE_HEX_FILENAME   = SEQ_SIM_CODE_HEX_FILENAME;
   localparam SEQ_CODE_FW_FILENAME    = SEQ_SIM_CODE_FW_FILENAME;
   localparam SEQ_PARAMS_HEX_FILENAME = SEQ_SIM_PARAMS_HEX_FILENAME;
   // synthesis translate_on
   
   // The following is evaluated for synthesis.
   // Typically we synthesize full-calibration behavior for hardware,
   // except when DIAG_SYNTH_FOR_SIM is set, which allows flows such
   // as post-fit simulation to adopt RTL simulation behavior.
   // synthesis read_comments_as_HDL on
   // localparam SEQ_CODE_HEX_FILENAME   = DIAG_SYNTH_FOR_SIM ? SEQ_SIM_CODE_HEX_FILENAME : SEQ_SYNTH_CODE_HEX_FILENAME;
   // localparam SEQ_CODE_FW_FILENAME    = DIAG_SYNTH_FOR_SIM ? SEQ_SIM_CODE_FW_FILENAME    : SEQ_SYNTH_CODE_FW_FILENAME;
   // localparam SEQ_PARAMS_HEX_FILENAME = DIAG_SYNTH_FOR_SIM ? SEQ_SIM_PARAMS_HEX_FILENAME : SEQ_SYNTH_PARAMS_HEX_FILENAME;
   // synthesis read_comments_as_HDL off   
   
   wire    [31: 0]  w_uc_read_data;
   wire             w_vji_cdr_to_the_hard_nios;
   wire    [ 1: 0]  w_vji_ir_in_to_the_hard_nios;
   wire             w_vji_rti_to_the_hard_nios;
   wire             w_vji_sdr_to_the_hard_nios;
   wire             w_vji_tck_to_the_hard_nios;
   wire             w_vji_tdi_to_the_hard_nios;
   wire             w_vji_udr_to_the_hard_nios;
   wire             w_vji_uir_to_the_hard_nios;
   wire    [ 8: 0]  w_soft_nios_ctl_sig_bidir_out;
   wire    [19: 0]  w_uc_address;
   wire             w_uc_av_bus_clk;
   wire             w_uc_read;
   wire             w_uc_write;
   wire    [31: 0]  w_uc_write_data;
   wire    [ 1: 0]  w_sld_vji_ir_out_from_the_hard_nios;
   wire             w_sld_vji_tdo_from_the_hard_nios;
   wire    [ 1: 0]  w_vji_ir_out_from_the_hard_nios;
   wire             w_vji_tdo_from_the_hard_nios;
   
   assign cal_bus_clk                     = w_uc_av_bus_clk;
   assign cal_bus_avl_read                = w_uc_read;
   assign cal_bus_avl_write               = w_uc_write;
   assign cal_bus_avl_write_data[31: 0]   = w_uc_write_data[31: 0];
   assign cal_bus_avl_address[19: 0]      = w_uc_address[19: 0];
   assign w_uc_read_data[31: 0]           = cal_bus_avl_read_data[31: 0];

   assign w_vji_cdr_to_the_hard_nios   = DIAG_EXPORT_VJI ? vji_virtual_state_cdr : 1'b0;
   assign w_vji_ir_in_to_the_hard_nios = DIAG_EXPORT_VJI ? vji_ir_in : 2'b00;
   assign w_vji_rti_to_the_hard_nios   = DIAG_EXPORT_VJI ? vji_jtag_state_rti : 1'b0;
   assign w_vji_sdr_to_the_hard_nios   = DIAG_EXPORT_VJI ? vji_virtual_state_sdr : 1'b0;
   assign w_vji_tck_to_the_hard_nios   = DIAG_EXPORT_VJI ? vji_tck : 1'b0;
   assign w_vji_tdi_to_the_hard_nios   = DIAG_EXPORT_VJI ? vji_tdi : 1'b0;
   assign w_vji_udr_to_the_hard_nios   = DIAG_EXPORT_VJI ? vji_virtual_state_udr : 1'b0;
   assign w_vji_uir_to_the_hard_nios   = DIAG_EXPORT_VJI ? vji_virtual_state_uir : 1'b0;
   assign vji_ir_out                   = DIAG_EXPORT_VJI ? w_vji_ir_out_from_the_hard_nios : 2'b0;
   assign vji_tdo                      = DIAG_EXPORT_VJI ? w_vji_tdo_from_the_hard_nios : 1'b0;

   wire cal_master_read_n;
   wire cal_master_write_n;
   
   assign cal_master_read = ~cal_master_read_n;
   assign cal_master_write = ~cal_master_write_n;

   wire cal_debug_read_data_valid_n;
   logic read_active;
   logic consecutive_read;



   if (DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN == 1) begin : cal_debug_read_data_valid_lgc
      assign cal_debug_read_data_valid = (read_active)? ~cal_debug_read_data_valid_n : 1'b0;
      
      
      always @(posedge cal_debug_clk or negedge cal_debug_reset_n) begin
         if (!cal_debug_reset_n) begin
            read_active <= 1'b0;
            consecutive_read <= 1'b0;
         end else begin
            if (cal_debug_read) begin
               if (read_active) begin 
                  consecutive_read <= 1'b1;                  
               end 
               read_active <= 1'b1;
            end
            else if (consecutive_read && !cal_debug_read_data_valid_n) begin
               consecutive_read <= 1'b0;                
            end
            else if (read_active && !cal_debug_read_data_valid_n) begin
               read_active <= 1'b0;
            end
         end
      end
   end
   else begin
      assign cal_debug_read_data_valid = cal_debug_read_data_valid_n;
   end

   wire [31:0] soft_nios_addr;
   // IO_SSM
   assign soft_nios_addr[26:0] = cal_debug_addr[26:0];
   // synthesis translate_off
   assign soft_nios_addr[31:27] = {1'b0,cal_debug_addr[30:27]}; //top 5 bits of address are only used in simulation
   // synthesis translate_on 

   fourteennm_iossm # (
      .nios_calibration_code_hex_file(SEQ_CODE_HEX_FILENAME),
      .nios_fw_file(SEQ_CODE_FW_FILENAME),
      .parameter_table_hex_file (SEQ_PARAMS_HEX_FILENAME),
      .iossm_sim_clk_period_ps (SEQ_SIM_NIOS_PERIOD_PS),
      .interface_id(DIAG_INTERFACE_ID),
      .abstract_phy(DIAG_USE_ABSTRACT_PHY ? "true" : "false")
   ) io_ssm (
      
      .soft_nios_irq(4'b0),
      .soft_nios_address(soft_nios_addr),
      .soft_nios_byteenable(cal_debug_byteenable),
      .soft_nios_clk(cal_debug_clk),
      .soft_nios_read(cal_debug_read),
      .soft_nios_write(cal_debug_write),
      .soft_nios_write_data(cal_debug_write_data),
      .soft_nios_read_data(cal_debug_read_data),
      .soft_nios_rdata_valid(cal_debug_read_data_valid_n),
      .soft_nios_waitrequest(cal_debug_waitrequest),
      
      .soft_ram_address(cal_master_addr),
      .soft_ram_byteenable(cal_master_byteenable),
      .soft_ram_read(cal_master_read_n),
      .soft_ram_write(cal_master_write_n),
      .soft_ram_write_data(cal_master_write_data),
      .soft_ram_clk(cal_slave_clk_in),
      .soft_ram_read_data(cal_master_read_data),
      .soft_ram_rdata_valid(cal_master_read_data_valid),
      .soft_ram_waitrequest(cal_master_waitrequest),
      .soft_ram_sys_reset_n(),

      .vji_cdr_to_the_hard_nios(w_vji_cdr_to_the_hard_nios),
      .vji_ir_in_to_the_hard_nios(w_vji_ir_in_to_the_hard_nios),
      .vji_rti_to_the_hard_nios(w_vji_rti_to_the_hard_nios),
      .vji_sdr_to_the_hard_nios(w_vji_sdr_to_the_hard_nios),
      .vji_tck_to_the_hard_nios(w_vji_tck_to_the_hard_nios),
      .vji_tdi_to_the_hard_nios(w_vji_tdi_to_the_hard_nios),
      .vji_udr_to_the_hard_nios(w_vji_udr_to_the_hard_nios),
      .vji_uir_to_the_hard_nios(w_vji_uir_to_the_hard_nios),
      .vji_ir_out_from_the_hard_nios(w_vji_ir_out_from_the_hard_nios),
      .vji_tdo_from_the_hard_nios(w_vji_tdo_from_the_hard_nios),
      
      .uc_address(w_uc_address),
      .uc_av_bus_clk(w_uc_av_bus_clk),
      .uc_read(w_uc_read),
      .uc_write(w_uc_write),
      .uc_write_data(w_uc_write_data),
      .uc_read_data(w_uc_read_data),
      
      .iocsr_clk(),
      .iocsr_din(),
      .iocsr_dout(),
      .iocsr_rclk(),
      
      .soft_nios_out_address(cal_debug_out_addr),
      .soft_nios_out_byteenable(cal_debug_out_byteenable),
      .soft_nios_out_clk(cal_debug_out_clk),
      .soft_nios_out_read(cal_debug_out_read),
      .soft_nios_out_reset_n(cal_debug_out_reset_n),
      .soft_nios_out_write(cal_debug_out_write),
      .soft_nios_out_write_data(cal_debug_out_write_data),
      .soft_nios_out_read_data(cal_debug_out_read_data),
      .soft_nios_out_rdata_valid(cal_debug_out_read_data_valid),
      .soft_nios_out_waitrequest(cal_debug_out_waitrequest)
   );
   
endmodule

