// Seed: 2542854489
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input reg id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    output logic id_8,
    input id_9,
    input id_10
    , id_11
);
  reg id_12;
  always @(*) begin
    id_12 <= #1 id_4;
  end
endmodule
