-makelib ies/xil_defaultlib \
  "../../../../FinalProject475.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \
-endlib

