I have a **prbs_gen_check** module that generates or checks  pseudo-random bit sequence (PRBS) data,

The **prbs_gen_check** module is available at `/rtl/prbs_gen_check.sv` and its' specification in the `/docs` directory. Can you implement the **`scrambler_descrambler.sv`** in the `/rtl` folder? Details of the `scrambler_descrambler` module is as given below

### Purpose
The **`scrambler_descrambler`** module should perform a simple data scrambling or descrambling function using a pseudo-random bit sequence (PRBS). It should instantiate the `prbs_gen_check` module to generate the random sequence used for XOR-based scrambling/descrambling. Scrambling involves XORing data with a pseudo-random bit sequence to randomize its pattern. Descrambling uses the same pseudo-random sequence to restore the original data from the scrambled stream.

- It should support a parameterizable data bus width (`WIDTH`).  
- It should rely on a specific polynomial length (`POLY_LENGTH`) and tap (`POLY_TAP`) for the underlying PRBS generation.  
- Following features should be added:
   - Add the input bypass_scrambling. When asserted the input data should be sent unmodified to data_out with a latency of 1 clock cycle.
   - Add parameter CHECK_MODE. When 0, operate normally as a scrambler or a descrambler. When 1, check if the incoming data is a PRBS pattern or not.
   - Add output bit_count. This will be used to check the throughput of the module and should be equal to the total valid data bits sent out from this module.
- Latency considerations: This module should have the following latencies for the cases given:
   - bypass_scrambling asserted: 1 clk latency
   - bypass_scrambling deasserted and CHECK_MODE=0 (perform scrambling or descrambling): 1 clk latency.
   - bypass_scrambling deasserted and CHECK_MODE=1 (perform data_in checking for PRBS): 2 clk latency.

## Interface Definition


| **Parameter**   | **Type** | **Default** | **Description**                                                 |
|-----------------|----------|-------------|-----------------------------------------------------------------|
| `POLY_LENGTH`   | int      | 31          | Length of the LFSR in the PRBS generator/checker.               |
| `POLY_TAP`      | int      | 3           | Tap position(s) in the LFSR polynomial for feedback.            |
| `WIDTH`         | int      | 16          | Data width (in bits) for `data_in` and `data_out`.              |
| `CHECK_MODE`    | bit      | 0           | 0 => Generator mode (scrambler), 1 => Checker mode (PRBS check).|

| **Port Name**         | **I/O** | **Width**           | **Description**                                                                                 |
|-----------------------|---------|---------------------|-------------------------------------------------------------------------------------------------|
| `clk`                 | Input   | 1                   | Primary clock input. Rising edge triggered.                                                     |
| `rst`                 | Input   | 1                   | Active-high synchronous reset.                                                                  |
| `bypass_scrambling`   | Input   | 1                   | 1 => pass data directly from `data_in` to `data_out`. 0 => normal scrambler/descrambler path.   |
| `data_in`             | Input   | `WIDTH` bits        | Data word input for scrambling, descrambling, or checking.                                      |
| `valid_in`            | Input   | 1                   | Indicates `data_in` is valid on the current cycle. Active-high.                                 |
| `data_out`            | Output  | `WIDTH` bits        | Scrambled/descrambled (or pass-through) data.                                                   |
| `valid_out`           | Output  | 1                   | Indicates `data_out` is valid on the current cycle. Active-high.                                |
| `bit_count`           | Output  | 32 bits             | Total number of valid bits processed (increments by `WIDTH` every time `valid_in`=1).           |
