// Seed: 1665479623
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output wire id_2,
    output tri id_3,
    output wand id_4,
    output supply0 id_5,
    input wand id_6,
    output wor id_7,
    input tri1 id_8,
    input wire id_9,
    output supply1 id_10
);
  wire id_12, id_13;
  wire id_14;
  genvar id_15;
  wire id_16, id_17;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input wor void id_8,
    output tri1 id_9
    , id_20,
    output uwire id_10,
    input supply1 id_11,
    output wor id_12,
    output tri id_13,
    output tri0 id_14,
    input uwire id_15,
    input wor id_16,
    input uwire id_17,
    output uwire void id_18
);
  wire id_21, id_22;
  wire id_23;
  module_0(
      id_2, id_10, id_13, id_10, id_7, id_0, id_4, id_7, id_2, id_6, id_14
  );
endmodule
