Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 26 17:33:43 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_wrapper_timing_summary_routed.rpt -rpx Test_wrapper_timing_summary_routed.rpx
| Design       : Test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.706     -187.229                    132                 6199        0.055        0.000                      0                 6199        4.020        0.000                       0                  2240  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.706     -187.229                    132                 6199        0.055        0.000                      0                 6199        4.020        0.000                       0                  2240  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          132  Failing Endpoints,  Worst Slack       -1.706ns,  Total Violation     -187.229ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[0])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[0]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_153
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[10])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[10]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_143
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[11])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[11]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_142
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[12])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[12]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_141
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[13])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[13]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_140
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[14])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[14]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_139
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[15])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[15]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_138
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[16])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[16]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_137
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[17])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[17]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_136
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 6.893ns (67.674%)  route 3.293ns (32.326%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.661     2.969    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.625     4.050    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.174 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.174    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.706 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.706    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.048    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.162    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.009     5.285    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.399    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.638 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__6/O[2]
                         net (fo=2, routed)           0.566     6.204    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[30]
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.302     6.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1/O
                         net (fo=1, routed)           0.337     6.843    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.239 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         1.060     8.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.693     9.117    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[18])
                                                      4.036    13.153 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[18]
                         net (fo=1, routed)           0.002    13.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_135
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.580    12.772    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y12          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.003    
                         clock uncertainty           -0.154    12.848    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.448    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                 -1.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.802%)  route 0.220ns (54.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.561     0.901    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=12, routed)          0.220     1.263    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8][1]
    SLICE_X23Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.308 r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.308    Test_i/axi_gpio_0/U0/GPIO_DBus[3]
    SLICE_X23Y38         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.826     1.196    Test_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.091     1.253    Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.575%)  route 0.234ns (62.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.558     0.899    Test_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.234     1.274    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][3]
    SLICE_X20Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.825     1.195    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.052     1.213    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.034%)  route 0.204ns (57.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.586     0.927    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.204     1.279    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X5Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.853     1.223    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.017     1.211    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.885%)  route 0.237ns (59.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.558     0.899    Test_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X24Y39         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.237     1.300    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][1]
    SLICE_X21Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.825     1.195    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.066     1.227    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.191%)  route 0.249ns (63.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.249     1.314    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.783%)  route 0.238ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.558     0.899    Test_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X24Y39         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.238     1.301    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][2]
    SLICE_X20Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.825     1.195    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.059     1.220    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.211     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.054     1.180    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.157     1.222    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X4Y41          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.852     1.222    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.765%)  route 0.270ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.558     0.899    Test_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X24Y39         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.270     1.333    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][0]
    SLICE_X21Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.825     1.195    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.070     1.231    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.189ns (39.932%)  route 0.284ns (60.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.559     0.900    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=10, routed)          0.284     1.325    Test_i/axi_gpio_0/U0/gpio_core_1/bus2ip_rnw
    SLICE_X23Y37         LUT2 (Prop_lut2_I1_O)        0.048     1.373 r  Test_i/axi_gpio_0/U0/gpio_core_1/ip2bus_rdack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.373    Test_i/axi_gpio_0/U0/ip2bus_rdack_i
    SLICE_X23Y37         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.824     1.194    Test_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.107     1.267    Test_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y11    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y7     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y13    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y10    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y12    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X8Y33    Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X8Y33    Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y33   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



