 arch	                       circuit	                                   script_params	  vtr_flow_elapsed_time	  error	  num_io	  num_LAB	  num_DSP	  num_M9K	  num_M144K	  num_PLL	  vpr_status	  vpr_revision	            vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	     setup_WNS	  hold_TNS	  hold_WNS	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  directrf_stratixiv_arch_timing.blif	       common	         11389.29	               	       319	     61450	    240	      2535	     0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  20318744	     62	                  257	                  1374456	              930989	                 2	                   679981	                64544	                   317	           235	            74495	              M9K	                        auto	         1201.56	    11538094	               7972.87	     67.91	              10.067	          -1.90815e+06	          -9.06697	              8.46817	                                                        2.21595	                            1.55255	                434.789	                           307.795	               12316357	           -1	                 -1	                        -1	                 -1	               0	                       0	                      1.38708e+09	         18619.7	                44	                                 11.3756	              9.68425	                                             -2.84477e+06	  -10.3756	   0	         0	         730.02	                659.076	                               486.948	                  
 stratixiv_arch.timing.xml	  bitcoin_miner_stratixiv_arch_timing.blif	  common	         10794.77	               	       385	     32503	    0	        1331	     0	          1	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  14159500	     353	                 32	                   1446409	              1087537	                2	                   848902	                34220	                   225	           167	            37575	              LAB	                        auto	         922.94	     9067310	                7807.87	     37.31	              7.24532	         -833256	               -6.24532	              7.24532	                                                        1.91398	                            1.4103	                 320.733	                           228.888	               10480764	           -1	                 -1	                        -1	                 -1	               0	                       0	                      6.95909e+08	         18520.5	                168	                                10.2568	              10.2568	                                             -1.29426e+06	  -9.25683	   0	         0	         1235.31	               1013.77	                               779.43	                   
 stratixiv_arch.timing.xml	  LU230_stratixiv_arch_timing.blif	          common	         8098.17	                	       373	     16571	    116	      5040	     16	         0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  17027124	     178	                 195	                  663067	               568001	                 2	                   413013	                22116	                   430	           319	            137170	             M9K	                        auto	         1156.02	    16529088	               3614.74	     11.91	              22.683	          -3.13723e+06	          -21.683	               7.49984	                                                        1.87707	                            1.28263	                359.996	                           249.394	               17686225	           -1	                 -1	                        -1	                 -1	               0	                       0	                      2.57820e+09	         18795.7	                32	                                 22.7621	              8.6723	                                              -6.06046e+06	  -21.7621	   0	         0	         1084.27	               513.16	                                374.13	                   
 stratixiv_arch.timing.xml	  sparcT1_chip2_stratixiv_arch_timing.blif	  common	         8004.69	                	       1891	    33629	    3	        506	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  13227328	     815	                 1076	                 764693	               760412	                 1423	                416439	                36029	                   280	           207	            57960	              io	                         auto	         1776.04	    6715314	                4744.45	     25.09	              17.7852	         -3.98229e+06	          -16.7852	              5.3603	                                                         1.92235	                            1.29956	                305.523	                           205.95	                7823659	            -1	                 -1	                        -1	                 -1	               0	                       0	                      1.07375e+09	         18525.7	                35	                                 19.4742	              5.70481	                                             -5.067e+06	    -18.4742	   0	         0	         407.99	                458.841	                               328.454	                  
 stratixiv_arch.timing.xml	  LU_Network_stratixiv_arch_timing.blif	     common	         6102.65	                	       399	     31006	    112	      1175	     0	          2	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  11732784	     85	                  185	                  721554	               630079	                 28	                  403716	                32694	                   220	           163	            35860	              LAB	                        auto	         974.82	     4862703	                3908.01	     18.66	              7.59716	         -540635	               -6.59716	              4.85873	                                                        1.96697	                            1.36629	                343.57	                            241.61	                5896508	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.64235e+08	         18523.0	                39	                                 8.36129	              5.21044	                                             -844980	       -7.36129	   0	         0	         356.78	                517.825	                               384.75	                   
 stratixiv_arch.timing.xml	  neuron_stratixiv_arch_timing.blif	         common	         642.27	                 	       77	      3123	     89	       136	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2808016	      42	                  35	                   119888	               86875	                  1	                   51283	                 3425	                    129	           96	             12384	              DSP	                        auto	         99.22	      614190	                 252.74	      0.75	               7.88944	         -71856.3	              -6.88944	              6.75721	                                                        0.239697	                           0.181188	               40.0944	                           30.7467	               779799	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.28642e+08	         18462.7	                36	                                 8.47906	              7.09098	                                             -121747	       -7.47906	   0	         0	         57.56	                 62.0395	                               49.9107	                  
 stratixiv_arch.timing.xml	  sparcT1_core_stratixiv_arch_timing.blif	   common	         929.14	                 	       310	     4000	     1	        128	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2309796	      173	                 137	                  92814	                91975	                  1	                   60944	                 4439	                    82	            61	             5002	               LAB	                        auto	         288.39	     941780	                 360.75	      2.91	               7.90519	         -526570	               -6.90519	              7.90519	                                                        0.467497	                           0.318637	               52.6229	                           36.1316	               1270855	            -1	                 -1	                        -1	                 -1	               0	                       0	                      9.19900e+07	         18390.6	                42	                                 8.79283	              8.79283	                                             -666559	       -7.79283	   0	         0	         143.21	                96.5209	                               71.3979	                  
 stratixiv_arch.timing.xml	  stereo_vision_stratixiv_arch_timing.blif	  common	         618.00	                 	       506	     3246	     76	       113	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2752588	      172	                 334	                  127090	               94090	                  3	                   61732	                 3941	                    129	           96	             12384	              DSP	                        auto	         76.61	      506301	                 255.08	      0.91	               7.16713	         -50131.2	              -6.16713	              3.11472	                                                        0.183365	                           0.133733	               27.2175	                           19.1525	               583090	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.28642e+08	         18462.7	                39	                                 7.37806	              3.23633	                                             -70701.8	      -6.37806	   0	         0	         37.66	                 45.719	                                34.5655	                  
 stratixiv_arch.timing.xml	  cholesky_mc_stratixiv_arch_timing.blif	    common	         825.73	                 	       262	     4765	     59	       444	      16	         0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3151824	      111	                 151	                  140214	               108592	                 1	                   66751	                 5546	                    125	           93	             11625	              M9K	                        auto	         133.56	     843368	                 353.13	      1.95	               8.66347	         -185695	               -7.66347	              8.66347	                                                        0.541466	                           0.403375	               50.1169	                           36.1412	               1162678	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.14514e+08	         18452.8	                16	                                 9.38342	              9.38342	                                             -309485	       -8.38342	   0	         0	         117.69	                68.4359	                               51.9455	                  
 stratixiv_arch.timing.xml	  gsm_switch_stratixiv_arch_timing.blif	     common	         4260.22	                	       136	     21492	    0	        1848	     0	          1	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  9954876	      100	                 36	                   504627	               490068	                 5	                   200916	                23477	                   255	           189	            48195	              M9K	                        auto	         897.66	     4542582	                2197.07	     8.60	               11.0468	         -1.39637e+06	          -10.0468	              6.25009	                                                        1.1824	                             0.735559	               208.371	                           133.949	               5372781	            -1	                 -1	                        -1	                 -1	               0	                       0	                      8.91222e+08	         18492.0	                16	                                 11.8452	              6.67177	                                             -2.03929e+06	  -10.8452	   0	         0	         206.80	                264.672	                               179.31	                   
 stratixiv_arch.timing.xml	  mes_noc_stratixiv_arch_timing.blif	        common	         6255.12	                	       5	       23760	    0	        800	      0	          8	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  9207932	      3	                   2	                    577696	               547568	                 17	                  345674	                24573	                   193	           143	            27599	              LAB	                        auto	         1624.08	    4222808	                3388.92	     26.85	              11.1522	         -3.03105e+06	          -10.1522	              8.24227	                                                        1.72815	                            1.15694	                253.23	                            165.991	               5189942	            -1	                 -1	                        -1	                 -1	               0	                       0	                      5.12586e+08	         18572.6	                50	                                 11.6453	              8.78237	                                             -3.64998e+06	  -10.6453	   0	         0	         627.38	                465.542	                               329.407	                  
 stratixiv_arch.timing.xml	  dart_stratixiv_arch_timing.blif	           common	         1741.55	                	       69	      6862	     0	        530	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  4190956	      23	                  46	                   223304	               202401	                 1	                   131203	                7461	                    138	           102	            14076	              M9K	                        auto	         484.90	     1909826	                819.07	      5.28	               13.5042	         -1.47493e+06	          -12.5042	              12.2852	                                                        0.717786	                           0.504018	               109.198	                           74.4706	               2236036	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.60164e+08	         18482.8	                23	                                 14.3287	              13.6023	                                             -1.83714e+06	  -13.3287	   0	         0	         148.87	                155.231	                               111.57	                   
 stratixiv_arch.timing.xml	  denoise_stratixiv_arch_timing.blif	        common	         3587.13	                	       852	     14030	    24	       359	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  6073372	      264	                 588	                  355537	               274786	                 1	                   218574	                15265	                   150	           111	            16650	              LAB	                        auto	         453.34	     2318669	                2507.35	     13.98	              859.468	         -885271	               -858.468	              859.468	                                                        0.866729	                           0.621316	               140.928	                           101.345	               2942888	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.08278e+08	         18515.2	                29	                                 853.69	               853.69	                                              -1.07884e+06	  -852.69	    0	         0	         234.34	                204.646	                               153.117	                  
 stratixiv_arch.timing.xml	  sparcT2_core_stratixiv_arch_timing.blif	   common	         3486.42	                	       451	     14725	    0	        260	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5547248	      239	                 212	                  302755	               300220	                 1	                   184812	                15436	                   153	           113	            17289	              LAB	                        auto	         810.00	     3750885	                1874.07	     9.72	               11.3691	         -713223	               -10.3691	              11.3691	                                                        0.895849	                           0.591196	               131.377	                           87.272	                4713688	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.20293e+08	         18525.8	                41	                                 11.8341	              11.8341	                                             -1.03258e+06	  -10.8341	   0	         0	         377.58	                213.846	                               152.385	                  
 stratixiv_arch.timing.xml	  cholesky_bdti_stratixiv_arch_timing.blif	  common	         2115.33	                	       162	     9680	     132	      600	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5500588	      94	                  68	                   331744	               255478	                 1	                   156536	                10574	                   169	           125	            21125	              DSP	                        auto	         312.95	     2085662	                1039.16	     6.12	               8.52487	         -533673	               -7.52487	              8.52487	                                                        0.665107	                           0.468972	               121.569	                           87.0994	               2697682	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.91827e+08	         18548.0	                17	                                 9.29859	              9.29859	                                             -849363	       -8.29858	   0	         0	         292.52	                156.203	                               116.299	                  
 stratixiv_arch.timing.xml	  minres_stratixiv_arch_timing.blif	         common	         2392.28	                	       229	     7818	     78	       1459	     0	          1	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  6832220	      129	                 100	                  316623	               257480	                 3	                   183470	                9585	                    225	           167	            37575	              M9K	                        auto	         454.84	     2112396	                1039.93	     4.22	               7.00311	         -333848	               -6.00311	              4.34486	                                                        0.706755	                           0.503985	               116.802	                           84.6739	               2757007	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.95909e+08	         18520.5	                16	                                 10.128	               6.21582	                                             -549270	       -9.12798	   0	         0	         157.50	                152.794	                               115.543	                  
 stratixiv_arch.timing.xml	  stap_qrd_stratixiv_arch_timing.blif	       common	         2358.52	                	       150	     15899	    75	       553	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5073820	      68	                  82	                   284051	               234177	                 1	                   144423	                16677	                   158	           117	            18486	              LAB	                        auto	         302.80	     2275123	                1514.23	     8.80	               6.84786	         -370932	               -5.84786	              6.84786	                                                        0.650892	                           0.441326	               133.254	                           92.8372	               2729666	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.42752e+08	         18541.2	                21	                                 7.67463	              7.67463	                                             -604864	       -6.67463	   0	         0	         166.77	                169.477	                               122.241	                  
 stratixiv_arch.timing.xml	  openCV_stratixiv_arch_timing.blif	         common	         2423.05	                	       208	     7145	     213	      785	      40	         0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5864804	      106	                 102	                  279132	               212552	                 1	                   168784	                8391	                    209	           155	            32395	              DSP	                        auto	         396.31	     2722190	                1013.91	     4.17	               10.3797	         -602374	               -9.37968	              10.3797	                                                        0.701169	                           0.528072	               123.102	                           89.6526	               3401087	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.00287e+08	         18530.2	                59	                                 11.5488	              11.5488	                                             -892438	       -10.5488	   0	         0	         351.13	                216.28	                                164.905	                  
 stratixiv_arch.timing.xml	  bitonic_mesh_stratixiv_arch_timing.blif	   common	         2879.61	                	       119	     7239	     85	       1664	     0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  6632076	      87	                  32	                   233978	               190746	                 1	                   146198	                9107	                    242	           179	            43318	              M9K	                        auto	         527.68	     3450369	                1270.79	     4.95	               12.5751	         -1.51923e+06	          -11.5751	              12.5751	                                                        0.924818	                           0.667379	               146.072	                           105.965	               4515447	            -1	                 -1	                        -1	                 -1	               0	                       0	                      8.01751e+08	         18508.5	                20	                                 14.6533	              13.4146	                                             -1.90883e+06	  -13.6533	   0	         0	         306.92	                198.459	                               150.322	                  
 stratixiv_arch.timing.xml	  segmentation_stratixiv_arch_timing.blif	   common	         1672.84	                	       441	     6937	     15	       481	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3734500	      72	                  369	                  178312	               137832	                 1	                   108345	                7874	                    136	           101	            13736	              M9K	                        auto	         237.43	     1286676	                1007.79	     6.01	               856.546	         -403471	               -855.546	              856.546	                                                        0.455709	                           0.330793	               75.891	                            55.6871	               1671274	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.53781e+08	         18475.6	                25	                                 849.748	              849.748	                                             -528026	       -848.748	   0	         0	         154.43	                107.724	                               81.7368	                  
 stratixiv_arch.timing.xml	  SLAM_spheric_stratixiv_arch_timing.blif	   common	         1148.99	                	       479	     5366	     37	       0	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2824116	      323	                 156	                  140638	               111354	                 1	                   78004	                 5882	                    95	            70	             6650	               LAB	                        auto	         231.65	     1284409	                520.39	      3.16	               80.2223	         -379177	               -79.2223	              80.2223	                                                        0.429242	                           0.320272	               59.3778	                           43.4091	               1660765	            -1	                 -1	                        -1	                 -1	               0	                       0	                      1.22432e+08	         18410.9	                19	                                 79.2185	              79.2185	                                             -427808	       -78.2185	   0	         0	         242.81	                84.5945	                               64.377	                   
 stratixiv_arch.timing.xml	  des90_stratixiv_arch_timing.blif	          common	         1637.49	                	       117	     4233	     44	       860	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3919656	      85	                  32	                   138853	               110549	                 1	                   87969	                 5254	                    171	           127	            21717	              M9K	                        auto	         331.66	     1560402	                641.93	      2.38	               11.1852	         -800477	               -10.1852	              11.1852	                                                        0.529483	                           0.392159	               88.1771	                           64.8639	               2162679	            -1	                 -1	                        -1	                 -1	               0	                       0	                      4.02762e+08	         18545.9	                53	                                 11.9398	              11.9168	                                             -974732	       -10.9398	   0	         0	         230.81	                167.187	                               130.815	                  
