#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 10 16:09:28 2022
# Process ID: 12276
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_2/lab6_1_2.runs/synth_1
# Command line: vivado.exe -log register_with_set.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source register_with_set.tcl
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_2/lab6_1_2.runs/synth_1/register_with_set.vds
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_2/lab6_1_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source register_with_set.tcl -notrace
