Fitter Retime Stage Report for top
Wed Jul 29 19:51:19 2020
Quartus Prime Version 20.2.0 Build 50 06/11/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Critical Chain Summary for Clock Domain altera_reserved_tck
  6. Critical Chain Summary for Clock Domain REF_CLK_PLL
  7. Critical Chain Summary for Transfer from REF_CLK_PLL to altera_reserved_tck
  8. Critical Chain Summary for Transfer from altera_reserved_tck to REF_CLK_PLL
  9. Internal Retiming Statistics (Developer License only)
 10. Hyper-Retimer INI Usage
 11. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+---------------------------------------------------+
; Reset Sequence Requirement                        ;
+---------------------+-----------------------------+
; Clock Name          ; Number of additional cycles ;
+---------------------+-----------------------------+
; REF_CLK_PLL         ; 3                           ;
; altera_reserved_tck ; 0                           ;
+---------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                                                        ;
+--------------------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Transfer                                   ; Limiting Reason        ; Recommendation                                                                                                                    ;
+--------------------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Domain altera_reserved_tck                 ; Insufficient Registers ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Clock Domain REF_CLK_PLL                         ; Insufficient Registers ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Transfer from REF_CLK_PLL to altera_reserved_tck ; Insufficient Registers ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Transfer from altera_reserved_tck to REF_CLK_PLL ; Insufficient Registers ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
+--------------------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Critical Chain Summary for Clock Domain altera_reserved_tck
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                           ;
;                                                                                                                                                                                                    ;
; 1) Reduce the delay of 'Long Paths' in the chain                                                                                                                                                   ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                     ;
;   or remove retiming restrictions                                                                                                                                                                  ;
;    Please see <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#mtr1430270744844'>Insufficient Registers - Section 5.1.1</a> for more information. ;
;                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #1:                                                                                                                                                              ;
;  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]                                                                                           ;
;   Node is a path end-point with two or more different timing requirements                                                                                                                          ;
;    Timing Relationship #1 was 500 ps                                                                                                                                                               ;
;     From auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]                                                                                   ;
;    Timing Relationship #2 was 1000 ps                                                                                                                                                              ;
;                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #2:                                                                                                                                                              ;
;  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom                                                                                                                                    ;
;   Node is in a block that cannot be retimed.                                                                                                                                                       ;
;   Manually adjust your RTL design to add additional registers or re-position registers along the path to balance slack.                                                                            ;
;                                                                                                                                                                                                    ;
; Retiming Restriction: Cross Partition Transfer Restriction                                                                                                                                         ;
;   Unable to retime across nodes involved in cross-partition transfers:                                                                                                                             ;
;    auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3                                                                                                           ;
;    auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                    ;
+----------------------+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info            ; Register                ; Register ID ; Element                                                                                                                                    ;
+----------------------+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Restriction ; ALM Register            ; #1          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]                                    ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]|q                                  ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~LAB_RE_X148_Y17_N0_I116            ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~R10_X139_Y17_N0_I60                ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~LOCAL_INTERCONNECT_X148_Y17_N0_I48 ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~LAB_RE_X148_Y17_N0_I43             ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|dataa                                                ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|combout                                              ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5~_LAB_RE_X148_Y17_N0_I117                             ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5~_LOCAL_INTERCONNECT_X148_Y17_N0_I47                  ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5~_LAB_RE_X148_Y17_N0_I33                              ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|datad                                                ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|combout                                              ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~_LAB_RE_X148_Y17_N0_I110                             ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~_R10_X149_Y17_N0_I32                                 ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~_LOCAL_INTERCONNECT_X149_Y17_N0_I12                  ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~_LAB_RE_X149_Y17_N0_I70                              ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn|datad                                            ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn|combout                                          ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn~_LAB_RE_X149_Y17_N0_I129                         ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn~_R4_X149_Y17_N0_I10                              ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn~_R10_X142_Y17_N0_I62                             ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn~_LOCAL_INTERCONNECT_X151_Y17_N0_I57              ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X150_Y17_N0_I68     ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn~_RPI_X150_Y17_N0_I68                             ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn~_REDMUX_X150_Y17_N0_I22                          ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4xsyn~_SDM_BLOCK_RE_X185_Y0_N0_I1115                   ;
; Long Path (Critical) ;                         ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                     ;
; Retiming Restriction ; REG (SDM)               ; #2          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                 ;
+----------------------+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Internal Negative Cycle Information (Developer License only)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+--------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Negative Cycle Info                                                                            ; TDB Node1                                                                                               ; DebugID ; TDB Node2                                                                                  ; DebugID ; Extra Constraint Info                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+--------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17403 --> 0  edge1(9620) edge2(4294967295)  w(0) type(!touch)                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/f2s_ela_ret_tck.reg__nff         ; 20772   ; -1                                                                                         ; -1      ; DST_DONT_TOUCH (rdg_node=17403) BURIED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                ;                                                                                                         ;         ;                                                                                            ;         ;     auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/f2s_ela_ret_tck.reg__nff <[auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/f2s_ela_ret_tck.reg__nff] [BURIED]>: BURIED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 1853 --> 17403  edge1(9687) edge2(72914)  w(-1) slack((-10650, -21.3)) super_ct(1) type(setup) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0] ; 20992   ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; 20770   ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0 --> 1853  edge1(4294967295) edge2(4294967295)  w(0) type(!touch)                             ; -1                                                                                                      ; -1      ; -1                                                                                         ; -1      ; SRC_DONT_TOUCH (rdg_node=1853) MULTI_REQS_COMB_2 MULTI_REQS_REG_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                ;                                                                                                         ;         ;                                                                                            ;         ;     auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0] <auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]:REGOUT:0 [FF]>: MULTI_REQS_REG_2 [(500) auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0] ->  ///// (1000) auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0] -> ]    rdg_node=1853: MULTI_REQS_COMB_2 [(500) auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0] -> auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0] ///// (1000) auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0] -> auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[0]] ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+--------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain REF_CLK_PLL
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                           ;
;                                                                                                                                                                                                    ;
; 1) Reduce the delay of 'Long Paths' in the chain                                                                                                                                                   ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                     ;
;   or remove retiming restrictions                                                                                                                                                                  ;
;    Please see <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#mtr1430270744844'>Insufficient Registers - Section 5.1.1</a> for more information. ;
;                                                                                                                                                                                                    ;
; Retiming Restriction: Not fully registered RAM                                                                                                                                                     ;
;  uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a7                                                                                    ;
;   Insert more pipeline stages after the RAM block to allow better register packing..                                                                                                               ;
;   Review Fitter Report: RAM Summary                                                                                                                                                                ;
; Retiming Restriction: Not fully registered RAM                                                                                                                                                     ;
;    Please see <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#esc1445881961208'>Hyper-Pipelining - Section 2.3</a> for more information.         ;
;                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #1:                                                                                                                                                              ;
;  uFPGACHIP|_T_31[35]                                                                                                                                                                               ;
;   Node drives an asynchronous signal, such as an asynchronous clear.                                                                                                                               ;
;   Isolate asynchronous function from synchronous function using                                                                                                                                    ;
;   register duplication                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #8:                                                                                                                                                              ;
;  uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a7                                                                                    ;
;   Node is in a RAM or DSP block that cannot be retimed.                                                                                                                                            ;
;   Allow more RAM and DSP retiming by turning on global assignments ALLOW_RAM_RETIMING and ALLOW_DSP_RETIMING.                                                                                      ;
;   Otherwise manually adjust your RTL design to add additional registers or re-position registers along the path to balance slack                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                          ;
+--------------------------+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Path Info                ; Register                ; Register ID ; Element                                                                                                                      ;
+--------------------------+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Retiming Restriction     ; ALM Register            ; #1          ; uFPGACHIP|_T_31[35]                                                                                                          ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|_T_31[35]|q                                                                                                        ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|_T_31[35]~la_lab/laboutt[9]                                                                                        ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|_T_31[35]~LAB_RE_X152_Y192_N0_I103                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|_T_31[35]~C4_X151_Y192_N0_I16                                                                                      ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|_T_31[35]~R2_X150_Y193_N0_I41                                                                                      ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|_T_31[35]~R2_X149_Y193_N0_I40                                                                                      ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|_T_31[35]~C2_X148_Y191_N0_I30                                                                                      ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|_T_31[35]~R4_X149_Y192_N0_I20                                                                                      ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|_T_31[35]~LOCAL_INTERCONNECT_X151_Y192_N0_I35                                                                      ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|_T_31[35]~LAB_RE_X151_Y192_N0_I30                                                                                  ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~10|datad                                                                                                ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~10|combout                                                                                              ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~10~_LAB_RE_X151_Y192_N0_I108                                                                            ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~10~_R2_X152_Y192_N0_I31                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~10~_C2_X153_Y192_N0_I25                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~10~_R4_X150_Y194_N0_I58                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~10~_C2_X149_Y192_N0_I29                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~10~_R4_X150_Y192_N0_I16                                                                                 ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~10~_LOCAL_INTERCONNECT_X151_Y192_N0_I44                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~10~_LAB_RE_X151_Y192_N0_I0                                                                              ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12|datae                                                                                                ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12|combout                                                                                              ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12~_LAB_RE_X151_Y192_N0_I95                                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12~_R10_X141_Y192_N0_I64                                                                                ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12~_R24_C16_INTERCONNECT_DRIVER_X140_Y192_N0_I0                                                         ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12~_R24_X141_Y192_N0_I34                                                                                ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12~_R2_X148_Y192_N0_I31                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12~_R2_X149_Y192_N0_I29                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12~_R2_X151_Y192_N0_I29                                                                                 ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12~_LOCAL_INTERCONNECT_X151_Y192_N0_I9                                                                  ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12~_LAB_RE_X151_Y192_N0_I34                                                                             ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12xsyn|datac                                                                                            ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12xsyn|combout                                                                                          ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12xsyn~_LAB_RE_X151_Y192_N0_I111                                                                        ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12xsyn~_C3_X150_Y189_N0_I43                                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12xsyn~_R4_X147_Y189_N0_I56                                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12xsyn~_C4_X146_Y189_N0_I21                                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12xsyn~_R2_X147_Y193_N0_I26                                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12xsyn~_C2_X147_Y191_N0_I31                                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12xsyn~_R4_X148_Y192_N0_I30                                                                             ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~12xsyn~_LOCAL_INTERCONNECT_X151_Y192_N0_I40                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~12xsyn~_LAB_RE_X151_Y192_N0_I66                                                                         ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~13|datac                                                                                                ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~13|combout                                                                                              ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~13~_LAB_RE_X151_Y192_N0_I127                                                                            ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~13~_R2_X151_Y192_N0_I12                                                                                 ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~13~_R24_C16_INTERCONNECT_DRIVER_X152_Y192_N0_I2                                                         ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~13~_C16_X152_Y176_N0_I53                                                                                ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~13~_R24_C16_INTERCONNECT_DRIVER_X152_Y184_N0_I0                                                         ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~13~_R24_X153_Y184_N0_I34                                                                                ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~13~_R2_X175_Y184_N0_I28                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~13~_C2_X174_Y182_N0_I29                                                                                 ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|LessThan_0~13~_LOCAL_INTERCONNECT_X174_Y183_N0_I59                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|LessThan_0~13~_LAB_RE_X174_Y183_N0_I7                                                                              ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0|dataf                                                                           ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0|combout                                                                         ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0~_LAB_RE_X174_Y183_N0_I94                                                        ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0~_R4_X174_Y183_N0_I54                                                            ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0~_R4_X177_Y183_N0_I55                                                            ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0~_R4_X181_Y183_N0_I44                                                            ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0~_R4_X185_Y183_N0_I42                                                            ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0~_LOCAL_INTERCONNECT_X189_Y183_N0_I4                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|i1219~0~_LAB_RE_X189_Y183_N0_I14                                                        ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1|datad                                                                  ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1|combout                                                                ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~la_lab/laboutt[7]                                                      ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~_LAB_RE_X189_Y183_N0_I101                                              ;
; Long Path (Critical)     ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff|d                                              ;
; Long Path (Critical)     ; Hyper-Register          ; #2          ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                                                ;
; ------------------------ ; ----------------------- ; ----------- ; ---------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; ALM Register            ; #3          ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]                                                                                ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]|q                                                                              ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~LAB_RE_X174_Y183_N0_I121                                                       ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~R4_X175_Y183_N0_I37                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~R4_X178_Y183_N0_I38                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~C2_X181_Y183_N0_I7                                                             ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~R10_X182_Y184_N0_I36                                                           ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~C3_X187_Y181_N0_I37                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~R10_X188_Y183_N0_I12                                                           ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~LOCAL_INTERCONNECT_X189_Y183_N0_I27                                            ;
; Retiming Dependency      ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~LAB_RE_X189_Y183_N0_I11                                                        ;
; Retiming Dependency      ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1|dataa                                                                  ;
; Retiming Dependency      ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1|combout                                                                ;
; Retiming Dependency      ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~la_lab/laboutt[7]                                                      ;
; Retiming Dependency      ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~_LAB_RE_X189_Y183_N0_I101                                              ;
; Retiming Dependency      ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff|d                                              ;
; Retiming Dependency      ; Hyper-Register          ; #2          ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                                                ;
; ------------------------ ; ----------------------- ; ----------- ; ---------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; ALM Register            ; #3          ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]                                                                                ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]|q                                                                              ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~LAB_RE_X174_Y183_N0_I121                                                       ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~R4_X175_Y183_N0_I37                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~R4_X178_Y183_N0_I38                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~C2_X181_Y183_N0_I7                                                             ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~R10_X182_Y184_N0_I36                                                           ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~C3_X187_Y181_N0_I37                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~R10_X188_Y183_N0_I12                                                           ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~LOCAL_INTERCONNECT_X189_Y183_N0_I27                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~LAB_RE_X189_Y183_N0_I11                                                        ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1|dataa                                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1|combout                                                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~la_lab/laboutt[6]                                                      ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~_LAB_RE_X189_Y183_N0_I100                                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate|d                                                                   ;
; Long Path                ; Hyper-Register          ; #4          ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate|q                                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~_C3_X188_Y183_N0_I17                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~_LOCAL_INTERCONNECT_X189_Y184_N0_I1                                    ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~_LAB_RE_X189_Y184_N0_I21                                               ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]|d                                                                              ;
; Long Path                ; Bypassed ALM Register   ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~.comb                                                                          ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]|q                                                                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~la_lab/laboutt[10]                                                             ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X189_Y184_N0_I104                                                       ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~R2_X189_Y184_N0_I27                                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~C2_X190_Y182_N0_I31                                                            ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LOCAL_INTERCONNECT_X190_Y182_N0_I37                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X190_Y182_N0_I54                                                        ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_inst_0_bits_raw[11]~31xsyn|datad                                                    ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_inst_0_bits_raw[11]~31xsyn|combout                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_inst_0_bits_raw[11]~31xsyn~la_mlab/laboutb[7]                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_inst_0_bits_raw[11]~31xsyn~_LAB_RE_X190_Y182_N0_I121                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_inst_0_bits_raw[11]~31xsyn~_LOCAL_INTERCONNECT_X191_Y182_N0_I16                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_inst_0_bits_raw[11]~31xsyn~_LAB_RE_X191_Y182_N0_I72                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|reduce_nor_11~0xsyn|datae                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|reduce_nor_11~0xsyn|combout                                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|reduce_nor_11~0xsyn~_LAB_RE_X191_Y182_N0_I130                              ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|reduce_nor_11~0xsyn~_C4_X190_Y182_N0_I11                                   ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|reduce_nor_11~0xsyn~_C4_X190_Y186_N0_I11                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|reduce_nor_11~0xsyn~_LOCAL_INTERCONNECT_X190_Y189_N0_I56                   ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|reduce_nor_11~0xsyn~_LAB_RE_X190_Y189_N0_I60                               ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5|datab                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5|combout                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5~_LAB_RE_X190_Y189_N0_I122                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5~_LOCAL_INTERCONNECT_X189_Y189_N0_I51                        ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5~_LAB_RE_X189_Y189_N0_I75                                    ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5xsyn_27|dataa                                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5xsyn_27|combout                                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5xsyn_27~la_lab/laboutb[16]                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5xsyn_27~_LAB_RE_X189_Y189_N0_I130                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5xsyn_27~_C2_X188_Y189_N0_I12                                 ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5xsyn_27~_R10_X189_Y191_N0_I15                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5xsyn_27~_LOCAL_INTERCONNECT_X190_Y191_N0_I57                 ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[3]~5xsyn_27~_LAB_RE_X190_Y191_N0_I8                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~2|datae                                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~2|combout                                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~2~_LAB_RE_X190_Y191_N0_I98                                                    ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~2~_LOCAL_INTERCONNECT_X189_Y191_N0_I33                                        ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~2~_LAB_RE_X189_Y191_N0_I18                                                    ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~4|datac                                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~4|combout                                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~4~_LAB_RE_X189_Y191_N0_I102                                                   ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~4~_C4_X188_Y187_N0_I50                                                        ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~4~_LOCAL_INTERCONNECT_X188_Y187_N0_I33                                        ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|shift_right_2~4~_LAB_RE_X188_Y187_N0_I58                                                    ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_stalld~4xsyn_21|datac                                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_stalld~4xsyn_21|combout                                                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_stalld~4xsyn_21~_LAB_RE_X188_Y187_N0_I122                                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_stalld~4xsyn_21~_LOCAL_INTERCONNECT_X187_Y187_N0_I51                                   ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_stalld~4xsyn_21~_LAB_RE_X187_Y187_N0_I58                                               ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_killd~2xsyn|datac                                                                      ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_killd~2xsyn|combout                                                                    ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_killd~2xsyn~la_lab/laboutb[8]                                                          ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_killd~2xsyn~_LAB_RE_X187_Y187_N0_I122                                                  ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_killd~2xsyn~_C4_X186_Y183_N0_I47                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_killd~2xsyn~_LOCAL_INTERCONNECT_X187_Y185_N0_I25                                       ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ctrl_killd~2xsyn~_LAB_RE_X187_Y185_N0_I25                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn|datad                                                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn|combout                                                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn~la_lab/laboutt[12]                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn~_LAB_RE_X187_Y185_N0_I106                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn~_R4_X183_Y185_N0_I11                                                 ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn~_C4_X184_Y185_N0_I21                                                 ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn~_R4_X181_Y187_N0_I12                                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn~_LOCAL_INTERCONNECT_X182_Y187_N0_I38                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[31]~0xsyn~_LAB_RE_X182_Y187_N0_I86                                             ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]~xbothalf/xale0/xlut/xreghipi/xcebot0/hipi_out                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]|ena                                                                        ;
; Long Path                ; ALM Register            ; #5          ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                                            ;
; ------------------------ ; ----------------------- ; ----------- ; ---------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; Hyper-Register          ; #6          ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[10]~LAB_RE_X176_Y187_N0_I57_dff                                                   ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[10]~LAB_RE_X176_Y187_N0_I57_dff.q                                                 ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[10]~LAB_RE_X176_Y187_N0_I57                                                       ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]|d                                                                             ;
; Extend to locatable node ; Bypassed ALM Register   ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~.comb                                                                         ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]|q                                                                             ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~la_mlab/laboutb[9]                                                            ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~LAB_RE_X176_Y187_N0_I123                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~R4_X177_Y187_N0_I38                                                           ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~R4_X181_Y187_N0_I31                                                           ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~LOCAL_INTERCONNECT_X182_Y187_N0_I21                                           ;
; Retiming Dependency      ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~LAB_RE_X182_Y187_N0_I45                                                       ;
; Retiming Dependency      ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10|datac                                                                     ;
; Retiming Dependency      ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10|combout                                                                   ;
; Retiming Dependency      ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]|d                                                                          ;
; Retiming Dependency      ; ALM Register            ; #5          ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                                            ;
; ------------------------ ; ----------------------- ; ----------- ; ---------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; Hyper-Register          ; #6          ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[10]~LAB_RE_X176_Y187_N0_I57_dff                                                   ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[10]~LAB_RE_X176_Y187_N0_I57_dff.q                                                 ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[10]~LAB_RE_X176_Y187_N0_I57                                                       ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]|d                                                                             ;
; Extend to locatable node ; Bypassed ALM Register   ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~.comb                                                                         ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]|q                                                                             ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~la_mlab/laboutb[9]                                                            ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~LAB_RE_X176_Y187_N0_I123                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~R4_X177_Y187_N0_I38                                                           ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~R4_X181_Y187_N0_I31                                                           ;
; Extend to locatable node ;                         ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~LOCAL_INTERCONNECT_X182_Y187_N0_I21                                           ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~LAB_RE_X182_Y187_N0_I45                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10|datac                                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10|combout                                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10~la_lab/laboutb[2]                                                         ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10~_LAB_RE_X182_Y187_N0_I116                                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10~_LOCAL_INTERCONNECT_X182_Y187_N0_I19                                      ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10~_LAB_RE_X182_Y187_N0_I56                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10xsyn|datae                                                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10xsyn|combout                                                               ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10xsyn~_LAB_RE_X182_Y187_N0_I122                                             ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10xsyn~_C4_X181_Y187_N0_I8                                                   ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10xsyn~_R2_X180_Y189_N0_I17                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10xsyn~_LOCAL_INTERCONNECT_X181_Y189_N0_I27                                  ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_pc[10]~10xsyn~_LAB_RE_X181_Y189_N0_I42                                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~112|datac                                                                    ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~67|cout                                                                      ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~67~_LAB_RE_X181_Y189_N0_I135                                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~67~_LAB_RE_X181_Y188_N0_I147                                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~62|cin                                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~17|cout                                                                      ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~12|cin                                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~7|cout                                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~1|cin                                                                        ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~1|sumout                                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~1~_LAB_RE_X181_Y188_N0_I119                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~1~_LOCAL_INTERCONNECT_X182_Y188_N0_I21                                       ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|LessThan_1~1~_LAB_RE_X182_Y188_N0_I61                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn|datac                                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn|combout                                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn~_LAB_RE_X182_Y188_N0_I124                                                 ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn~_C2_X181_Y186_N0_I28                                                      ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn~_LOCAL_INTERCONNECT_X182_Y186_N0_I23                                      ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn~_LAB_RE_X182_Y186_N0_I63                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn_16|dataf                                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn_16|combout                                                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn_16~_LAB_RE_X182_Y186_N0_I122                                              ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn_16~_C3_X181_Y183_N0_I36                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn_16~_LOCAL_INTERCONNECT_X181_Y183_N0_I51                                   ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|bpu|_T_125~14xsyn_16~_LAB_RE_X181_Y183_N0_I55                                               ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0|dataf                                                                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0|combout                                                                            ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0~la_mlab/laboutb[4]                                                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0~_LAB_RE_X181_Y183_N0_I118                                                          ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0~_R2_X181_Y183_N0_I24                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0~_C2_X182_Y181_N0_I27                                                               ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0_R4_X183_Y181_N0_I27_dff|d                                                          ;
; Long Path                ; Hyper-Register          ; #7          ; uFPGACHIP|Platform|sys|tile|core|_T_897~0_R4_X183_Y181_N0_I27_dff                                                            ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0_R4_X183_Y181_N0_I27_dff|q                                                          ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0~_R4_X183_Y181_N0_I27                                                               ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0~_LOCAL_INTERCONNECT_X183_Y181_N0_I48                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|_T_897~0~_LAB_RE_X183_Y181_N0_I50                                                           ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|i7419~3xsyn|datac                                                                           ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|i7419~3xsyn|combout                                                                         ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]|d                                                                       ;
; Long Path                ; Bypassed ALM Register   ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]~.comb                                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]|q                                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]~la_lab/laboutb[4]                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]~LAB_RE_X183_Y181_N0_I118                                                ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]~C4_X182_Y177_N0_I46                                                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]~R4_X179_Y179_N0_I12                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]~LOCAL_INTERCONNECT_X182_Y179_N0_I21                                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu2[1]~LAB_RE_X182_Y179_N0_I16                                                 ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]~6|datae                                                                       ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]~6|combout                                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]~6~_LAB_RE_X182_Y179_N0_I102                                                   ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]~6~_C4_X181_Y179_N0_I21                                                        ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]~6~_LOCAL_INTERCONNECT_X182_Y180_N0_I10                                        ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]~6~_LAB_RE_X182_Y180_N0_I62                                                    ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10xsyn_26|datad                                                              ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10xsyn_26|combout                                                            ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10xsyn_26~_LAB_RE_X182_Y180_N0_I124                                          ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10xsyn_26~_LOCAL_INTERCONNECT_X181_Y180_N0_I49                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10xsyn_26~_LAB_RE_X181_Y180_N0_I16                                           ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10|datae                                                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10|combout                                                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10~_LAB_RE_X181_Y180_N0_I102                                                 ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10~_R4_X177_Y180_N0_I18                                                      ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10~_LOCAL_INTERCONNECT_X176_Y180_N0_I33                                      ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|in2_inv[0]~10~_LAB_RE_X176_Y180_N0_I18                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~56|datac                                                                          ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~31|cout                                                                           ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~21|cin                                                                            ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~11|cout                                                                           ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~16|cin                                                                            ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1|sumout                                                                          ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_LAB_RE_X176_Y180_N0_I120                                                       ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_R2_X174_Y180_N0_I25                                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_R2_X172_Y180_N0_I24                                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_R2_X171_Y180_N0_I25                                                            ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_R24_C16_INTERCONNECT_DRIVER_X170_Y180_N0_I3                                    ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_R24_X147_Y180_N0_I59                                                           ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_R4_X160_Y180_N0_I22                                                            ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_LOCAL_INTERCONNECT_X161_Y180_N0_I41                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|core|alu|add_0~1~_LAB_RE_X161_Y180_N0_I49                                                        ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]~10xsyn|datad                                                  ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]~10xsyn|combout                                                ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]~10xsyn~la_mlab/laboutb[5]                                     ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]~10xsyn~_LAB_RE_X161_Y180_N0_I119                              ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]~10xsyn~_R4_X158_Y180_N0_I14                                   ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]~10xsyn~_LOCAL_INTERCONNECT_X160_Y180_N0_I52                   ;
; Long Path                ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]~10xsyn~_MEDIUM_EAB_RE_X160_Y180_N0_I42                        ;
; Long Path                ;                         ;             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a7|portbaddr[10] ;
; Retiming Restriction     ; REG (RAM)               ; #8          ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a7~reg0          ;
+--------------------------+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Internal Negative Cycle Information (Developer License only)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Negative Cycle Info                                                                             ; TDB Node1                                                                                                           ; DebugID ; TDB Node2                                                                                                           ; DebugID ; Extra Constraint Info                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17190 --> 0  edge1(7092) edge2(4294967295)  w(0) type(!touch)                                   ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a7~reg0 ; 8760    ; -1                                                                                                                  ; -1      ; DST_DONT_TOUCH (rdg_node=17190) BURIED_FAST_FORWARDABLE-RAM                                                                                                                                                                                                                       ;
;                                                                                                 ;                                                                                                                     ;         ;                                                                                                                     ;         ;     uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~reg0 <[uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~reg0] [BURIED]>: BURIED_FAST_FORWARDABLE ;
; 6684 --> 17190  edge1(28544) edge2(7092)  w(0) slack((-6435, -6.435)) super_ct(0) type(setup)   ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[10]~LAB_RE_X182_Y187_N0_I45                                              ; 203615  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a7~reg0 ; 8760    ; N/A                                                                                                                                                                                                                                                                               ;
; 22218 --> 6684  edge1(82904) edge2(28548)  w(0) slack((-5483, -5.483)) super_ct(0) type(setup)  ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[1]~LAB_RE_X189_Y183_N0_I11                                               ; 266694  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                                   ; 62714   ; N/A                                                                                                                                                                                                                                                                               ;
; 2017 --> 22218  edge1(10133) edge2(82909)  w(-1) slack((-5265, -5.265)) super_ct(0) type(setup) ; uFPGACHIP|_T_31[35]                                                                                                 ; 22235   ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1~_C4_X189_Y183_N0_I18_dff                                      ; 304274  ; N/A                                                                                                                                                                                                                                                                               ;
; 0 --> 2017  edge1(10133) edge2(4294967295)  w(0) type(!touch)                                   ; uFPGACHIP|_T_31[35]                                                                                                 ; 22235   ; -1                                                                                                                  ; -1      ; SRC_DONT_TOUCH (rdg_node=2017) DT_AMM_FLAG_TRANSITIVE_DRIVES_ASYNC_SIGNALS                                                                                                                                                                                                        ;
;                                                                                                 ;                                                                                                                     ;         ;                                                                                                                     ;         ;     uFPGACHIP|_T_31[35] <uFPGACHIP|_T_31[35]:REGOUT:0 [FF]>: DT_AMM_FLAG_TRANSITIVE_DRIVES_ASYNC_SIGNALS    rdg_node=2017: DT_AMM_FLAG_TRANSITIVE_DRIVES_ASYNC_SIGNALS                                                                                                            ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Critical Chain Summary for Transfer from REF_CLK_PLL to altera_reserved_tck
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                           ;
;                                                                                                                                                                                                    ;
; 1) Reduce the delay of 'Long Paths' in the chain                                                                                                                                                   ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                     ;
;   or remove retiming restrictions                                                                                                                                                                  ;
;    Please see <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#mtr1430270744844'>Insufficient Registers - Section 5.1.1</a> for more information. ;
;                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #1:                                                                                                                                                              ;
;  uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]                                                                                                                    ;
;   Node is a path end-point that belongs to a cross-clock transfer                                                                                                                                  ;
;    Cross-Clock transfer is found at the node's fanouts                                                                                                                                             ;
;     SRC clock: REF_CLK_PLL                                                                                                                                                                         ;
;     DST clock: altera_reserved_tck                                                                                                                                                                 ;
;                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #2:                                                                                                                                                              ;
;  uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]                                                                                                             ;
;   Node is a path end-point with two or more different timing requirements                                                                                                                          ;
;    Timing Relationship #1 was 500 ps                                                                                                                                                               ;
;     To uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]                                                                                                       ;
;    Timing Relationship #2 was 1000 ps                                                                                                                                                              ;
;   Node is a path end-point that belongs to a cross-clock transfer                                                                                                                                  ;
;    Cross-Clock transfer is found at the node's fanins                                                                                                                                              ;
;     SRC clock: REF_CLK_PLL                                                                                                                                                                         ;
;     DST clock: altera_reserved_tck                                                                                                                                                                 ;
;                                                                                                                                                                                                    ;
; Retiming Restriction: Metastability Synchronizer                                                                                                                                                   ;
;  Add additional pipeline stages to isolate the register(s), to allow retiming optimizations to improve performance                                                                                 ;
;  or set Synchronization Register Chain Length to 1 if evaluating IP module performance                                                                                                             ;
;   uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]                                                                                                            ;
;    Please see <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#esc1445881961208'>Hyper-Pipelining - Section 2.3</a> for more information.         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                         ;
+----------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Path Info            ; Register                     ; Register ID ; Element                                                                                                                    ;
+----------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Retiming Restriction ; ALM Register                 ; #1          ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]                                             ;
; Long Path (Critical) ;                              ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]|q                                           ;
; Long Path (Critical) ;                              ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~LAB_RE_X129_Y182_N0_I119                    ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y182_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y185_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y188_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y191_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y194_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y197_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y200_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y203_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y206_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y209_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y212_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y215_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y218_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y221_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y224_N0_I5                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R2_X127_Y227_N0_I37                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X127_Y223_N0_I47                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X127_Y219_N0_I47                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R10_X128_Y220_N0_I8                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X129_Y216_N0_I46                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X129_Y212_N0_I46                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X129_Y208_N0_I46                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X129_Y204_N0_I46                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X129_Y200_N0_I46                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X129_Y196_N0_I46                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R10_X120_Y199_N0_I60                        ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X121_Y199_N0_I3                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R10_X122_Y201_N0_I5                         ;
; Long Path (Critical) ;                              ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R24_C16_INTERCONNECT_DRIVER_X131_Y201_N0_I2 ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C16_X131_Y185_N0_I53                        ;
; Long Path (Critical) ;                              ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R24_C16_INTERCONNECT_DRIVER_X131_Y189_N0_I0 ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C16_X131_Y173_N0_I53                        ;
; Long Path (Critical) ;                              ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R24_C16_INTERCONNECT_DRIVER_X131_Y177_N0_I0 ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R24_X108_Y177_N0_I69                        ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C4_X124_Y177_N0_I3                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~R10_X125_Y179_N0_I5                         ;
; Long Path (Critical) ;                              ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~LOCAL_INTERCONNECT_X129_Y179_N0_I49         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~LAB_RE_X129_Y179_N0_I16                     ;
; Long Path (Critical) ;                              ;             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]|d                                    ;
; Retiming Restriction ; REG (Metastability required) ; #2          ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]                                      ;
+----------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Internal Negative Cycle Information (Developer License only)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Negative Cycle Info                                                                            ; TDB Node1                                                                                                                          ; DebugID ; TDB Node2                                                                             ; DebugID ; Extra Constraint Info                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8861 --> 0  edge1(34782) edge2(4294967295)  w(0) type(!touch)                                  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[4]~xtophalf/xale2/xlut/xreghipi/xcetop0/hipi_out ; 86221   ; -1                                                                                    ; -1      ; DST_DONT_TOUCH (rdg_node=8861) CROSS_CLK_TRANSFER_COMB CROSS_CLK_TRANSFER_REG MULTI_REQS_COMB_2 MULTI_REQS_REG_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                ;                                                                                                                                    ;         ;                                                                                       ;         ;     uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~LAB_RE_X129_Y179_N0_I16 <2168351922:LAB_RE_X129_Y179_N0_I16 [RE]>: CROSS_CLK_TRANSFER_REG ct 3 found on its fanin cone    uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14] <uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]:REGOUT:0 [FF]>: MULTI_REQS_REG_2 CROSS_CLK_TRANSFER_REG [(500)  -> uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14] ///// (1000)  -> uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]]    rdg_node=8861: MULTI_REQS_COMB_2 CROSS_CLK_TRANSFER_COMB [(500)  -> uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14] ///// (1000)  -> uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]] ;
; 8928 --> 8861  edge1(34952) edge2(34785)  w(-1) slack((-4277, -4.277)) super_ct(3) type(setup) ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]                                                     ; 86683   ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14] ; 86364   ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0 --> 8928  edge1(4294967295) edge2(4294967295)  w(0) type(!touch)                             ; -1                                                                                                                                 ; -1      ; -1                                                                                    ; -1      ; SRC_DONT_TOUCH (rdg_node=8928) CROSS_CLK_TRANSFER_COMB CROSS_CLK_TRANSFER_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                ;                                                                                                                                    ;         ;                                                                                       ;         ;     uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13] <uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]:REGOUT:0 [FF]>: CROSS_CLK_TRANSFER_REG ct 3 found on its fanout cone    uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]~C3_X128_Y182_N0_I5 <2187685292:C3_X128_Y182_N0_I5 [RE]>: CROSS_CLK_TRANSFER_REG ct 3 found on its fanin cone    rdg_node=8928: CROSS_CLK_TRANSFER_COMB ct 3 found on its fanin cone                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Critical Chain Summary for Transfer from altera_reserved_tck to REF_CLK_PLL
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                           ;
;                                                                                                                                                                                                    ;
; 1) Reduce the delay of 'Long Paths' in the chain                                                                                                                                                   ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                     ;
;   or remove retiming restrictions                                                                                                                                                                  ;
;    Please see <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#mtr1430270744844'>Insufficient Registers - Section 5.1.1</a> for more information. ;
;                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #1:                                                                                                                                                              ;
;  uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]                                                                                                                   ;
;   Node is a path end-point that belongs to a cross-clock transfer                                                                                                                                  ;
;    Cross-Clock transfer is found at the node's fanouts                                                                                                                                             ;
;     SRC clock: altera_reserved_tck                                                                                                                                                                 ;
;     DST clock: REF_CLK_PLL                                                                                                                                                                         ;
;                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #2:                                                                                                                                                              ;
;  uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[54]                                                                                                             ;
;   Node is a path end-point that belongs to a cross-clock transfer                                                                                                                                  ;
;    Cross-Clock transfer is found at the node's fanins                                                                                                                                              ;
;     SRC clock: altera_reserved_tck                                                                                                                                                                 ;
;     DST clock: REF_CLK_PLL                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                             ;
+----------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Path Info            ; Register                ; Register ID ; Element                                                                                                             ;
+----------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Retiming Restriction ; ALM Register            ; #1          ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]                                     ;
; Long Path (Critical) ;                         ;             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]|q                                   ;
; Long Path (Critical) ;                         ;             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]~LAB_RE_X134_Y177_N0_I114            ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]~C4_X134_Y177_N0_I0                  ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]~R2_X133_Y178_N0_I35                 ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]~C4_X132_Y178_N0_I0                  ;
; Long Path (Critical) ;                         ;             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]~LOCAL_INTERCONNECT_X133_Y181_N0_I45 ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]~LAB_RE_X133_Y181_N0_I51             ;
; Long Path (Critical) ;                         ;             ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[54]|d                             ;
; Retiming Restriction ; ALM Register            ; #2          ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[54]                               ;
+----------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Internal Negative Cycle Information (Developer License only)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Negative Cycle Info                                                                            ; TDB Node1                                                                       ; DebugID ; TDB Node2                                                                             ; DebugID ; Extra Constraint Info                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6236 --> 0  edge1(4294967295) edge2(4294967295)  w(0) type(!touch)                             ; -1                                                                              ; -1      ; -1                                                                                    ; -1      ; DST_DONT_TOUCH (rdg_node=6236) CROSS_CLK_TRANSFER_COMB CROSS_CLK_TRANSFER_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                ;                                                                                 ;         ;                                                                                       ;         ;     uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]~LAB_RE_X133_Y181_N0_I51 <2171619140:LAB_RE_X133_Y181_N0_I51 [RE]>: CROSS_CLK_TRANSFER_REG ct 2 found on its fanin cone    uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[54] <uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[54]:REGOUT:0 [FF]>: CROSS_CLK_TRANSFER_REG ct 2 found on its fanin cone    rdg_node=6236: CROSS_CLK_TRANSFER_COMB ct 2 found on its fanin cone ;
; 8077 --> 6236  edge1(32445) edge2(27232)  w(-1) slack((-3971, -3.971)) super_ct(2) type(setup) ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2] ; 75337   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[54] ; 56057   ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0 --> 8077  edge1(4294967295) edge2(4294967295)  w(0) type(!touch)                             ; -1                                                                              ; -1      ; -1                                                                                    ; -1      ; SRC_DONT_TOUCH (rdg_node=8077) CROSS_CLK_TRANSFER_COMB CROSS_CLK_TRANSFER_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                ;                                                                                 ;         ;                                                                                       ;         ;     uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2] <uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]:REGOUT:0 [FF]>: CROSS_CLK_TRANSFER_REG ct 2 found on its fanout cone    uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]~C4_X134_Y177_N0_I0 <2190219663:C4_X134_Y177_N0_I0 [RE]>: CROSS_CLK_TRANSFER_REG ct 2 found on its fanin cone    rdg_node=8077: CROSS_CLK_TRANSFER_COMB ct 2 found on its fanin cone                      ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+------------------------------------------------------------------------------------------+
; Internal Retiming Statistics (Developer License only)                                    ;
+------------------------------------------------------------------------------+-----------+
; Statistic                                                                    ; Value     ;
+------------------------------------------------------------------------------+-----------+
; Number of iterations                                                         ; 11        ;
; Number of BF clock transfers                                                 ; 4         ;
; Number of all-clock-transfer BF calls                                        ; 0         ;
; Number of single-clock-transfer BF calls                                     ; 0         ;
; Number of BF iterations                                                      ; 0         ;
; Number of dual graph edges                                                   ; 116718    ;
; Number of dual graph nodes                                                   ; 65761     ;
; Number of dual graph nodes that failed EA                                    ; 0         ;
; Number of register moves                                                     ; 7399      ;
; Number of backward register moves attempted                                  ; 7669      ;
; Number of failed register moves due to initial condition                     ; 2         ;
; Number of failed register moves due to backward reconvergent                 ; 2         ;
; Number of failed register moves due to incompatibility                       ; 0         ;
; Number of failed register moves due to unsupported high power-ups on ALM FFs ; 0         ;
; Number of failed register moves due to power-up unknown buried slots         ; 0         ;
; Number of cumulative register moves                                          ; 1323      ;
; Number of clock pairs with new timing paths                                  ; 0         ;
; Number of dont_touch nodes                                                   ; 3472      ;
; Number of dont_touch useless nodes                                           ; 0         ;
; Number of traversed subdomains                                               ; 0         ;
; Number of negative cycles found                                              ; 29        ;
; Number of BF edges checked                                                   ; 0         ;
; Number of constraints in the constraint graph                                ; 344146    ;
; Number of locations disabled due to clock overuse                            ; 0         ;
; Number of dont_touch nodes to prevent self clock transfers                   ; 0         ;
; Number of cut edges extended for variable latency by zero                    ; 53        ;
; Number of cut edges extended for variable latency by one                     ; 15        ;
; Number of cut edges extended for variable latency by two                     ; 3         ;
; Number of cut edges extended for variable latency by three                   ; 6         ;
; Number of cut edges extended for variable latency by four or more            ; 8         ;
; Number of cut edges extended for variable latency already used               ; 0         ;
; Number of sclr/ena slots that can't be used because only one retimable       ; 0         ;
; Number of sclr/ena slots that must be retimed together                       ; 0         ;
; Number of dynamic hold constraint calls made                                 ; 11        ;
; Number of dynamic hold constraint call failures                              ; 8         ;
; Number of dynamic hold constraints added                                     ; 1734      ;
; Number of dynamic duplicate hold constraints skipped                         ; 0         ;
; Number of dynamic hold clock conflict                                        ; 0         ;
; Number of dynamic hold setup slack too small                                 ; 0         ;
; Number of dynamic hold should already be fixed                               ; 0         ;
; Number of dynamic hold fixed                                                 ; 0         ;
; Number of setup constraints updated by setup constraints                     ; 43        ;
; Number of setup constraints updated by heuristic constraints                 ; 0         ;
; Number of heuristic constraints updated by setup constraints                 ; 0         ;
; Number of heuristic constraints updated by heuristic constraints             ; 54        ;
; Number of setup constraints not updated by setup constraints                 ; 40        ;
; Number of setup constraints not updated by heuristic constraints             ; 0         ;
; Number of heuristic constraints not updated by setup constraints             ; 0         ;
; Number of heuristic constraints not updated by heuristic constraints         ; 0         ;
; Number of heuristic constraints looser than setup constraints                ; 0         ;
; Number of heuristic constraints tighter than setup constraints               ; 0         ;
; Number of failing heuristic constraints that appear on final critical chains ; 0         ;
; Number of clock legality calls                                               ; 2         ;
; Number of clock legality call failures                                       ; 0         ;
; Number of ALM registers with power-up CARE                                   ; 972       ;
; Maximum number of forward register moves over a dual graph node              ; 1         ;
; Maximum number of backward register moves over a dual graph node             ; 1         ;
; Fraction of relaxed nodes in BF                                              ; 0.000000  ;
; RTM report generation time (seconds)                                         ; 0.457360  ;
; Average retiming depth                                                       ; 1.063798  ;
; Total retimer cpu time                                                       ; 30.830000 ;
; Total retimer wall-clock time                                                ; 10.719264 ;
; Total retimer giga instructions                                              ; 0.000000  ;
+------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------+
; Hyper-Retimer INI Usage                                 ;
+-------------------------------------------------+-------+
; Option                                          ; Usage ;
+-------------------------------------------------+-------+
;                                                 ;       ;
; Internally Set INI's:                           ;       ;
; pti_enable_slew_dependent_delay_estimation      ; off   ;
; pti_use_uncompressed_dspf_net_for_reduced_graph ; off   ;
; qspc_exp_ramp_percent                           ; 0     ;
; qspc_nldm_max_step_size                         ; 10.0  ;
+-------------------------------------------------+-------+


+-----------------+
; Retime Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.2.0 Build 50 06/11/2020 SC Pro Edition
    Info: Processing started: Wed Jul 29 19:40:34 2020
    Info: System process ID: 1948241
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (17966): Starting Hyper-Retimer operations.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:17


