# system info standalone_hps on 2019.06.14.16:28:48
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1560522517
#
#
# Files generated for standalone_hps on 2019.06.14.16:28:48
files:
filepath,kind,attributes,module,is_top
simulation/standalone_hps.vhd,VHDL,,standalone_hps,true
simulation/submodules/mentor/altera_axi_bridge.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_axi_bridge,false
simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_axi_bridge,false
simulation/submodules/altera_axi_bridge.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_axi_bridge,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_axi_bridge,false
simulation/submodules/standalone_hps_buttons_i.vhd,VHDL,,standalone_hps_buttons_i,false
simulation/submodules/standalone_hps_hps_0.v,VERILOG,,standalone_hps_hps_0,false
simulation/submodules/standalone_hps_leds_o.vhd,VHDL,,standalone_hps_leds_o,false
simulation/submodules/standalone_hps_mm_interconnect_0.v,VERILOG,,standalone_hps_mm_interconnect_0,false
simulation/submodules/standalone_hps_mm_interconnect_1.v,VERILOG,,standalone_hps_mm_interconnect_1,false
simulation/submodules/standalone_hps_irq_mapper.sv,SYSTEM_VERILOG,,standalone_hps_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/standalone_hps_hps_0_fpga_interfaces_f2h_cold_reset_req.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/standalone_hps_hps_0_fpga_interfaces_f2h_debug_reset_req.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/standalone_hps_hps_0_fpga_interfaces_f2h_warm_reset_req.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/standalone_hps_hps_0_fpga_interfaces_f2h_stm_hw_events.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/standalone_hps_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_fpga_interfaces,false
simulation/submodules/standalone_hps_hps_0_hps_io.v,VERILOG,,standalone_hps_hps_0_hps_io,false
simulation/submodules/altera_merlin_axi_translator.sv,SYSTEM_VERILOG,,altera_merlin_axi_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/standalone_hps_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_router,false
simulation/submodules/standalone_hps_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/standalone_hps_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_cmd_demux,false
simulation/submodules/standalone_hps_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_cmd_mux,false
simulation/submodules/standalone_hps_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_rsp_demux,false
simulation/submodules/standalone_hps_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_rsp_mux,false
simulation/submodules/standalone_hps_mm_interconnect_1_avalon_st_adapter.vhd,VHDL,,standalone_hps_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/standalone_hps_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/standalone_hps_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/standalone_hps_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,standalone_hps_hps_0_hps_io_border,false
simulation/submodules/standalone_hps_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,standalone_hps_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
standalone_hps.axi_bridge_0,altera_axi_bridge
standalone_hps.buttons_i,standalone_hps_buttons_i
standalone_hps.dipsw_i,standalone_hps_buttons_i
standalone_hps.hps_0,standalone_hps_hps_0
standalone_hps.hps_0.fpga_interfaces,standalone_hps_hps_0_fpga_interfaces
standalone_hps.hps_0.hps_io,standalone_hps_hps_0_hps_io
standalone_hps.hps_0.hps_io.border,standalone_hps_hps_0_hps_io_border
standalone_hps.leds_o,standalone_hps_leds_o
standalone_hps.mm_interconnect_0,standalone_hps_mm_interconnect_0
standalone_hps.mm_interconnect_0.axi_bridge_0_s0_translator,altera_merlin_axi_translator
standalone_hps.mm_interconnect_0.hps_0_h2f_axi_master_id_pad,altera_merlin_axi_translator
standalone_hps.mm_interconnect_1,standalone_hps_mm_interconnect_1
standalone_hps.mm_interconnect_1.leds_o_s1_translator,altera_merlin_slave_translator
standalone_hps.mm_interconnect_1.dipsw_i_s1_translator,altera_merlin_slave_translator
standalone_hps.mm_interconnect_1.buttons_i_s1_translator,altera_merlin_slave_translator
standalone_hps.mm_interconnect_1.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
standalone_hps.mm_interconnect_1.leds_o_s1_agent,altera_merlin_slave_agent
standalone_hps.mm_interconnect_1.dipsw_i_s1_agent,altera_merlin_slave_agent
standalone_hps.mm_interconnect_1.buttons_i_s1_agent,altera_merlin_slave_agent
standalone_hps.mm_interconnect_1.leds_o_s1_agent_rsp_fifo,altera_avalon_sc_fifo
standalone_hps.mm_interconnect_1.leds_o_s1_agent_rdata_fifo,altera_avalon_sc_fifo
standalone_hps.mm_interconnect_1.dipsw_i_s1_agent_rsp_fifo,altera_avalon_sc_fifo
standalone_hps.mm_interconnect_1.dipsw_i_s1_agent_rdata_fifo,altera_avalon_sc_fifo
standalone_hps.mm_interconnect_1.buttons_i_s1_agent_rsp_fifo,altera_avalon_sc_fifo
standalone_hps.mm_interconnect_1.buttons_i_s1_agent_rdata_fifo,altera_avalon_sc_fifo
standalone_hps.mm_interconnect_1.router,standalone_hps_mm_interconnect_1_router
standalone_hps.mm_interconnect_1.router_001,standalone_hps_mm_interconnect_1_router
standalone_hps.mm_interconnect_1.router_002,standalone_hps_mm_interconnect_1_router_002
standalone_hps.mm_interconnect_1.router_003,standalone_hps_mm_interconnect_1_router_002
standalone_hps.mm_interconnect_1.router_004,standalone_hps_mm_interconnect_1_router_002
standalone_hps.mm_interconnect_1.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
standalone_hps.mm_interconnect_1.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
standalone_hps.mm_interconnect_1.leds_o_s1_burst_adapter,altera_merlin_burst_adapter
standalone_hps.mm_interconnect_1.dipsw_i_s1_burst_adapter,altera_merlin_burst_adapter
standalone_hps.mm_interconnect_1.buttons_i_s1_burst_adapter,altera_merlin_burst_adapter
standalone_hps.mm_interconnect_1.cmd_demux,standalone_hps_mm_interconnect_1_cmd_demux
standalone_hps.mm_interconnect_1.cmd_demux_001,standalone_hps_mm_interconnect_1_cmd_demux
standalone_hps.mm_interconnect_1.cmd_mux,standalone_hps_mm_interconnect_1_cmd_mux
standalone_hps.mm_interconnect_1.cmd_mux_001,standalone_hps_mm_interconnect_1_cmd_mux
standalone_hps.mm_interconnect_1.cmd_mux_002,standalone_hps_mm_interconnect_1_cmd_mux
standalone_hps.mm_interconnect_1.rsp_demux,standalone_hps_mm_interconnect_1_rsp_demux
standalone_hps.mm_interconnect_1.rsp_demux_001,standalone_hps_mm_interconnect_1_rsp_demux
standalone_hps.mm_interconnect_1.rsp_demux_002,standalone_hps_mm_interconnect_1_rsp_demux
standalone_hps.mm_interconnect_1.rsp_mux,standalone_hps_mm_interconnect_1_rsp_mux
standalone_hps.mm_interconnect_1.rsp_mux_001,standalone_hps_mm_interconnect_1_rsp_mux
standalone_hps.mm_interconnect_1.avalon_st_adapter,standalone_hps_mm_interconnect_1_avalon_st_adapter
standalone_hps.mm_interconnect_1.avalon_st_adapter.error_adapter_0,standalone_hps_mm_interconnect_1_avalon_st_adapter_error_adapter_0
standalone_hps.mm_interconnect_1.avalon_st_adapter_001,standalone_hps_mm_interconnect_1_avalon_st_adapter
standalone_hps.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,standalone_hps_mm_interconnect_1_avalon_st_adapter_error_adapter_0
standalone_hps.mm_interconnect_1.avalon_st_adapter_002,standalone_hps_mm_interconnect_1_avalon_st_adapter
standalone_hps.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,standalone_hps_mm_interconnect_1_avalon_st_adapter_error_adapter_0
standalone_hps.irq_mapper,standalone_hps_irq_mapper
standalone_hps.irq_mapper_001,standalone_hps_irq_mapper
standalone_hps.rst_controller,altera_reset_controller
standalone_hps.rst_controller_001,altera_reset_controller
