# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright 2022 Analog Devices Inc.
%YAML 1.2
---
$id: http://devicetree.org/schemas/iio/adc/adi,ad4630.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Analog Devices AD4630 ADC family device driver

maintainers:
  - Nuno Sa <nuno.sa@analog.com>

description: |
  Analog Devices AD4630 Dual Channel Precision SAR ADC family

  https://www.analog.com/media/en/technical-documentation/data-sheets/ad4630-24_ad4632-24.pdf
  https://www.analog.com/media/en/technical-documentation/data-sheets/ad4630-16-4632-16.pdf
  https://www.analog.com/media/en/technical-documentation/data-sheets/ad4030-24-4032-24.pdf

properties:

  compatible:
    enum:
      - adi,ad4030-24
      - adi,ad4630-16
      - adi,ad4630-24
      - adi,ad463x

  reg:
    maxItems: 1

  clocks:
    description:
      Trigger reference clock

  clock-names:
    const: trigger_clock

  dmas:
    maxItems: 1

  dma-names:
    const: rx

  pwms:
    minItems: 1
    maxItems: 2

  pwm-names:
    oneOf:
      - items:
          - const: cnv
          - const: spi_trigger
      - items:
          - const: cnv

  reset-gpios:
    maxItems: 1

  spi-max-frequency:
    maximum: 80000000

  vdd-supply: true
  vdd_1_8-supply: true
  vio-supply: true

  vref-supply:
    description:
      Optional External unbuffered reference. Used when vrefin-supply is not
      connected.

  vrefin-supply:
    description:
      Internal buffered Reference. Used when vref-supply is not connected.

  adi,lane-mode:
    description:
      Change the number of SPI data lanes.

      0 - 1 Lane per channel.
      1 - 2 Lanes per channel.
      2 - 4 Lanes per channel.
      3 - Interleaved Lanes. The Channel 0 and Channel 1 conversion data is
          interleaved on SDO0.
    $ref: /schemas/types.yaml#/definitions/uint32
    enum: [0, 1, 2, 3]
    default: 0

  adi,clock-mode:
    description:
      Change the clock distribution mode.

      0 - Spi-compatible. Normal SPI operation clocking.
      1 - Echo-clock. Synchronous clock echoing to ease timing requirements
          when using isolation on the digital interface.
      2 - Host. The Host clock mode uses an internal oscillator to clock out
          the data bits. In this mode, the spi controller is not driving SCLK.
    $ref: /schemas/types.yaml#/definitions/uint32
    enum: [0, 1, 2]
    default: 0

  adi,dual-data-rate:
    description:
      Enable dual data rate (DDR) in which two bits (per active lane) are
      transmitted in one clock cycle. This can reduce the serial clock to
      10 MHz while operating at a sample rate of 2 MSPS.
    type: boolean

  adi,out-data-mode:
    description:
      The device supports multiple sample formats.

      0 - Sample is 16 or 24 bit (depending on the device) differential voltage
      1 - Sample is composed of 16-bit differential voltage and 8-bit
          common voltage.
      2 - Sample is composed of 24-bit differential voltage and 8-bit
          common voltage,
      3 - Sample is an averaged 30-bit differential voltage.
    $ref: /schemas/types.yaml#/definitions/uint32
    enum: [0, 1, 2, 3]
    default: 0

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - dmas
  - dma-names
  - pwms
  - pwm-names

allOf:
  - $ref: /schemas/spi/spi-peripheral-props.yaml#
  - if:
      properties:
        compatible:
          contains:
            const: adi,ad4630-16
    then:
      properties:
        adi,out-data-mode:
          enum: [0, 1, 3]
  - if:
      properties:
        compatible:
          contains:
            const: adi,ad4030-24
    then:
      properties:
        adi,lane-mode:
          enum: [0, 1, 2]
  - if:
      properties:
        adi,clock-mode:
          const: 0
    then:
      properties:
        adi,dual-data-rate: false


unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/gpio/gpio.h>

    spi {
        #address-cells = <1>;
        #size-cells = <0>;

        adc@0 {
            compatible = "adi,ad463x";
            reg = <0>;
            spi-max-frequency = <80000000>;

            vdd-supply = <&vdd>;
            vdd_1_8-supply = <&vdd_1_8>;
            vio-supply = <&vio>;
            vref-supply = <&vref>;

            clocks = <&clk0>;
            clock-names = "trigger_clock";
            dmas = <&dma 0>;
            dma-names = "rx";
            pwm-names = "cnv", "spi_trigger";
            pwms = <&axi_pwm_gen 1 0>, <&axi_pwm_gen 0 0>;
            reset-gpios = <&gpio 0 GPIO_ACTIVE_LOW>;

            adi,lane-mode = <1>;
            adi,clock-mode = <1>;
            adi,dual-data-rate;
            adi,out-data-mode = <3>;
        };
    };
...
