module sync_ram (
    input  wire        clk,
    input  wire        we,         // write enable: 1=write, 0=read
    input  wire [3:0]  addr,       // 4-bit address = 16 locations
    input  wire [7:0]  data_in,
    output reg  [7:0]  data_out
);

    // 16 x 8-bit RAM
    reg [7:0] memory [0:15];

    always @(posedge clk) begin
        if (we) begin
            // WRITE operation
            memory[addr] <= data_in;
        end else begin
            // READ operation
            data_out <= memory[addr];
        end
    end

endmodule

