// Seed: 2677287650
module module_0 (
    input wire id_0,
    input wire id_1
);
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    output wand id_2,
    inout logic id_3,
    input uwire id_4,
    id_12,
    input logic id_5,
    input uwire id_6,
    output logic id_7,
    input wire id_8,
    input uwire id_9,
    input supply1 id_10
);
  always begin : LABEL_0
    fork
      begin : LABEL_0
        id_7 <= 1'b0;
        id_7 <= id_1;
      end
    join
  end
  always begin : LABEL_0
    id_3 = 1;
    id_3 <= id_5;
  end
  tri1 id_13 = 1;
  wire id_14;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign id_12 = 1 & id_12;
  xnor primCall (id_7, id_0, id_1, id_6, id_3, id_12);
endmodule
