# CAD&VLSI VLSI concepts

### Contents

```
(2022.01.12)
✔ Chapter1. Introduction
  - 1.1a Timing arc
  - 1.1b Unate: Timing arc
  - 1.1c Unateness of Complex circuit : Timing arc 
  - 1.2a LIB File syntax for logic gates : Timing Sense
  - 1.2b LIB File syntax for complex circuit : Timing Sense
  
✔ Chatper2. Static Timing Analysis
  - 2.1 Timing Paths
  - 2.2 Time Borrowing
  - 2.3a Basic Concept of Setup-Hold
  - 2.3b Basic Concept of Setup-Hold Violation
  - 2.3c Examples : Setup-Hold Time/Violation
```
------
### Source
http://www.vlsi-expert.com
