// Seed: 938934423
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    input uwire id_7
);
  supply1 id_9;
  assign id_9 = id_5;
  tri1 id_10;
  initial begin
    $display(id_1, 1);
  end
  assign id_10 = id_4;
  always @(posedge 1'b0, posedge id_7) begin
    force id_6 = id_2 !=? 1'b0;
  end
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    output wor id_6,
    input wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    input supply0 id_12
);
  assign id_6 = id_3;
  module_0(
      id_11, id_11, id_8, id_3, id_11, id_12, id_10, id_12
  );
endmodule
