#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 11 02:19:30 2022
# Process ID: 7540
# Current directory: D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.runs/synth_1
# Command line: vivado.exe -log csync_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source csync_top.tcl
# Log file: D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.runs/synth_1/csync_top.vds
# Journal file: D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source csync_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top csync_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 859.051 ; gain = 172.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'csync_top' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_top.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter CFO_WIDTH bound to: 19 - type: integer 
	Parameter TIMING_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csync_ctrl' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_ctrl.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter REG_BANK_ADDR bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter p_arcOFF bound to: 3'b001 
	Parameter p_arcON bound to: 3'b010 
	Parameter p_arcSTUCK bound to: 3'b100 
	Parameter p_stageOFF bound to: 4'b0001 
	Parameter p_stageHOLD bound to: 4'b0010 
	Parameter p_stageST bound to: 4'b0100 
	Parameter p_stageON bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'csync_ctrl' (1#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'csync_stage1' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_stage1.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter REG_BANK_ADDR bound to: 8 - type: integer 
	Parameter FFO_WIDTH bound to: 19 - type: integer 
	Parameter TIMING_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sample_codecover_mul' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/sample_codecover_mul.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sample_codecover_mul' (2#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/sample_codecover_mul.v:22]
INFO: [Synth 8-6157] synthesizing module 'symbol_regfile' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/symbol_regfile.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter REG_BANK_ADDR bound to: 8 - type: integer 
	Parameter REG_BANK_LENGTH bound to: 137 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'symbol_regfile' (3#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/symbol_regfile.v:22]
INFO: [Synth 8-6157] synthesizing module 'cmplx_mul' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/cmplx_mul.v:20]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmplx_mul' (4#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/cmplx_mul.v:20]
INFO: [Synth 8-6157] synthesizing module 'two_samples_accumulator' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/two_samples_accumulator.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'two_samples_accumulator' (5#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/two_samples_accumulator.v:21]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (6#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:22]
INFO: [Synth 8-6157] synthesizing module 'metric_filter' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/metric_filter.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'metric_filter' (7#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/metric_filter.v:22]
INFO: [Synth 8-6157] synthesizing module 'acquisition_checker' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/acquisition_checker.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'acquisition_checker' (8#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/acquisition_checker.v:21]
INFO: [Synth 8-6157] synthesizing module 'arctan' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/arctan.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT bound to: 2'b01 
	Parameter DIVISION bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fixed_add' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:22]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter INT_BITS bound to: 6 - type: integer 
	Parameter FRAC_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_add' (9#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:22]
INFO: [Synth 8-6157] synthesizing module 'fixed_add__parameterized0' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:22]
	Parameter DATA_WIDTH bound to: 19 - type: integer 
	Parameter INT_BITS bound to: 6 - type: integer 
	Parameter FRAC_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_add__parameterized0' (9#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:22]
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/divider.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_add__parameterized1' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INT_BITS bound to: 6 - type: integer 
	Parameter FRAC_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_add__parameterized1' (9#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:22]
INFO: [Synth 8-6155] done synthesizing module 'divider' (10#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/divider.v:21]
INFO: [Synth 8-6155] done synthesizing module 'arctan' (11#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/arctan.v:22]
INFO: [Synth 8-6155] done synthesizing module 'csync_stage1' (12#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_stage1.v:21]
INFO: [Synth 8-6157] synthesizing module 'csync_storage' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_storage.v:22]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter CFO_WIDTH bound to: 19 - type: integer 
	Parameter TIMING_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram_wrapper' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/bd/dual_port_ram/hdl/dual_port_ram_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/bd/dual_port_ram/synth/dual_port_ram.v:13]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram_blk_mem_gen_0_1' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.runs/synth_1/.Xil/Vivado-7540-Jarvis/realtime/dual_port_ram_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram_blk_mem_gen_0_1' (13#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.runs/synth_1/.Xil/Vivado-7540-Jarvis/realtime/dual_port_ram_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (14#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/bd/dual_port_ram/synth/dual_port_ram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram_wrapper' (15#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/bd/dual_port_ram/hdl/dual_port_ram_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'csync_storage' (16#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_storage.v:22]
INFO: [Synth 8-6157] synthesizing module 'coarse_rom' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/coarse_rom.v:21]
	Parameter ROM_WIDTH bound to: 16 - type: integer 
	Parameter ROM_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coarse_rom' (17#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/coarse_rom.v:21]
INFO: [Synth 8-6157] synthesizing module 'csync_stage2' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_stage2.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CFO_WIDTH bound to: 19 - type: integer 
	Parameter TIMING_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ifo_adder' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/ifo_adder.v:22]
	Parameter CFO_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ifo_adder' (18#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/ifo_adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'cordic_top' [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:20]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter OFFSET_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_ctrl' [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_ctrl.v:21]
	Parameter p_rstnState bound to: 2'b01 
	Parameter p_rotationState bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cordic_ctrl' (19#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'cordic_ROM' [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_ROM.v:22]
INFO: [Synth 8-226] default block is never used [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_ROM.v:28]
INFO: [Synth 8-6155] done synthesizing module 'cordic_ROM' (20#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_ROM.v:22]
INFO: [Synth 8-6157] synthesizing module 'cordic_shifter' [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_shifter.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_shifter.v:31]
INFO: [Synth 8-226] default block is never used [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_shifter.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cordic_shifter' (21#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_shifter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cordic_top' (22#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'xcor_abs' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:40]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:41]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:42]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:44]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:45]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:46]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:48]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:49]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:50]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:52]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:53]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:54]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:56]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:57]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xcor_abs' (23#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_abs.v:21]
INFO: [Synth 8-6157] synthesizing module 'xcor_peak_comparator' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_peak_comparator.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/comparator.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (24#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/comparator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'xcor_peak_comparator' (25#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/xcor_peak_comparator.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_stage2.v:371]
WARNING: [Synth 8-3848] Net w_fineValid in module/entity csync_stage2 does not have driver. [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_stage2.v:99]
INFO: [Synth 8-6155] done synthesizing module 'csync_stage2' (26#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_stage2.v:21]
WARNING: [Synth 8-3848] Net w_romAddr in module/entity csync_top does not have driver. [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_top.v:70]
INFO: [Synth 8-6155] done synthesizing module 'csync_top' (27#1) [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/csync_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 925.715 ; gain = 239.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 925.715 ; gain = 239.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 925.715 ; gain = 239.445
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/bd/dual_port_ram/ip/dual_port_ram_blk_mem_gen_0_1/dual_port_ram_blk_mem_gen_0_1/dual_port_ram_blk_mem_gen_0_1_in_context.xdc] for cell 'u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/bd/dual_port_ram/ip/dual_port_ram_blk_mem_gen_0_1/dual_port_ram_blk_mem_gen_0_1/dual_port_ram_blk_mem_gen_0_1_in_context.xdc] for cell 'u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0'
Parsing XDC File [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/constrs_1/new/constr.xdc]
Parsing XDC File [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1061.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1061.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1061.051 ; gain = 374.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1061.051 ; gain = 374.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1061.051 ; gain = 374.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_metricEn_reg' in module 'csync_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_arcCurrState_reg' in module 'csync_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_stageCurrState_reg' in module 'csync_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:39]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:39]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/fixed_add.v:39]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'arctan'
INFO: [Synth 8-802] inferred FSM for state register 'r_currentState_reg' in module 'cordic_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:146]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:155]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                p_arcOFF |                              001 |                              001
                 p_arcON |                              010 |                              010
              p_arcSTUCK |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_arcCurrState_reg' in module 'csync_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              p_stageOFF |                             0001 |                             0001
             p_stageHOLD |                             0010 |                             0010
               p_stageST |                             0100 |                             0100
               p_stageON |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_stageCurrState_reg' in module 'csync_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    INIT |                               01 |                               01
                DIVISION |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'arctan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
             p_rstnState |                               01 |                               01
         p_rotationState |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_currentState_reg' in module 'cordic_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1061.051 ; gain = 374.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     20 Bit       Adders := 10    
	   3 Input     19 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 4     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 19    
	   3 Input     16 Bit       Adders := 16    
	   2 Input     15 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 5     
	               19 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 47    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module csync_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module sample_codecover_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module cmplx_mul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
Module two_samples_accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
Module accumulator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module metric_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
Module fixed_add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fixed_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module fixed_add__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module divider 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module arctan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module csync_storage 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module ifo_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 4     
Module cordic_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module cordic_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module cordic_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module xcor_abs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xcor_peak_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module csync_stage2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 4     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP u_CMPLX_MUL/o_Yr1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yr1 is absorbed into DSP u_CMPLX_MUL/o_Yr1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yi1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yi1 is absorbed into DSP u_CMPLX_MUL/o_Yi1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yr1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yr1 is absorbed into DSP u_CMPLX_MUL/o_Yr1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yi1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yi1 is absorbed into DSP u_CMPLX_MUL/o_Yi1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yr1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yr1 is absorbed into DSP u_CMPLX_MUL/o_Yr1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yi1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yi1 is absorbed into DSP u_CMPLX_MUL/o_Yi1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yr1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yr1 is absorbed into DSP u_CMPLX_MUL/o_Yr1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yi1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yi1 is absorbed into DSP u_CMPLX_MUL/o_Yi1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yr1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yr1 is absorbed into DSP u_CMPLX_MUL/o_Yr1.
DSP Report: Generating DSP u_CMPLX_MUL/o_Yi1, operation Mode is: A*(B:0x26e).
DSP Report: operator u_CMPLX_MUL/o_Yi1 is absorbed into DSP u_CMPLX_MUL/o_Yi1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yr1, operation Mode is: A*B.
DSP Report: operator o_Yr1 is absorbed into DSP o_Yr1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP o_Yi1, operation Mode is: A*B.
DSP Report: operator o_Yi1 is absorbed into DSP o_Yi1.
DSP Report: Generating DSP r_Intermediate1_Q_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate1_Q_reg0 is absorbed into DSP r_Intermediate1_Q_reg0.
DSP Report: Generating DSP r_Intermediate1_I_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate1_I_reg0 is absorbed into DSP r_Intermediate1_I_reg0.
DSP Report: Generating DSP r_Intermediate2_Q_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate2_Q_reg0 is absorbed into DSP r_Intermediate2_Q_reg0.
DSP Report: Generating DSP r_Intermediate2_I_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate2_I_reg0 is absorbed into DSP r_Intermediate2_I_reg0.
DSP Report: Generating DSP r_Intermediate3_Q_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate3_Q_reg0 is absorbed into DSP r_Intermediate3_Q_reg0.
DSP Report: Generating DSP r_Intermediate3_I_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate3_I_reg0 is absorbed into DSP r_Intermediate3_I_reg0.
DSP Report: Generating DSP r_Intermediate4_Q_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate4_Q_reg0 is absorbed into DSP r_Intermediate4_Q_reg0.
DSP Report: Generating DSP r_Intermediate4_I_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate4_I_reg0 is absorbed into DSP r_Intermediate4_I_reg0.
DSP Report: Generating DSP r_Intermediate5_Q_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate5_Q_reg0 is absorbed into DSP r_Intermediate5_Q_reg0.
DSP Report: Generating DSP r_Intermediate5_I_reg0, operation Mode is: A*B.
DSP Report: operator r_Intermediate5_I_reg0 is absorbed into DSP r_Intermediate5_I_reg0.
DSP Report: Generating DSP u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yi1, operation Mode is: A*(B:0x3e0).
DSP Report: operator u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yi1 is absorbed into DSP u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yi1.
DSP Report: Generating DSP u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yr1, operation Mode is: A*B.
DSP Report: operator u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yr1 is absorbed into DSP u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yr1.
DSP Report: Generating DSP u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yr1, operation Mode is: A*B.
DSP Report: operator u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yr1 is absorbed into DSP u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yr1.
DSP Report: Generating DSP u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yi1, operation Mode is: A*B.
DSP Report: operator u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yi1 is absorbed into DSP u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yi1.
DSP Report: Generating DSP u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yi1, operation Mode is: A*B.
DSP Report: operator u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yi1 is absorbed into DSP u_CSYNC_STAGE1/u_CMPLX_MUL/o_Yi1.
DSP Report: Generating DSP u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1, operation Mode is: A*(B:0x3e0).
DSP Report: operator u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1 is absorbed into DSP u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1.
DSP Report: Generating DSP u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2, operation Mode is: A*B.
DSP Report: operator u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2 is absorbed into DSP u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2.
DSP Report: Generating DSP u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1, operation Mode is: PCIN+A*B.
DSP Report: operator u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1 is absorbed into DSP u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1.
DSP Report: operator u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2 is absorbed into DSP u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1.
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[6]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[7]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[8]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[9]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[10]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[11]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[12]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[13]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[14]' (FDCE) to 'u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE1/u_ARCTAN/r_theta_1stq_reg[18] )
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[0]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[1]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[2]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[3]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[4]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[5]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[6]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[7]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[8]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[9]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[10]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[11]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[12]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[13]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[14]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[15]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[16]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[17]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_1/r_fineOffset_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_CSYNC_STAGE2/u_CORDIC_1/\r_fineOffset_reg[18] )
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[0]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[1]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[2]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[3]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[4]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[5]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[6]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[7]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[8]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[9]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[10]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[11]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[12]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[13]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[14]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[15]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[16]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[17]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_2/r_fineOffset_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_CSYNC_STAGE2/u_CORDIC_2/\r_fineOffset_reg[18] )
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[0]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[1]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[2]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[3]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[4]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[5]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[6]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[7]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[8]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[9]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[10]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[11]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[12]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[13]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[14]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[15]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[16]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[17]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_3/r_fineOffset_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_CSYNC_STAGE2/u_CORDIC_3/\r_fineOffset_reg[18] )
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[0]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[1]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[2]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[3]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[4]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[5]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[6]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[7]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[8]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[9]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[10]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[11]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[12]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[13]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[14]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[15]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[16]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[17]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_4/r_fineOffset_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_CSYNC_STAGE2/u_CORDIC_4/\r_fineOffset_reg[18] )
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[0]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[1]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[2]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[3]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[4]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[5]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[6]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[7]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[8]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[9]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[10]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[11]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[12]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[13]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[14]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[15]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[16]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[17]' (FDCE) to 'u_CSYNC_STAGE2/u_CORDIC_5/r_fineOffset_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_CSYNC_STAGE2/u_CORDIC_5/\r_fineOffset_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE1/u_ARCTAN/r_core_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_CSYNC_STAGE2/\r_updatedCFO_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STORAGE/r_CFO_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1061.051 ; gain = 374.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------+---------------+----------------+
|Module Name | RTL Object              | Depth x Width | Implemented As | 
+------------+-------------------------+---------------+----------------+
|coarse_rom  | o_romData_I             | 256x12        | LUT            | 
|coarse_rom  | o_romData_Q             | 256x11        | LUT            | 
|csync_top   | u_CSYNC_ROM/o_romData_I | 256x12        | LUT            | 
|csync_top   | u_CSYNC_ROM/o_romData_Q | 256x11        | LUT            | 
+------------+-------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------------------+-----------+----------------------+---------------------------------+
|Module Name | RTL Object                                     | Inference | Size (Depth x Width) | Primitives                      | 
+------------+------------------------------------------------+-----------+----------------------+---------------------------------+
|csync_top   | u_CSYNC_STAGE1/u_REG_FILE/r_registerBank_Q_reg | Implied   | 256 x 16             | RAM16X1S x 16  RAM128X1S x 16   | 
|csync_top   | u_CSYNC_STAGE1/u_REG_FILE/r_registerBank_I_reg | Implied   | 256 x 16             | RAM16X1S x 16  RAM128X1S x 16   | 
+------------+------------------------------------------------+-----------+----------------------+---------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x26e) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xcor_abs            | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x3e0) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul           | A*(B:0x3e0) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|acquisition_checker | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|acquisition_checker | PCIN+A*B    | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1084.598 ; gain = 398.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1108.254 ; gain = 421.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------------------------------------+-----------+----------------------+---------------------------------+
|Module Name | RTL Object                                     | Inference | Size (Depth x Width) | Primitives                      | 
+------------+------------------------------------------------+-----------+----------------------+---------------------------------+
|csync_top   | u_CSYNC_STAGE1/u_REG_FILE/r_registerBank_Q_reg | Implied   | 256 x 16             | RAM16X1S x 16  RAM128X1S x 16   | 
|csync_top   | u_CSYNC_STAGE1/u_REG_FILE/r_registerBank_I_reg | Implied   | 256 x 16             | RAM16X1S x 16  RAM128X1S x 16   | 
+------------+------------------------------------------------+-----------+----------------------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CSYNC_STAGE2/r_updatedCFO_reg[18] )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:172]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/cfo_corrector/cordic.srcs/sources_1/new/cordic_top.v:173]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.srcs/sources_1/new/accumulator.v:45]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1184.754 ; gain = 498.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1189.430 ; gain = 503.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1189.430 ; gain = 503.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.430 ; gain = 503.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.430 ; gain = 503.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.430 ; gain = 503.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.430 ; gain = 503.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |dual_port_ram_blk_mem_gen_0_1 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |dual_port_ram_blk_mem_gen_0_1 |     1|
|2     |BUFG                          |     2|
|3     |CARRY4                        |   321|
|4     |DSP48E1                       |    48|
|5     |LUT1                          |   140|
|6     |LUT2                          |   782|
|7     |LUT3                          |   415|
|8     |LUT4                          |   103|
|9     |LUT5                          |   308|
|10    |LUT6                          |   840|
|11    |RAM128X1S                     |    32|
|12    |RAM16X1S                      |    32|
|13    |FDCE                          |  1144|
|14    |FDPE                          |    31|
|15    |FDRE                          |    18|
|16    |IBUF                          |    36|
|17    |OBUF                          |    20|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |  4336|
|2     |  u_CSYNC_CTRL                   |csync_ctrl                |   511|
|3     |  u_CSYNC_STAGE1                 |csync_stage1              |  1014|
|4     |    u_ACQUISITION_CHECKER        |acquisition_checker       |    10|
|5     |    u_ARCTAN                     |arctan                    |   401|
|6     |      u_fixed_add1               |fixed_add                 |    17|
|7     |      u_fixed_add2               |fixed_add__parameterized0 |    19|
|8     |      u_divider                  |divider                   |   150|
|9     |        u_fixed_add1             |fixed_add__parameterized1 |     4|
|10    |    u_CMPLX_MUL                  |cmplx_mul_21              |    76|
|11    |    u_METRIC_FILTER              |metric_filter             |    64|
|12    |      u_CMPLX_MUL_2              |cmplx_mul_24              |     2|
|13    |    u_REDUCED_METRIC_ACCUMULATOR |accumulator_22            |   145|
|14    |    u_REG_FILE                   |symbol_regfile            |   104|
|15    |    u_SAMPLE_ACCUMULATOR         |two_samples_accumulator   |   110|
|16    |    u_WINDOW_ACCUMULATOR         |accumulator_23            |   104|
|17    |  u_CSYNC_STAGE2                 |csync_stage2              |  2665|
|18    |    u_ACCUMULATOR_1              |accumulator               |    64|
|19    |    u_ACCUMULATOR_2              |accumulator_0             |    64|
|20    |    u_ACCUMULATOR_3              |accumulator_1             |    64|
|21    |    u_ACCUMULATOR_4              |accumulator_2             |    64|
|22    |    u_ACCUMULATOR_5              |accumulator_3             |    64|
|23    |    u_CMPLX_MUL_1                |cmplx_mul                 |    64|
|24    |    u_CMPLX_MUL_2                |cmplx_mul_4               |    64|
|25    |    u_CMPLX_MUL_3                |cmplx_mul_5               |    64|
|26    |    u_CMPLX_MUL_4                |cmplx_mul_6               |    64|
|27    |    u_CMPLX_MUL_5                |cmplx_mul_7               |    64|
|28    |    u_CORDIC_1                   |cordic_top                |   362|
|29    |      u_CMPLX_MUL                |cmplx_mul_19              |    34|
|30    |      u_CORDIC_CTRL              |cordic_ctrl_20            |   243|
|31    |    u_CORDIC_2                   |cordic_top_8              |   362|
|32    |      u_CMPLX_MUL                |cmplx_mul_17              |    34|
|33    |      u_CORDIC_CTRL              |cordic_ctrl_18            |   243|
|34    |    u_CORDIC_3                   |cordic_top_9              |   362|
|35    |      u_CMPLX_MUL                |cmplx_mul_15              |    34|
|36    |      u_CORDIC_CTRL              |cordic_ctrl_16            |   243|
|37    |    u_CORDIC_4                   |cordic_top_10             |   364|
|38    |      u_CMPLX_MUL                |cmplx_mul_13              |    34|
|39    |      u_CORDIC_CTRL              |cordic_ctrl_14            |   243|
|40    |    u_CORDIC_5                   |cordic_top_11             |   365|
|41    |      u_CMPLX_MUL                |cmplx_mul_12              |    34|
|42    |      u_CORDIC_CTRL              |cordic_ctrl               |   244|
|43    |    u_XCOR_ABS                   |xcor_abs                  |   210|
|44    |  u_CSYNC_STORAGE                |csync_storage             |    82|
|45    |    u_DUAL_PORT_RAM              |dual_port_ram_wrapper     |    64|
|46    |      dual_port_ram_i            |dual_port_ram             |    64|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.430 ; gain = 503.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1189.430 ; gain = 367.824
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1189.430 ; gain = 503.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 433 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1189.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
283 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 1189.430 ; gain = 802.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1189.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Graduation Project/Narrowband-IoT-Receiver/src/coarse_synchronizer/coarse_synchronizer.runs/synth_1/csync_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csync_top_utilization_synth.rpt -pb csync_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 02:21:47 2022...
