<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.c64p.tesla.Power</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2014, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Power.xdc ========
</span>    34    <span class="comment"> *
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    
    38    <span class=key>package</span> ti.sysbios.family.c64p.tesla;
    39    
    40    <span class="xdoc">/*!
</span>    41    <span class="xdoc"> *  ======== Power ========
</span>    42    <span class="xdoc"> *  Power Module
</span>    43    <span class="xdoc"> *
</span>    44    <span class="xdoc"> *  This module is used to reduce power consumption of the Tesla subsystem.  
</span>    45    <span class="xdoc"> *  Three reduction techniques are supported:
</span>    46    <span class="xdoc"> *
</span>    47    <span class="xdoc"> *  Suspend/Resume with Retention: The Tesla subsystem is put into standby, 
</span>    48    <span class="xdoc"> *  upon which PRCM will transition the power domain to closed-switch retention
</span>    49    <span class="xdoc"> *  (CSWR).  Upon release from retention reset, the CPU will start executing 
</span>    50    <span class="xdoc"> *  from reset; a reset hook function will hijack the boot process, restore CPU
</span>    51    <span class="xdoc"> *  state to that before retention, and then return back into the 
</span>    52    <span class="xdoc"> *  Power_suspend() API, which will return to its caller, to resume the 
</span>    53    <span class="xdoc"> *  application.
</span>    54    <span class="xdoc"> *
</span>    55    <span class="xdoc"> *  Suspend/Resume with Hibernation: The Tesla subsystem context is saved to 
</span>    56    <span class="xdoc"> *  external RAM, and GEM is put into standby.  Upon the standby transition, 
</span>    57    <span class="xdoc"> *  PRCM will transition the power domain to off.  Upon release from reset, the
</span>    58    <span class="xdoc"> *  CPU will start executing from reset; a reset hook function will hijack the 
</span>    59    <span class="xdoc"> *  boot process, restore CPU state, return back into the Power_suspend() API, 
</span>    60    <span class="xdoc"> *  which will restore the remaining Tesla subsystem context, and then return 
</span>    61    <span class="xdoc"> *  to its caller, to resume the application.
</span>    62    <span class="xdoc"> *
</span>    63    <span class="xdoc"> *  Idling in the Idle loop:  A function will be inserted into the Idle loop, 
</span>    64    <span class="xdoc"> *  which will automatically idle the CPU while waiting for the next interrupt.
</span>    65    <span class="xdoc"> * 
</span>    66    <span class="xdoc"> *  The application must explicitly call to Power_suspend() for Suspend/Resume
</span>    67    <span class="xdoc"> *  functionality.  For idling functionality, this enabled statically, in the 
</span>    68    <span class="xdoc"> *  application configuration, and the idling in the idle loop will happen 
</span>    69    <span class="xdoc"> *  routinely upon execution of the Idle loop.
</span>    70    <span class="xdoc"> *
</span>    71    <span class="xdoc"> *  Suspend/Resume can be invoked from Task, Swi, or Idle loop context.  
</span>    72    <span class="xdoc"> *  It cannot be invoked from Hwi context.
</span>    73    <span class="xdoc"> */</span>
    74    @DirectCall
    75    
    76    <span class=key>module</span> Power
    77    {
    78        <span class="xdoc">/*! Suspend Level. */</span>
    79        <span class=key>enum</span>  Suspend {
    80            Suspend_RETENTION,      <span class="xdoc">/*! Suspend to RETENTION state */</span>
    81            Suspend_HIBERNATE       <span class="xdoc">/*! Suspend to HIBERNATE state */</span>
    82        };
    83    
    84        <span class="xdoc">/*! Base address of EDMA TPCC registers */</span>
    85        <span class=key>config</span> Ptr tpccRegs = 0x01C00000;
    86    
    87        <span class="xdoc">/*! Base address of SYSC registers */</span>
    88        <span class=key>config</span> Ptr syscRegs = 0x01C20000;
    89    
    90        <span class="xdoc">/*! Idle the CPU when threads blocked waiting for an interrupt? */</span>
    91        <span class=key>config</span> Bool idle = <span class=key>false</span>;
    92    
    93        <span class="xdoc">/*! Name of segment to load Power's reset code and saved context */</span>
    94        <span class=key>metaonly</span> <span class=key>config</span> String loadSegment = <span class="string">"EXT_RAM"</span>;
    95    
    96        <span class="xdoc">/*!
</span>    97    <span class="xdoc">     *  ======== idleCPU ========
</span>    98    <span class="xdoc">     *  Function used to automatically idle the CPU in the Idle loop.
</span>    99    <span class="xdoc">     *
</span>   100    <span class="xdoc">     *  When the 'idle' configuration flag is set: this function will
</span>   101    <span class="xdoc">     *  be added to the list of Idle loop functions.  When called from the
</span>   102    <span class="xdoc">     *  Idle loop, it will invoke the IDLE instruction, to idle the CPU until 
</span>   103    <span class="xdoc">     *  the next interrupt occurs.  This function will idle the CPU, but will
</span>   104    <span class="xdoc">     *  not put the whole megamodule (GEM) into standby.
</span>   105    <span class="xdoc">     */</span>
   106        Void idleCPU();
   107    
   108        <span class="xdoc">/*!
</span>   109    <span class="xdoc">     *  ======== suspend ========
</span>   110    <span class="xdoc">     *  Function used for suspend/resume of the Tesla subsystem.
</span>   111    <span class="xdoc">     *
</span>   112    <span class="xdoc">     *  This function will save Tesla subsystem context and then put GEM into
</span>   113    <span class="xdoc">     *  standby, as the final steps for a transition to either retention
</span>   114    <span class="xdoc">     *  (CSWR), or hibernate (also referred to as off-mode).
</span>   115    <span class="xdoc">     *
</span>   116    <span class="xdoc">     *  Prior to invoking this function the application software must prepare
</span>   117    <span class="xdoc">     *  for suspend, which includes: configuring PRCM for the appropriate 
</span>   118    <span class="xdoc">     *  transition once GEM goes to standby; disabling unintended wakeup 
</span>   119    <span class="xdoc">     *  interrupts, and configuring intended wakeups; taking care of any 
</span>   120    <span class="xdoc">     *  required notifications to software components; and 'quieting' of the
</span>   121    <span class="xdoc">     *  DSP application (e.g., ensuring that all in-progress EDMA activity 
</span>   122    <span class="xdoc">     *  completes).
</span>   123    <span class="xdoc">     */</span>
   124        UInt suspend(Suspend level);
   125    
   126    <span class=key>internal</span>:
   127    
   128        <span class=key>struct</span> CpuSysRegs {
   129            UInt32  AMR;
   130            UInt32  CSR;
   131            UInt32  IER;
   132            UInt32  ISTP;
   133            UInt32  IRP;
   134            UInt32  SSR;
   135            UInt32  GPLYB;
   136            UInt32  GFPGFR;
   137            UInt32  TSR;
   138            UInt32  ITSR;
   139            UInt32  IERR;
   140        }
   141    
   142        <span class=key>struct</span> IntcConfig {
   143            UInt32 EVTMASK0;
   144            UInt32 EVTMASK1;
   145            UInt32 EVTMASK2;
   146            UInt32 EVTMASK3;
   147            UInt32 EXPMASK0;
   148            UInt32 EXPMASK1;
   149            UInt32 EXPMASK2;
   150            UInt32 EXPMASK3;
   151            UInt32 INTMUX1;
   152            UInt32 INTMUX2;
   153            UInt32 INTMUX3;
   154            UInt32 AEGMUX0;
   155            UInt32 AEGMUX1;
   156            UInt32 INTDMASK;
   157        };
   158    
   159        <span class=key>struct</span> SyscConfig {
   160            UInt32 SYSCONFIG;
   161            UInt32 VBUSM2OCP;
   162            UInt32 EDMA;
   163            UInt32 CORE;
   164            UInt32 IVA_ICTRL;
   165            UInt32 IDLEDLY;
   166        };
   167    
   168        <span class=key>struct</span> UnicacheConfig {
   169            UInt32 CONFIG;
   170            UInt32 OCP;
   171        };
   172    
   173        <span class=key>struct</span> AmmuConfig {
   174            UInt32 largeAddr[8];
   175            UInt32 largePolicy[8];
   176            UInt32 medAddr[7];
   177            UInt32 medPolicy[7];
   178            UInt32 smallAddr[3];
   179            UInt32 smallPolicy[3];
   180            UInt32 mmuConfig;
   181        };
   182    
   183        <span class=key>struct</span> EdmaConfig {
   184            UInt32 CLKGDIS;
   185            UInt32 DCHMAP[64];
   186            UInt32 QCHMAP[8];
   187            UInt32 DMAQNUM[8];
   188            UInt32 QDMAQNUM;
   189            UInt32 QUETCMAP;
   190            UInt32 QUEPRI;
   191            UInt32 regionAccessBits[24];
   192            UInt32 QWMTHRA;
   193            UInt32 AETCTL;
   194            UInt32 IER;
   195            UInt32 IERH;
   196            UInt32 QEER;
   197            UInt32 PaRAMs[1024];
   198        };
   199    
   200        <span class=key>struct</span> SubsystemContext {
   201            CpuSysRegs      cpuSysRegs;
   202            UnicacheConfig  configL1;
   203            UnicacheConfig  configL2;
   204            IntcConfig      configINTC;
   205            SyscConfig      configSYSC;
   206            AmmuConfig      configAMMU;
   207            EdmaConfig      configEDMA;
   208            Bool            tscRunning;
   209        };
   210    
   211        <span class="xdoc">/*!
</span>   212    <span class="xdoc">     *  ======== resetFxn ========
</span>   213    <span class="xdoc">     *  Startup reset function that checks if coming out of a processor reset 
</span>   214    <span class="xdoc">     *  due to Power_suspend().  If no, it will simply return.  If yes, it
</span>   215    <span class="xdoc">     *  will restore CPU context, and return using a saved return pointer,
</span>   216    <span class="xdoc">     *  warping back into the Power_suspend API.
</span>   217    <span class="xdoc">     */</span>
   218        Void resetFxn();
   219    
   220        <span class="xdoc">/*!
</span>   221    <span class="xdoc">     *  ======== standby ========
</span>   222    <span class="xdoc">     *  Function used for final CPU register save and transition to standby.
</span>   223    <span class="xdoc">     */</span>
   224        UInt standby(UInt32 *cpuRegs);
   225    
   226    }
   227    
</pre>
</body></html>
