// Seed: 1615736764
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2
);
  assign id_0 = 1;
  wire id_4 = id_4;
endmodule
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wand id_7,
    input wire id_8,
    input wor id_9,
    output supply0 id_10,
    output supply1 module_1,
    input tri id_12
);
  wire id_14;
  wire id_15;
  module_0(
      id_6, id_10, id_5
  );
  wire id_16;
  nor (id_6, id_14, id_5, id_1, id_12, id_15, id_3, id_9, id_8);
  tri1 id_17;
  assign id_17 = (id_3 < id_12);
  wire id_18;
endmodule
