btn_tim_1.vhd,vhdl,xil_defaultlib,../../../../signal_generator_vivado.srcs/sources_1/ip/btn_tim_1/sim/btn_tim_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
