Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jan  6 22:16:01 2023
| Host         : LAPTOP-LNVQH7PL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (17056)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Command_Unit/Display_OP/clkDISPLAY_OP/clkOUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (17056)
----------------------------------
 There are 17056 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.389        0.000                      0                34030        0.016        0.000                      0                34030        3.000        0.000                       0                 17062  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 14.286}     28.571          35.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 14.286}     28.571          35.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.389        0.000                      0                34030        0.164        0.000                      0                34030       13.786        0.000                       0                 17058  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.395        0.000                      0                34030        0.164        0.000                      0                34030       13.786        0.000                       0                 17058  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.389        0.000                      0                34030        0.016        0.000                      0                34030  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.389        0.000                      0                34030        0.016        0.000                      0                34030  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.061ns  (logic 11.367ns (40.508%)  route 16.694ns (59.492%))
  Logic Levels:           34  (CARRY4=15 LUT2=11 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 27.048 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.254 r  Result_display_reg[7]_i_25530/O[3]
                         net (fo=2, routed)           0.798    12.052    Result_display_reg[7]_i_25530_n_4
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.307    12.359 r  Result_display[7]_i_25531/O
                         net (fo=1, routed)           0.000    12.359    Result_display[7]_i_25531_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.760 r  Result_display_reg[7]_i_24870/CO[3]
                         net (fo=1, routed)           0.000    12.760    Result_display_reg[7]_i_24870_n_0
    SLICE_X73Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.094 r  Result_display_reg[11]_i_1056/O[1]
                         net (fo=1, routed)           1.142    14.237    Result_display_reg[11]_i_1056_n_6
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.303    14.540 r  Result_display[11]_i_710/O
                         net (fo=1, routed)           0.000    14.540    Result_display[11]_i_710_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.183 r  Result_display_reg[11]_i_459/O[3]
                         net (fo=1, routed)           0.583    15.766    Result_display_reg[11]_i_459_n_4
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.307    16.073 r  Result_display[11]_i_285/O
                         net (fo=1, routed)           0.000    16.073    Result_display[11]_i_285_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.474 r  Result_display_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    16.474    Result_display_reg[11]_i_177_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.808 r  Result_display_reg[15]_i_127/O[1]
                         net (fo=1, routed)           0.985    17.793    Result_display_reg[15]_i_127_n_6
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.303    18.096 r  Result_display[15]_i_89/O
                         net (fo=1, routed)           0.000    18.096    Result_display[15]_i_89_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  Result_display_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.889    19.534    Result_display_reg[15]_i_59_n_0
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.658 r  Result_display[15]_i_37/O
                         net (fo=1, routed)           0.000    19.658    Result_display[15]_i_37_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.059 r  Result_display_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.059    Result_display_reg[15]_i_21_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.330 r  Result_display_reg[17]_i_14/CO[0]
                         net (fo=2, routed)           1.738    22.069    Result_display_reg[17]_i_14_n_3
    SLICE_X43Y111        LUT2 (Prop_lut2_I0_O)        0.373    22.442 r  Result_display[17]_i_15/O
                         net (fo=1, routed)           0.000    22.442    Result_display[17]_i_15_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.899 r  Result_display_reg[17]_i_12/CO[1]
                         net (fo=1, routed)           0.436    23.335    Result_display_reg[17]_i_12_n_2
    SLICE_X44Y110        LUT2 (Prop_lut2_I1_O)        0.329    23.664 r  Result_display[17]_i_8/O
                         net (fo=1, routed)           0.000    23.664    Result_display[17]_i_8_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.891 r  Result_display_reg[17]_i_6/O[1]
                         net (fo=1, routed)           0.308    24.198    Command_Unit/sum[2046]_0[17]
    SLICE_X44Y111        LUT4 (Prop_lut4_I0_O)        0.303    24.501 r  Command_Unit/Result_display[17]_i_5/O
                         net (fo=2, routed)           0.524    25.026    Command_Unit/Result_ALU[17]
    SLICE_X48Y105        LUT5 (Prop_lut5_I0_O)        0.124    25.150 r  Command_Unit/tx_data[1]_i_16/O
                         net (fo=1, routed)           0.000    25.150    Command_Unit/tx_data[1]_i_16_n_0
    SLICE_X48Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    25.367 r  Command_Unit/tx_data_reg[1]_i_6/O
                         net (fo=1, routed)           0.456    25.822    Command_Unit/tx_data_reg[1]_i_6_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I4_O)        0.299    26.121 r  Command_Unit/tx_data[1]_i_3/O
                         net (fo=1, routed)           0.452    26.573    Command_Unit/tx_data[1]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I0_O)        0.124    26.697 r  Command_Unit/tx_data[1]_i_2/O
                         net (fo=1, routed)           0.298    26.995    Command_Unit/tx_data[1]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I3_O)        0.124    27.119 r  Command_Unit/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    27.119    Command_Unit/tx_data_AUX[1]
    SLICE_X49Y106        FDRE                                         r  Command_Unit/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.497    27.048    Command_Unit/clk_out1
    SLICE_X49Y106        FDRE                                         r  Command_Unit/tx_data_reg[1]/C
                         clock pessimism              0.577    27.624    
                         clock uncertainty           -0.148    27.476    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.032    27.508    Command_Unit/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.508    
                         arrival time                         -27.119    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.693ns  (logic 10.960ns (39.577%)  route 16.733ns (60.424%))
  Logic Levels:           34  (CARRY4=15 LUT2=11 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 27.048 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.431 r  Result_display_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.431    Result_display_reg[15]_i_3_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.653 r  Result_display_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.437    24.090    Command_Unit/sum[2046]_0[16]
    SLICE_X46Y110        LUT4 (Prop_lut4_I0_O)        0.299    24.389 r  Command_Unit/Result_display[16]_i_2/O
                         net (fo=2, routed)           0.435    24.824    Command_Unit/Result_ALU[16]
    SLICE_X46Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.948 r  Command_Unit/tx_data[0]_i_16/O
                         net (fo=1, routed)           0.000    24.948    Command_Unit/tx_data[0]_i_16_n_0
    SLICE_X46Y109        MUXF7 (Prop_muxf7_I1_O)      0.247    25.195 r  Command_Unit/tx_data_reg[0]_i_6/O
                         net (fo=1, routed)           0.431    25.626    Command_Unit/tx_data_reg[0]_i_6_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I4_O)        0.298    25.924 r  Command_Unit/tx_data[0]_i_3/O
                         net (fo=1, routed)           0.293    26.216    Command_Unit/tx_data[0]_i_3_n_0
    SLICE_X49Y105        LUT5 (Prop_lut5_I0_O)        0.124    26.340 r  Command_Unit/tx_data[0]_i_2/O
                         net (fo=1, routed)           0.287    26.627    Command_Unit/tx_data[0]_i_2_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I3_O)        0.124    26.751 r  Command_Unit/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    26.751    Command_Unit/tx_data_AUX[0]
    SLICE_X47Y105        FDRE                                         r  Command_Unit/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.497    27.048    Command_Unit/clk_out1
    SLICE_X47Y105        FDRE                                         r  Command_Unit/tx_data_reg[0]/C
                         clock pessimism              0.560    27.607    
                         clock uncertainty           -0.148    27.459    
    SLICE_X47Y105        FDRE (Setup_fdre_C_D)        0.029    27.488    Command_Unit/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         27.488    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.300ns  (logic 10.226ns (37.459%)  route 17.074ns (62.541%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.461 r  Result_display_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.585    24.046    Command_Unit/sum[2046]_0[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.302    24.348 r  Command_Unit/Result_display[14]_i_2/O
                         net (fo=2, routed)           0.863    25.211    Command_Unit/Result_ALU[14]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    25.335 r  Command_Unit/tx_data[6]_i_3/O
                         net (fo=1, routed)           0.434    25.769    Command_Unit/tx_data[6]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    25.893 r  Command_Unit/tx_data[6]_i_2/O
                         net (fo=1, routed)           0.340    26.233    Command_Unit/tx_data[6]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124    26.357 r  Command_Unit/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    26.357    Command_Unit/tx_data_AUX[6]
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[6]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.031    27.419    Command_Unit/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.357    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.244ns  (logic 10.290ns (37.769%)  route 16.954ns (62.231%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.521 r  Result_display_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.716    24.237    Command_Unit/sum[2046]_0[15]
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.306    24.543 r  Command_Unit/Result_display[15]_i_2/O
                         net (fo=2, routed)           0.643    25.186    Command_Unit/Result_ALU[15]
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.310 r  Command_Unit/tx_data[7]_i_4/O
                         net (fo=1, routed)           0.452    25.762    Command_Unit/tx_data[7]_i_4_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.124    25.886 r  Command_Unit/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.292    26.178    Command_Unit/tx_data[7]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.124    26.302 r  Command_Unit/tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000    26.302    Command_Unit/tx_data_AUX[7]
    SLICE_X55Y94         FDRE                                         r  Command_Unit/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X55Y94         FDRE                                         r  Command_Unit/tx_data_reg[7]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)        0.031    27.419    Command_Unit/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.302    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.832ns  (logic 10.171ns (37.907%)  route 16.661ns (62.093%))
  Logic Levels:           29  (CARRY4=14 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 27.065 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.073 r  Result_display_reg[7]_i_25530/O[1]
                         net (fo=2, routed)           0.621    11.694    Result_display_reg[7]_i_25530_n_6
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.306    12.000 r  Result_display[7]_i_25533/O
                         net (fo=1, routed)           0.000    12.000    Result_display[7]_i_25533_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.580 r  Result_display_reg[7]_i_24870/O[2]
                         net (fo=1, routed)           1.343    13.923    Result_display_reg[7]_i_24870_n_5
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.302    14.225 r  Result_display[7]_i_20067/O
                         net (fo=1, routed)           0.000    14.225    Result_display[7]_i_20067_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.577 r  Result_display_reg[7]_i_16310/O[3]
                         net (fo=1, routed)           0.588    15.166    Result_display_reg[7]_i_16310_n_4
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.307    15.473 r  Result_display[7]_i_9979/O
                         net (fo=1, routed)           0.000    15.473    Result_display[7]_i_9979_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.874 r  Result_display_reg[7]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    15.874    Result_display_reg[7]_i_1678_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.096 r  Result_display_reg[11]_i_177/O[0]
                         net (fo=1, routed)           0.626    16.722    Result_display_reg[11]_i_177_n_7
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.299    17.021 r  Result_display[11]_i_109/O
                         net (fo=1, routed)           0.000    17.021    Result_display[11]_i_109_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.445 r  Result_display_reg[11]_i_65/O[1]
                         net (fo=1, routed)           0.634    18.079    Result_display_reg[11]_i_65_n_6
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  Result_display[11]_i_40/O
                         net (fo=1, routed)           0.000    18.382    Result_display[11]_i_40_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.022 r  Result_display_reg[11]_i_21/O[3]
                         net (fo=2, routed)           1.996    21.018    Result_display_reg[11]_i_21_n_4
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.306    21.324 r  Result_display[11]_i_22/O
                         net (fo=1, routed)           0.000    21.324    Result_display[11]_i_22_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.725 r  Result_display_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.725    Result_display_reg[11]_i_14_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.947 r  Result_display_reg[15]_i_14/O[0]
                         net (fo=1, routed)           0.553    22.500    Result_display_reg[15]_i_14_n_7
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.299    22.799 r  Result_display[15]_i_8/O
                         net (fo=1, routed)           0.000    22.799    Result_display[15]_i_8_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.223 r  Result_display_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.462    23.685    Command_Unit/sum[2046]_0[13]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.303    23.988 r  Command_Unit/Result_display[13]_i_2/O
                         net (fo=2, routed)           1.136    25.124    Command_Unit/Result_ALU[13]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.150    25.274 r  Command_Unit/Result_display[13]_i_1/O
                         net (fo=1, routed)           0.616    25.890    Command_Unit/Result_display_AUX0_in[13]
    SLICE_X48Y98         FDRE                                         r  Command_Unit/Result_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.514    27.065    Command_Unit/clk_out1
    SLICE_X48Y98         FDRE                                         r  Command_Unit/Result_display_reg[13]/C
                         clock pessimism              0.480    27.546    
                         clock uncertainty           -0.148    27.398    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)       -0.283    27.115    Command_Unit/Result_display_reg[13]
  -------------------------------------------------------------------
                         required time                         27.115    
                         arrival time                         -25.890    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.763ns  (logic 9.529ns (35.605%)  route 17.234ns (64.395%))
  Logic Levels:           28  (CARRY4=13 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.800 r  Result_display_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    23.422    Command_Unit/sum[2046]_0[11]
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.306    23.728 r  Command_Unit/Result_display[11]_i_2/O
                         net (fo=2, routed)           1.369    25.098    Command_Unit/Result_ALU[11]
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.152    25.250 r  Command_Unit/Result_display[11]_i_1/O
                         net (fo=1, routed)           0.572    25.821    Command_Unit/Result_display_AUX0_in[11]
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[11]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.283    27.105    Command_Unit/Result_display_reg[11]
  -------------------------------------------------------------------
                         required time                         27.105    
                         arrival time                         -25.821    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.072ns  (logic 9.913ns (36.617%)  route 17.159ns (63.383%))
  Logic Levels:           30  (CARRY4=13 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.740 r  Result_display_reg[11]_i_3/O[2]
                         net (fo=1, routed)           1.281    24.020    Command_Unit/sum[2046]_0[10]
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.328    24.348 r  Command_Unit/Result_display[10]_i_2/O
                         net (fo=2, routed)           0.444    24.793    Command_Unit/Result_ALU[10]
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.326    25.119 r  Command_Unit/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.280    25.398    Command_Unit/tx_data[2]_i_3_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.522 r  Command_Unit/tx_data[2]_i_2/O
                         net (fo=1, routed)           0.484    26.006    Command_Unit/tx_data[2]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124    26.130 r  Command_Unit/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    26.130    Command_Unit/tx_data_AUX[2]
    SLICE_X53Y95         FDRE                                         r  Command_Unit/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y95         FDRE                                         r  Command_Unit/tx_data_reg[2]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.029    27.417    Command_Unit/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                         -26.130    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.902ns  (logic 9.749ns (36.239%)  route 17.153ns (63.761%))
  Logic Levels:           30  (CARRY4=13 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 27.061 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.800 r  Result_display_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    23.422    Command_Unit/sum[2046]_0[11]
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.306    23.728 r  Command_Unit/Result_display[11]_i_2/O
                         net (fo=2, routed)           0.841    24.569    Command_Unit/Result_ALU[11]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.693 r  Command_Unit/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.586    25.279    Command_Unit/tx_data[3]_i_3_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I1_O)        0.124    25.403 r  Command_Unit/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.433    25.836    Command_Unit/tx_data[3]_i_2_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.960 r  Command_Unit/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    25.960    Command_Unit/tx_data_AUX[3]
    SLICE_X51Y92         FDRE                                         r  Command_Unit/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.510    27.061    Command_Unit/clk_out1
    SLICE_X51Y92         FDRE                                         r  Command_Unit/tx_data_reg[3]/C
                         clock pessimism              0.480    27.542    
                         clock uncertainty           -0.148    27.394    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.029    27.423    Command_Unit/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         27.423    
                         arrival time                         -25.960    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.788ns  (logic 9.978ns (37.248%)  route 16.810ns (62.752%))
  Logic Levels:           29  (CARRY4=14 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 27.062 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.461 r  Result_display_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.585    24.046    Command_Unit/sum[2046]_0[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.302    24.348 r  Command_Unit/Result_display[14]_i_2/O
                         net (fo=2, routed)           0.868    25.216    Command_Unit/Result_ALU[14]
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.124    25.340 r  Command_Unit/Result_display[14]_i_1/O
                         net (fo=1, routed)           0.506    25.846    Command_Unit/Result_display_AUX0_in[14]
    SLICE_X51Y96         FDRE                                         r  Command_Unit/Result_display_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.511    27.062    Command_Unit/clk_out1
    SLICE_X51Y96         FDRE                                         r  Command_Unit/Result_display_reg[14]/C
                         clock pessimism              0.480    27.543    
                         clock uncertainty           -0.148    27.395    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.067    27.328    Command_Unit/Result_display_reg[14]
  -------------------------------------------------------------------
                         required time                         27.328    
                         arrival time                         -25.846    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.665ns  (logic 10.393ns (38.977%)  route 16.272ns (61.023%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.073 r  Result_display_reg[7]_i_25530/O[1]
                         net (fo=2, routed)           0.621    11.694    Result_display_reg[7]_i_25530_n_6
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.306    12.000 r  Result_display[7]_i_25533/O
                         net (fo=1, routed)           0.000    12.000    Result_display[7]_i_25533_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.580 r  Result_display_reg[7]_i_24870/O[2]
                         net (fo=1, routed)           1.343    13.923    Result_display_reg[7]_i_24870_n_5
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.302    14.225 r  Result_display[7]_i_20067/O
                         net (fo=1, routed)           0.000    14.225    Result_display[7]_i_20067_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.577 r  Result_display_reg[7]_i_16310/O[3]
                         net (fo=1, routed)           0.588    15.166    Result_display_reg[7]_i_16310_n_4
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.307    15.473 r  Result_display[7]_i_9979/O
                         net (fo=1, routed)           0.000    15.473    Result_display[7]_i_9979_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.874 r  Result_display_reg[7]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    15.874    Result_display_reg[7]_i_1678_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.096 r  Result_display_reg[11]_i_177/O[0]
                         net (fo=1, routed)           0.626    16.722    Result_display_reg[11]_i_177_n_7
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.299    17.021 r  Result_display[11]_i_109/O
                         net (fo=1, routed)           0.000    17.021    Result_display[11]_i_109_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.445 r  Result_display_reg[11]_i_65/O[1]
                         net (fo=1, routed)           0.634    18.079    Result_display_reg[11]_i_65_n_6
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  Result_display[11]_i_40/O
                         net (fo=1, routed)           0.000    18.382    Result_display[11]_i_40_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.022 r  Result_display_reg[11]_i_21/O[3]
                         net (fo=2, routed)           1.996    21.018    Result_display_reg[11]_i_21_n_4
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.306    21.324 r  Result_display[11]_i_22/O
                         net (fo=1, routed)           0.000    21.324    Result_display[11]_i_22_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.725 r  Result_display_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.725    Result_display_reg[11]_i_14_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.947 r  Result_display_reg[15]_i_14/O[0]
                         net (fo=1, routed)           0.553    22.500    Result_display_reg[15]_i_14_n_7
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.299    22.799 r  Result_display[15]_i_8/O
                         net (fo=1, routed)           0.000    22.799    Result_display[15]_i_8_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.223 r  Result_display_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.462    23.685    Command_Unit/sum[2046]_0[13]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.303    23.988 r  Command_Unit/Result_display[13]_i_2/O
                         net (fo=2, routed)           0.861    24.849    Command_Unit/Result_ALU[13]
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.973 r  Command_Unit/tx_data[5]_i_3/O
                         net (fo=1, routed)           0.159    25.131    Command_Unit/tx_data[5]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    25.255 r  Command_Unit/tx_data[5]_i_2/O
                         net (fo=1, routed)           0.343    25.599    Command_Unit/tx_data[5]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124    25.723 r  Command_Unit/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    25.723    Command_Unit/tx_data_AUX[5]
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[5]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    27.417    Command_Unit/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                         -25.723    
  -------------------------------------------------------------------
                         slack                                  1.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UART_RX/N_LSB_ELEMENT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            UART_RX/N_Element_to_transmit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.463%)  route 0.144ns (50.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.566    -0.598    UART_RX/clk_out1
    SLICE_X33Y101        FDRE                                         r  UART_RX/N_LSB_ELEMENT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  UART_RX/N_LSB_ELEMENT_reg[7]/Q
                         net (fo=1, routed)           0.144    -0.313    UART_RX/N_Element_to_transmit_AUX[7]
    SLICE_X34Y101        FDRE                                         r  UART_RX/N_Element_to_transmit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.836    -0.837    UART_RX/clk_out1
    SLICE_X34Y101        FDRE                                         r  UART_RX/N_Element_to_transmit_reg[7]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.085    -0.477    UART_RX/N_Element_to_transmit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_RX/data_in_A_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_A/genblk1[74].stack_data_reg[74][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.678    -0.486    UART_RX/clk_out1
    SLICE_X5Y191         FDRE                                         r  UART_RX/data_in_A_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  UART_RX/data_in_A_reg[4]_rep/Q
                         net (fo=64, routed)          0.115    -0.230    Mem_A/D[4]
    SLICE_X6Y190         FDRE                                         r  Mem_A/genblk1[74].stack_data_reg[74][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.955    -0.718    Mem_A/clk_out1
    SLICE_X6Y190         FDRE                                         r  Mem_A/genblk1[74].stack_data_reg[74][4]/C
                         clock pessimism              0.248    -0.470    
    SLICE_X6Y190         FDRE (Hold_fdre_C_D)         0.063    -0.407    Mem_A/genblk1[74].stack_data_reg[74][4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[333].stack_data_reg[333][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.569    -0.595    UART_RX/clk_out1
    SLICE_X33Y61         FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  UART_RX/data_in_B_reg[1]_rep__3/Q
                         net (fo=64, routed)          0.124    -0.331    Mem_B/genblk1[382].stack_data_reg[382][7]_3[1]
    SLICE_X31Y60         FDRE                                         r  Mem_B/genblk1[333].stack_data_reg[333][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.840    -0.833    Mem_B/clk_out1
    SLICE_X31Y60         FDRE                                         r  Mem_B/genblk1[333].stack_data_reg[333][1]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.070    -0.509    Mem_B/genblk1[333].stack_data_reg[333][1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[476].stack_data_reg[476][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.383%)  route 0.123ns (46.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.600    -0.564    UART_RX/clk_out1
    SLICE_X83Y105        FDRE                                         r  UART_RX/data_in_B_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  UART_RX/data_in_B_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.123    -0.300    Mem_B/genblk1[510].stack_data_reg[510][7]_2[3]
    SLICE_X84Y104        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X84Y104        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.063    -0.485    Mem_B/genblk1[476].stack_data_reg[476][3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[778].stack_data_reg[778][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.680    -0.484    UART_RX/clk_out1
    SLICE_X7Y151         FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  UART_RX/data_in_B_reg[2]_rep__10/Q
                         net (fo=64, routed)          0.120    -0.223    Mem_B/genblk1[830].stack_data_reg[830][7]_2[2]
    SLICE_X6Y150         FDRE                                         r  Mem_B/genblk1[778].stack_data_reg[778][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.957    -0.716    Mem_B/clk_out1
    SLICE_X6Y150         FDRE                                         r  Mem_B/genblk1[778].stack_data_reg[778][2]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.059    -0.409    Mem_B/genblk1[778].stack_data_reg[778][2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_RX/data_in_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_A/genblk1[13].stack_data_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.569%)  route 0.132ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.644    -0.520    UART_RX/clk_out1
    SLICE_X32Y164        FDRE                                         r  UART_RX/data_in_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  UART_RX/data_in_A_reg[4]/Q
                         net (fo=64, routed)          0.132    -0.246    Mem_A/genblk1[62].stack_data_reg[62][7]_0[4]
    SLICE_X34Y164        FDRE                                         r  Mem_A/genblk1[13].stack_data_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.916    -0.757    Mem_A/clk_out1
    SLICE_X34Y164        FDRE                                         r  Mem_A/genblk1[13].stack_data_reg[13][4]/C
                         clock pessimism              0.271    -0.486    
    SLICE_X34Y164        FDRE (Hold_fdre_C_D)         0.052    -0.434    Mem_A/genblk1[13].stack_data_reg[13][4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[498].stack_data_reg[498][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.229%)  route 0.134ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.600    -0.564    UART_RX/clk_out1
    SLICE_X83Y105        FDRE                                         r  UART_RX/data_in_B_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  UART_RX/data_in_B_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.134    -0.289    Mem_B/genblk1[510].stack_data_reg[510][7]_2[3]
    SLICE_X82Y103        FDRE                                         r  Mem_B/genblk1[498].stack_data_reg[498][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X82Y103        FDRE                                         r  Mem_B/genblk1[498].stack_data_reg[498][3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X82Y103        FDRE (Hold_fdre_C_D)         0.070    -0.478    Mem_B/genblk1[498].stack_data_reg[498][3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[959].stack_data_reg[959][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.939%)  route 0.136ns (49.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.662    -0.502    UART_RX/clk_out1
    SLICE_X72Y161        FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  UART_RX/data_in_B_reg[1]_rep__12/Q
                         net (fo=64, routed)          0.136    -0.225    Mem_B/genblk1[958].stack_data_reg[958][7]_3[1]
    SLICE_X72Y159        FDRE                                         r  Mem_B/genblk1[959].stack_data_reg[959][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.939    -0.734    Mem_B/clk_out1
    SLICE_X72Y159        FDRE                                         r  Mem_B/genblk1[959].stack_data_reg[959][1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X72Y159        FDRE (Hold_fdre_C_D)         0.070    -0.415    Mem_B/genblk1[959].stack_data_reg[959][1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[989].stack_data_reg[989][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.860%)  route 0.126ns (47.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.558    -0.606    UART_RX/clk_out1
    SLICE_X61Y110        FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UART_RX/data_in_B_reg[1]_rep__13/Q
                         net (fo=64, routed)          0.126    -0.339    Mem_B/genblk1[1022].stack_data_reg[1022][7]_3[1]
    SLICE_X58Y109        FDRE                                         r  Mem_B/genblk1[989].stack_data_reg[989][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.830    -0.843    Mem_B/clk_out1
    SLICE_X58Y109        FDRE                                         r  Mem_B/genblk1[989].stack_data_reg[989][1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.059    -0.530    Mem_B/genblk1[989].stack_data_reg[989][1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[431].stack_data_reg[431][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.168%)  route 0.140ns (49.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.601    -0.563    UART_RX/clk_out1
    SLICE_X86Y67         FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  UART_RX/data_in_B_reg[1]_rep__4/Q
                         net (fo=64, routed)          0.140    -0.282    Mem_B/genblk1[446].stack_data_reg[446][7]_3[1]
    SLICE_X84Y66         FDRE                                         r  Mem_B/genblk1[431].stack_data_reg[431][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.802    Mem_B/clk_out1
    SLICE_X84Y66         FDRE                                         r  Mem_B/genblk1[431].stack_data_reg[431][1]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.052    -0.475    Mem_B/genblk1[431].stack_data_reg[431][1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 14.286 }
Period(ns):         28.571
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         28.571      26.416     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         28.571      27.322     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X49Y106    Command_Unit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X49Y106    Command_Unit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X50Y106    Command_Unit/FSM_sequential_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       28.571      184.789    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.061ns  (logic 11.367ns (40.508%)  route 16.694ns (59.492%))
  Logic Levels:           34  (CARRY4=15 LUT2=11 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 27.048 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.254 r  Result_display_reg[7]_i_25530/O[3]
                         net (fo=2, routed)           0.798    12.052    Result_display_reg[7]_i_25530_n_4
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.307    12.359 r  Result_display[7]_i_25531/O
                         net (fo=1, routed)           0.000    12.359    Result_display[7]_i_25531_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.760 r  Result_display_reg[7]_i_24870/CO[3]
                         net (fo=1, routed)           0.000    12.760    Result_display_reg[7]_i_24870_n_0
    SLICE_X73Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.094 r  Result_display_reg[11]_i_1056/O[1]
                         net (fo=1, routed)           1.142    14.237    Result_display_reg[11]_i_1056_n_6
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.303    14.540 r  Result_display[11]_i_710/O
                         net (fo=1, routed)           0.000    14.540    Result_display[11]_i_710_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.183 r  Result_display_reg[11]_i_459/O[3]
                         net (fo=1, routed)           0.583    15.766    Result_display_reg[11]_i_459_n_4
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.307    16.073 r  Result_display[11]_i_285/O
                         net (fo=1, routed)           0.000    16.073    Result_display[11]_i_285_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.474 r  Result_display_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    16.474    Result_display_reg[11]_i_177_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.808 r  Result_display_reg[15]_i_127/O[1]
                         net (fo=1, routed)           0.985    17.793    Result_display_reg[15]_i_127_n_6
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.303    18.096 r  Result_display[15]_i_89/O
                         net (fo=1, routed)           0.000    18.096    Result_display[15]_i_89_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  Result_display_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.889    19.534    Result_display_reg[15]_i_59_n_0
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.658 r  Result_display[15]_i_37/O
                         net (fo=1, routed)           0.000    19.658    Result_display[15]_i_37_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.059 r  Result_display_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.059    Result_display_reg[15]_i_21_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.330 r  Result_display_reg[17]_i_14/CO[0]
                         net (fo=2, routed)           1.738    22.069    Result_display_reg[17]_i_14_n_3
    SLICE_X43Y111        LUT2 (Prop_lut2_I0_O)        0.373    22.442 r  Result_display[17]_i_15/O
                         net (fo=1, routed)           0.000    22.442    Result_display[17]_i_15_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.899 r  Result_display_reg[17]_i_12/CO[1]
                         net (fo=1, routed)           0.436    23.335    Result_display_reg[17]_i_12_n_2
    SLICE_X44Y110        LUT2 (Prop_lut2_I1_O)        0.329    23.664 r  Result_display[17]_i_8/O
                         net (fo=1, routed)           0.000    23.664    Result_display[17]_i_8_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.891 r  Result_display_reg[17]_i_6/O[1]
                         net (fo=1, routed)           0.308    24.198    Command_Unit/sum[2046]_0[17]
    SLICE_X44Y111        LUT4 (Prop_lut4_I0_O)        0.303    24.501 r  Command_Unit/Result_display[17]_i_5/O
                         net (fo=2, routed)           0.524    25.026    Command_Unit/Result_ALU[17]
    SLICE_X48Y105        LUT5 (Prop_lut5_I0_O)        0.124    25.150 r  Command_Unit/tx_data[1]_i_16/O
                         net (fo=1, routed)           0.000    25.150    Command_Unit/tx_data[1]_i_16_n_0
    SLICE_X48Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    25.367 r  Command_Unit/tx_data_reg[1]_i_6/O
                         net (fo=1, routed)           0.456    25.822    Command_Unit/tx_data_reg[1]_i_6_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I4_O)        0.299    26.121 r  Command_Unit/tx_data[1]_i_3/O
                         net (fo=1, routed)           0.452    26.573    Command_Unit/tx_data[1]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I0_O)        0.124    26.697 r  Command_Unit/tx_data[1]_i_2/O
                         net (fo=1, routed)           0.298    26.995    Command_Unit/tx_data[1]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I3_O)        0.124    27.119 r  Command_Unit/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    27.119    Command_Unit/tx_data_AUX[1]
    SLICE_X49Y106        FDRE                                         r  Command_Unit/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.497    27.048    Command_Unit/clk_out1
    SLICE_X49Y106        FDRE                                         r  Command_Unit/tx_data_reg[1]/C
                         clock pessimism              0.577    27.624    
                         clock uncertainty           -0.143    27.482    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.032    27.514    Command_Unit/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.514    
                         arrival time                         -27.119    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.693ns  (logic 10.960ns (39.577%)  route 16.733ns (60.424%))
  Logic Levels:           34  (CARRY4=15 LUT2=11 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 27.048 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.431 r  Result_display_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.431    Result_display_reg[15]_i_3_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.653 r  Result_display_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.437    24.090    Command_Unit/sum[2046]_0[16]
    SLICE_X46Y110        LUT4 (Prop_lut4_I0_O)        0.299    24.389 r  Command_Unit/Result_display[16]_i_2/O
                         net (fo=2, routed)           0.435    24.824    Command_Unit/Result_ALU[16]
    SLICE_X46Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.948 r  Command_Unit/tx_data[0]_i_16/O
                         net (fo=1, routed)           0.000    24.948    Command_Unit/tx_data[0]_i_16_n_0
    SLICE_X46Y109        MUXF7 (Prop_muxf7_I1_O)      0.247    25.195 r  Command_Unit/tx_data_reg[0]_i_6/O
                         net (fo=1, routed)           0.431    25.626    Command_Unit/tx_data_reg[0]_i_6_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I4_O)        0.298    25.924 r  Command_Unit/tx_data[0]_i_3/O
                         net (fo=1, routed)           0.293    26.216    Command_Unit/tx_data[0]_i_3_n_0
    SLICE_X49Y105        LUT5 (Prop_lut5_I0_O)        0.124    26.340 r  Command_Unit/tx_data[0]_i_2/O
                         net (fo=1, routed)           0.287    26.627    Command_Unit/tx_data[0]_i_2_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I3_O)        0.124    26.751 r  Command_Unit/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    26.751    Command_Unit/tx_data_AUX[0]
    SLICE_X47Y105        FDRE                                         r  Command_Unit/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.497    27.048    Command_Unit/clk_out1
    SLICE_X47Y105        FDRE                                         r  Command_Unit/tx_data_reg[0]/C
                         clock pessimism              0.560    27.607    
                         clock uncertainty           -0.143    27.465    
    SLICE_X47Y105        FDRE (Setup_fdre_C_D)        0.029    27.494    Command_Unit/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         27.494    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.300ns  (logic 10.226ns (37.459%)  route 17.074ns (62.541%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.461 r  Result_display_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.585    24.046    Command_Unit/sum[2046]_0[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.302    24.348 r  Command_Unit/Result_display[14]_i_2/O
                         net (fo=2, routed)           0.863    25.211    Command_Unit/Result_ALU[14]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    25.335 r  Command_Unit/tx_data[6]_i_3/O
                         net (fo=1, routed)           0.434    25.769    Command_Unit/tx_data[6]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    25.893 r  Command_Unit/tx_data[6]_i_2/O
                         net (fo=1, routed)           0.340    26.233    Command_Unit/tx_data[6]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124    26.357 r  Command_Unit/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    26.357    Command_Unit/tx_data_AUX[6]
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[6]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.143    27.393    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.031    27.424    Command_Unit/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         27.424    
                         arrival time                         -26.357    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.244ns  (logic 10.290ns (37.769%)  route 16.954ns (62.231%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.521 r  Result_display_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.716    24.237    Command_Unit/sum[2046]_0[15]
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.306    24.543 r  Command_Unit/Result_display[15]_i_2/O
                         net (fo=2, routed)           0.643    25.186    Command_Unit/Result_ALU[15]
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.310 r  Command_Unit/tx_data[7]_i_4/O
                         net (fo=1, routed)           0.452    25.762    Command_Unit/tx_data[7]_i_4_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.124    25.886 r  Command_Unit/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.292    26.178    Command_Unit/tx_data[7]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.124    26.302 r  Command_Unit/tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000    26.302    Command_Unit/tx_data_AUX[7]
    SLICE_X55Y94         FDRE                                         r  Command_Unit/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X55Y94         FDRE                                         r  Command_Unit/tx_data_reg[7]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.143    27.393    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)        0.031    27.424    Command_Unit/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         27.424    
                         arrival time                         -26.302    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.832ns  (logic 10.171ns (37.907%)  route 16.661ns (62.093%))
  Logic Levels:           29  (CARRY4=14 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 27.065 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.073 r  Result_display_reg[7]_i_25530/O[1]
                         net (fo=2, routed)           0.621    11.694    Result_display_reg[7]_i_25530_n_6
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.306    12.000 r  Result_display[7]_i_25533/O
                         net (fo=1, routed)           0.000    12.000    Result_display[7]_i_25533_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.580 r  Result_display_reg[7]_i_24870/O[2]
                         net (fo=1, routed)           1.343    13.923    Result_display_reg[7]_i_24870_n_5
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.302    14.225 r  Result_display[7]_i_20067/O
                         net (fo=1, routed)           0.000    14.225    Result_display[7]_i_20067_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.577 r  Result_display_reg[7]_i_16310/O[3]
                         net (fo=1, routed)           0.588    15.166    Result_display_reg[7]_i_16310_n_4
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.307    15.473 r  Result_display[7]_i_9979/O
                         net (fo=1, routed)           0.000    15.473    Result_display[7]_i_9979_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.874 r  Result_display_reg[7]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    15.874    Result_display_reg[7]_i_1678_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.096 r  Result_display_reg[11]_i_177/O[0]
                         net (fo=1, routed)           0.626    16.722    Result_display_reg[11]_i_177_n_7
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.299    17.021 r  Result_display[11]_i_109/O
                         net (fo=1, routed)           0.000    17.021    Result_display[11]_i_109_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.445 r  Result_display_reg[11]_i_65/O[1]
                         net (fo=1, routed)           0.634    18.079    Result_display_reg[11]_i_65_n_6
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  Result_display[11]_i_40/O
                         net (fo=1, routed)           0.000    18.382    Result_display[11]_i_40_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.022 r  Result_display_reg[11]_i_21/O[3]
                         net (fo=2, routed)           1.996    21.018    Result_display_reg[11]_i_21_n_4
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.306    21.324 r  Result_display[11]_i_22/O
                         net (fo=1, routed)           0.000    21.324    Result_display[11]_i_22_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.725 r  Result_display_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.725    Result_display_reg[11]_i_14_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.947 r  Result_display_reg[15]_i_14/O[0]
                         net (fo=1, routed)           0.553    22.500    Result_display_reg[15]_i_14_n_7
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.299    22.799 r  Result_display[15]_i_8/O
                         net (fo=1, routed)           0.000    22.799    Result_display[15]_i_8_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.223 r  Result_display_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.462    23.685    Command_Unit/sum[2046]_0[13]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.303    23.988 r  Command_Unit/Result_display[13]_i_2/O
                         net (fo=2, routed)           1.136    25.124    Command_Unit/Result_ALU[13]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.150    25.274 r  Command_Unit/Result_display[13]_i_1/O
                         net (fo=1, routed)           0.616    25.890    Command_Unit/Result_display_AUX0_in[13]
    SLICE_X48Y98         FDRE                                         r  Command_Unit/Result_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.514    27.065    Command_Unit/clk_out1
    SLICE_X48Y98         FDRE                                         r  Command_Unit/Result_display_reg[13]/C
                         clock pessimism              0.480    27.546    
                         clock uncertainty           -0.143    27.403    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)       -0.283    27.120    Command_Unit/Result_display_reg[13]
  -------------------------------------------------------------------
                         required time                         27.120    
                         arrival time                         -25.890    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.763ns  (logic 9.529ns (35.605%)  route 17.234ns (64.395%))
  Logic Levels:           28  (CARRY4=13 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.800 r  Result_display_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    23.422    Command_Unit/sum[2046]_0[11]
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.306    23.728 r  Command_Unit/Result_display[11]_i_2/O
                         net (fo=2, routed)           1.369    25.098    Command_Unit/Result_ALU[11]
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.152    25.250 r  Command_Unit/Result_display[11]_i_1/O
                         net (fo=1, routed)           0.572    25.821    Command_Unit/Result_display_AUX0_in[11]
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[11]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.143    27.393    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.283    27.110    Command_Unit/Result_display_reg[11]
  -------------------------------------------------------------------
                         required time                         27.110    
                         arrival time                         -25.821    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.072ns  (logic 9.913ns (36.617%)  route 17.159ns (63.383%))
  Logic Levels:           30  (CARRY4=13 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.740 r  Result_display_reg[11]_i_3/O[2]
                         net (fo=1, routed)           1.281    24.020    Command_Unit/sum[2046]_0[10]
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.328    24.348 r  Command_Unit/Result_display[10]_i_2/O
                         net (fo=2, routed)           0.444    24.793    Command_Unit/Result_ALU[10]
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.326    25.119 r  Command_Unit/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.280    25.398    Command_Unit/tx_data[2]_i_3_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.522 r  Command_Unit/tx_data[2]_i_2/O
                         net (fo=1, routed)           0.484    26.006    Command_Unit/tx_data[2]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124    26.130 r  Command_Unit/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    26.130    Command_Unit/tx_data_AUX[2]
    SLICE_X53Y95         FDRE                                         r  Command_Unit/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y95         FDRE                                         r  Command_Unit/tx_data_reg[2]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.143    27.393    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.029    27.422    Command_Unit/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         27.422    
                         arrival time                         -26.130    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.902ns  (logic 9.749ns (36.239%)  route 17.153ns (63.761%))
  Logic Levels:           30  (CARRY4=13 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 27.061 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.800 r  Result_display_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    23.422    Command_Unit/sum[2046]_0[11]
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.306    23.728 r  Command_Unit/Result_display[11]_i_2/O
                         net (fo=2, routed)           0.841    24.569    Command_Unit/Result_ALU[11]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.693 r  Command_Unit/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.586    25.279    Command_Unit/tx_data[3]_i_3_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I1_O)        0.124    25.403 r  Command_Unit/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.433    25.836    Command_Unit/tx_data[3]_i_2_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.960 r  Command_Unit/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    25.960    Command_Unit/tx_data_AUX[3]
    SLICE_X51Y92         FDRE                                         r  Command_Unit/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.510    27.061    Command_Unit/clk_out1
    SLICE_X51Y92         FDRE                                         r  Command_Unit/tx_data_reg[3]/C
                         clock pessimism              0.480    27.542    
                         clock uncertainty           -0.143    27.399    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.029    27.428    Command_Unit/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         27.428    
                         arrival time                         -25.960    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.788ns  (logic 9.978ns (37.248%)  route 16.810ns (62.752%))
  Logic Levels:           29  (CARRY4=14 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 27.062 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.461 r  Result_display_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.585    24.046    Command_Unit/sum[2046]_0[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.302    24.348 r  Command_Unit/Result_display[14]_i_2/O
                         net (fo=2, routed)           0.868    25.216    Command_Unit/Result_ALU[14]
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.124    25.340 r  Command_Unit/Result_display[14]_i_1/O
                         net (fo=1, routed)           0.506    25.846    Command_Unit/Result_display_AUX0_in[14]
    SLICE_X51Y96         FDRE                                         r  Command_Unit/Result_display_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.511    27.062    Command_Unit/clk_out1
    SLICE_X51Y96         FDRE                                         r  Command_Unit/Result_display_reg[14]/C
                         clock pessimism              0.480    27.543    
                         clock uncertainty           -0.143    27.400    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.067    27.333    Command_Unit/Result_display_reg[14]
  -------------------------------------------------------------------
                         required time                         27.333    
                         arrival time                         -25.846    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.665ns  (logic 10.393ns (38.977%)  route 16.272ns (61.023%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.073 r  Result_display_reg[7]_i_25530/O[1]
                         net (fo=2, routed)           0.621    11.694    Result_display_reg[7]_i_25530_n_6
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.306    12.000 r  Result_display[7]_i_25533/O
                         net (fo=1, routed)           0.000    12.000    Result_display[7]_i_25533_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.580 r  Result_display_reg[7]_i_24870/O[2]
                         net (fo=1, routed)           1.343    13.923    Result_display_reg[7]_i_24870_n_5
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.302    14.225 r  Result_display[7]_i_20067/O
                         net (fo=1, routed)           0.000    14.225    Result_display[7]_i_20067_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.577 r  Result_display_reg[7]_i_16310/O[3]
                         net (fo=1, routed)           0.588    15.166    Result_display_reg[7]_i_16310_n_4
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.307    15.473 r  Result_display[7]_i_9979/O
                         net (fo=1, routed)           0.000    15.473    Result_display[7]_i_9979_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.874 r  Result_display_reg[7]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    15.874    Result_display_reg[7]_i_1678_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.096 r  Result_display_reg[11]_i_177/O[0]
                         net (fo=1, routed)           0.626    16.722    Result_display_reg[11]_i_177_n_7
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.299    17.021 r  Result_display[11]_i_109/O
                         net (fo=1, routed)           0.000    17.021    Result_display[11]_i_109_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.445 r  Result_display_reg[11]_i_65/O[1]
                         net (fo=1, routed)           0.634    18.079    Result_display_reg[11]_i_65_n_6
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  Result_display[11]_i_40/O
                         net (fo=1, routed)           0.000    18.382    Result_display[11]_i_40_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.022 r  Result_display_reg[11]_i_21/O[3]
                         net (fo=2, routed)           1.996    21.018    Result_display_reg[11]_i_21_n_4
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.306    21.324 r  Result_display[11]_i_22/O
                         net (fo=1, routed)           0.000    21.324    Result_display[11]_i_22_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.725 r  Result_display_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.725    Result_display_reg[11]_i_14_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.947 r  Result_display_reg[15]_i_14/O[0]
                         net (fo=1, routed)           0.553    22.500    Result_display_reg[15]_i_14_n_7
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.299    22.799 r  Result_display[15]_i_8/O
                         net (fo=1, routed)           0.000    22.799    Result_display[15]_i_8_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.223 r  Result_display_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.462    23.685    Command_Unit/sum[2046]_0[13]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.303    23.988 r  Command_Unit/Result_display[13]_i_2/O
                         net (fo=2, routed)           0.861    24.849    Command_Unit/Result_ALU[13]
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.973 r  Command_Unit/tx_data[5]_i_3/O
                         net (fo=1, routed)           0.159    25.131    Command_Unit/tx_data[5]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    25.255 r  Command_Unit/tx_data[5]_i_2/O
                         net (fo=1, routed)           0.343    25.599    Command_Unit/tx_data[5]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124    25.723 r  Command_Unit/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    25.723    Command_Unit/tx_data_AUX[5]
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[5]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.143    27.393    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    27.422    Command_Unit/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         27.422    
                         arrival time                         -25.723    
  -------------------------------------------------------------------
                         slack                                  1.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UART_RX/N_LSB_ELEMENT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            UART_RX/N_Element_to_transmit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.463%)  route 0.144ns (50.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.566    -0.598    UART_RX/clk_out1
    SLICE_X33Y101        FDRE                                         r  UART_RX/N_LSB_ELEMENT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  UART_RX/N_LSB_ELEMENT_reg[7]/Q
                         net (fo=1, routed)           0.144    -0.313    UART_RX/N_Element_to_transmit_AUX[7]
    SLICE_X34Y101        FDRE                                         r  UART_RX/N_Element_to_transmit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.836    -0.837    UART_RX/clk_out1
    SLICE_X34Y101        FDRE                                         r  UART_RX/N_Element_to_transmit_reg[7]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.085    -0.477    UART_RX/N_Element_to_transmit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_RX/data_in_A_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_A/genblk1[74].stack_data_reg[74][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.678    -0.486    UART_RX/clk_out1
    SLICE_X5Y191         FDRE                                         r  UART_RX/data_in_A_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  UART_RX/data_in_A_reg[4]_rep/Q
                         net (fo=64, routed)          0.115    -0.230    Mem_A/D[4]
    SLICE_X6Y190         FDRE                                         r  Mem_A/genblk1[74].stack_data_reg[74][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.955    -0.718    Mem_A/clk_out1
    SLICE_X6Y190         FDRE                                         r  Mem_A/genblk1[74].stack_data_reg[74][4]/C
                         clock pessimism              0.248    -0.470    
    SLICE_X6Y190         FDRE (Hold_fdre_C_D)         0.063    -0.407    Mem_A/genblk1[74].stack_data_reg[74][4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[333].stack_data_reg[333][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.569    -0.595    UART_RX/clk_out1
    SLICE_X33Y61         FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  UART_RX/data_in_B_reg[1]_rep__3/Q
                         net (fo=64, routed)          0.124    -0.331    Mem_B/genblk1[382].stack_data_reg[382][7]_3[1]
    SLICE_X31Y60         FDRE                                         r  Mem_B/genblk1[333].stack_data_reg[333][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.840    -0.833    Mem_B/clk_out1
    SLICE_X31Y60         FDRE                                         r  Mem_B/genblk1[333].stack_data_reg[333][1]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.070    -0.509    Mem_B/genblk1[333].stack_data_reg[333][1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[476].stack_data_reg[476][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.383%)  route 0.123ns (46.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.600    -0.564    UART_RX/clk_out1
    SLICE_X83Y105        FDRE                                         r  UART_RX/data_in_B_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  UART_RX/data_in_B_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.123    -0.300    Mem_B/genblk1[510].stack_data_reg[510][7]_2[3]
    SLICE_X84Y104        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X84Y104        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.063    -0.485    Mem_B/genblk1[476].stack_data_reg[476][3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[778].stack_data_reg[778][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.680    -0.484    UART_RX/clk_out1
    SLICE_X7Y151         FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  UART_RX/data_in_B_reg[2]_rep__10/Q
                         net (fo=64, routed)          0.120    -0.223    Mem_B/genblk1[830].stack_data_reg[830][7]_2[2]
    SLICE_X6Y150         FDRE                                         r  Mem_B/genblk1[778].stack_data_reg[778][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.957    -0.716    Mem_B/clk_out1
    SLICE_X6Y150         FDRE                                         r  Mem_B/genblk1[778].stack_data_reg[778][2]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.059    -0.409    Mem_B/genblk1[778].stack_data_reg[778][2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_RX/data_in_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_A/genblk1[13].stack_data_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.569%)  route 0.132ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.644    -0.520    UART_RX/clk_out1
    SLICE_X32Y164        FDRE                                         r  UART_RX/data_in_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  UART_RX/data_in_A_reg[4]/Q
                         net (fo=64, routed)          0.132    -0.246    Mem_A/genblk1[62].stack_data_reg[62][7]_0[4]
    SLICE_X34Y164        FDRE                                         r  Mem_A/genblk1[13].stack_data_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.916    -0.757    Mem_A/clk_out1
    SLICE_X34Y164        FDRE                                         r  Mem_A/genblk1[13].stack_data_reg[13][4]/C
                         clock pessimism              0.271    -0.486    
    SLICE_X34Y164        FDRE (Hold_fdre_C_D)         0.052    -0.434    Mem_A/genblk1[13].stack_data_reg[13][4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[498].stack_data_reg[498][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.229%)  route 0.134ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.600    -0.564    UART_RX/clk_out1
    SLICE_X83Y105        FDRE                                         r  UART_RX/data_in_B_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  UART_RX/data_in_B_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.134    -0.289    Mem_B/genblk1[510].stack_data_reg[510][7]_2[3]
    SLICE_X82Y103        FDRE                                         r  Mem_B/genblk1[498].stack_data_reg[498][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X82Y103        FDRE                                         r  Mem_B/genblk1[498].stack_data_reg[498][3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X82Y103        FDRE (Hold_fdre_C_D)         0.070    -0.478    Mem_B/genblk1[498].stack_data_reg[498][3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[959].stack_data_reg[959][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.939%)  route 0.136ns (49.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.662    -0.502    UART_RX/clk_out1
    SLICE_X72Y161        FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  UART_RX/data_in_B_reg[1]_rep__12/Q
                         net (fo=64, routed)          0.136    -0.225    Mem_B/genblk1[958].stack_data_reg[958][7]_3[1]
    SLICE_X72Y159        FDRE                                         r  Mem_B/genblk1[959].stack_data_reg[959][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.939    -0.734    Mem_B/clk_out1
    SLICE_X72Y159        FDRE                                         r  Mem_B/genblk1[959].stack_data_reg[959][1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X72Y159        FDRE (Hold_fdre_C_D)         0.070    -0.415    Mem_B/genblk1[959].stack_data_reg[959][1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[989].stack_data_reg[989][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.860%)  route 0.126ns (47.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.558    -0.606    UART_RX/clk_out1
    SLICE_X61Y110        FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UART_RX/data_in_B_reg[1]_rep__13/Q
                         net (fo=64, routed)          0.126    -0.339    Mem_B/genblk1[1022].stack_data_reg[1022][7]_3[1]
    SLICE_X58Y109        FDRE                                         r  Mem_B/genblk1[989].stack_data_reg[989][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.830    -0.843    Mem_B/clk_out1
    SLICE_X58Y109        FDRE                                         r  Mem_B/genblk1[989].stack_data_reg[989][1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.059    -0.530    Mem_B/genblk1[989].stack_data_reg[989][1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[431].stack_data_reg[431][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.168%)  route 0.140ns (49.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.601    -0.563    UART_RX/clk_out1
    SLICE_X86Y67         FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  UART_RX/data_in_B_reg[1]_rep__4/Q
                         net (fo=64, routed)          0.140    -0.282    Mem_B/genblk1[446].stack_data_reg[446][7]_3[1]
    SLICE_X84Y66         FDRE                                         r  Mem_B/genblk1[431].stack_data_reg[431][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.802    Mem_B/clk_out1
    SLICE_X84Y66         FDRE                                         r  Mem_B/genblk1[431].stack_data_reg[431][1]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.052    -0.475    Mem_B/genblk1[431].stack_data_reg[431][1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 14.286 }
Period(ns):         28.571
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         28.571      26.416     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         28.571      27.322     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X49Y106    Command_Unit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X49Y106    Command_Unit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         28.571      27.571     SLICE_X50Y106    Command_Unit/FSM_sequential_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       28.571      184.789    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X48Y106    Command_Unit/CHOOSE_MEM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y107    Command_Unit/CHOOSE_MEM_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X49Y122    Command_Unit/CHOOSE_OP_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y125    Command_Unit/CHOOSE_OP_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.286      13.786     SLICE_X47Y124    Command_Unit/CHOOSE_OP_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.061ns  (logic 11.367ns (40.508%)  route 16.694ns (59.492%))
  Logic Levels:           34  (CARRY4=15 LUT2=11 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 27.048 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.254 r  Result_display_reg[7]_i_25530/O[3]
                         net (fo=2, routed)           0.798    12.052    Result_display_reg[7]_i_25530_n_4
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.307    12.359 r  Result_display[7]_i_25531/O
                         net (fo=1, routed)           0.000    12.359    Result_display[7]_i_25531_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.760 r  Result_display_reg[7]_i_24870/CO[3]
                         net (fo=1, routed)           0.000    12.760    Result_display_reg[7]_i_24870_n_0
    SLICE_X73Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.094 r  Result_display_reg[11]_i_1056/O[1]
                         net (fo=1, routed)           1.142    14.237    Result_display_reg[11]_i_1056_n_6
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.303    14.540 r  Result_display[11]_i_710/O
                         net (fo=1, routed)           0.000    14.540    Result_display[11]_i_710_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.183 r  Result_display_reg[11]_i_459/O[3]
                         net (fo=1, routed)           0.583    15.766    Result_display_reg[11]_i_459_n_4
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.307    16.073 r  Result_display[11]_i_285/O
                         net (fo=1, routed)           0.000    16.073    Result_display[11]_i_285_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.474 r  Result_display_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    16.474    Result_display_reg[11]_i_177_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.808 r  Result_display_reg[15]_i_127/O[1]
                         net (fo=1, routed)           0.985    17.793    Result_display_reg[15]_i_127_n_6
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.303    18.096 r  Result_display[15]_i_89/O
                         net (fo=1, routed)           0.000    18.096    Result_display[15]_i_89_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  Result_display_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.889    19.534    Result_display_reg[15]_i_59_n_0
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.658 r  Result_display[15]_i_37/O
                         net (fo=1, routed)           0.000    19.658    Result_display[15]_i_37_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.059 r  Result_display_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.059    Result_display_reg[15]_i_21_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.330 r  Result_display_reg[17]_i_14/CO[0]
                         net (fo=2, routed)           1.738    22.069    Result_display_reg[17]_i_14_n_3
    SLICE_X43Y111        LUT2 (Prop_lut2_I0_O)        0.373    22.442 r  Result_display[17]_i_15/O
                         net (fo=1, routed)           0.000    22.442    Result_display[17]_i_15_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.899 r  Result_display_reg[17]_i_12/CO[1]
                         net (fo=1, routed)           0.436    23.335    Result_display_reg[17]_i_12_n_2
    SLICE_X44Y110        LUT2 (Prop_lut2_I1_O)        0.329    23.664 r  Result_display[17]_i_8/O
                         net (fo=1, routed)           0.000    23.664    Result_display[17]_i_8_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.891 r  Result_display_reg[17]_i_6/O[1]
                         net (fo=1, routed)           0.308    24.198    Command_Unit/sum[2046]_0[17]
    SLICE_X44Y111        LUT4 (Prop_lut4_I0_O)        0.303    24.501 r  Command_Unit/Result_display[17]_i_5/O
                         net (fo=2, routed)           0.524    25.026    Command_Unit/Result_ALU[17]
    SLICE_X48Y105        LUT5 (Prop_lut5_I0_O)        0.124    25.150 r  Command_Unit/tx_data[1]_i_16/O
                         net (fo=1, routed)           0.000    25.150    Command_Unit/tx_data[1]_i_16_n_0
    SLICE_X48Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    25.367 r  Command_Unit/tx_data_reg[1]_i_6/O
                         net (fo=1, routed)           0.456    25.822    Command_Unit/tx_data_reg[1]_i_6_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I4_O)        0.299    26.121 r  Command_Unit/tx_data[1]_i_3/O
                         net (fo=1, routed)           0.452    26.573    Command_Unit/tx_data[1]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I0_O)        0.124    26.697 r  Command_Unit/tx_data[1]_i_2/O
                         net (fo=1, routed)           0.298    26.995    Command_Unit/tx_data[1]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I3_O)        0.124    27.119 r  Command_Unit/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    27.119    Command_Unit/tx_data_AUX[1]
    SLICE_X49Y106        FDRE                                         r  Command_Unit/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.497    27.048    Command_Unit/clk_out1
    SLICE_X49Y106        FDRE                                         r  Command_Unit/tx_data_reg[1]/C
                         clock pessimism              0.577    27.624    
                         clock uncertainty           -0.148    27.476    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.032    27.508    Command_Unit/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.508    
                         arrival time                         -27.119    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.693ns  (logic 10.960ns (39.577%)  route 16.733ns (60.424%))
  Logic Levels:           34  (CARRY4=15 LUT2=11 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 27.048 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.431 r  Result_display_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.431    Result_display_reg[15]_i_3_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.653 r  Result_display_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.437    24.090    Command_Unit/sum[2046]_0[16]
    SLICE_X46Y110        LUT4 (Prop_lut4_I0_O)        0.299    24.389 r  Command_Unit/Result_display[16]_i_2/O
                         net (fo=2, routed)           0.435    24.824    Command_Unit/Result_ALU[16]
    SLICE_X46Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.948 r  Command_Unit/tx_data[0]_i_16/O
                         net (fo=1, routed)           0.000    24.948    Command_Unit/tx_data[0]_i_16_n_0
    SLICE_X46Y109        MUXF7 (Prop_muxf7_I1_O)      0.247    25.195 r  Command_Unit/tx_data_reg[0]_i_6/O
                         net (fo=1, routed)           0.431    25.626    Command_Unit/tx_data_reg[0]_i_6_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I4_O)        0.298    25.924 r  Command_Unit/tx_data[0]_i_3/O
                         net (fo=1, routed)           0.293    26.216    Command_Unit/tx_data[0]_i_3_n_0
    SLICE_X49Y105        LUT5 (Prop_lut5_I0_O)        0.124    26.340 r  Command_Unit/tx_data[0]_i_2/O
                         net (fo=1, routed)           0.287    26.627    Command_Unit/tx_data[0]_i_2_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I3_O)        0.124    26.751 r  Command_Unit/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    26.751    Command_Unit/tx_data_AUX[0]
    SLICE_X47Y105        FDRE                                         r  Command_Unit/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.497    27.048    Command_Unit/clk_out1
    SLICE_X47Y105        FDRE                                         r  Command_Unit/tx_data_reg[0]/C
                         clock pessimism              0.560    27.607    
                         clock uncertainty           -0.148    27.459    
    SLICE_X47Y105        FDRE (Setup_fdre_C_D)        0.029    27.488    Command_Unit/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         27.488    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.300ns  (logic 10.226ns (37.459%)  route 17.074ns (62.541%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.461 r  Result_display_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.585    24.046    Command_Unit/sum[2046]_0[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.302    24.348 r  Command_Unit/Result_display[14]_i_2/O
                         net (fo=2, routed)           0.863    25.211    Command_Unit/Result_ALU[14]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    25.335 r  Command_Unit/tx_data[6]_i_3/O
                         net (fo=1, routed)           0.434    25.769    Command_Unit/tx_data[6]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    25.893 r  Command_Unit/tx_data[6]_i_2/O
                         net (fo=1, routed)           0.340    26.233    Command_Unit/tx_data[6]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124    26.357 r  Command_Unit/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    26.357    Command_Unit/tx_data_AUX[6]
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[6]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.031    27.419    Command_Unit/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.357    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.244ns  (logic 10.290ns (37.769%)  route 16.954ns (62.231%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.521 r  Result_display_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.716    24.237    Command_Unit/sum[2046]_0[15]
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.306    24.543 r  Command_Unit/Result_display[15]_i_2/O
                         net (fo=2, routed)           0.643    25.186    Command_Unit/Result_ALU[15]
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.310 r  Command_Unit/tx_data[7]_i_4/O
                         net (fo=1, routed)           0.452    25.762    Command_Unit/tx_data[7]_i_4_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.124    25.886 r  Command_Unit/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.292    26.178    Command_Unit/tx_data[7]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.124    26.302 r  Command_Unit/tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000    26.302    Command_Unit/tx_data_AUX[7]
    SLICE_X55Y94         FDRE                                         r  Command_Unit/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X55Y94         FDRE                                         r  Command_Unit/tx_data_reg[7]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)        0.031    27.419    Command_Unit/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.302    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.832ns  (logic 10.171ns (37.907%)  route 16.661ns (62.093%))
  Logic Levels:           29  (CARRY4=14 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 27.065 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.073 r  Result_display_reg[7]_i_25530/O[1]
                         net (fo=2, routed)           0.621    11.694    Result_display_reg[7]_i_25530_n_6
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.306    12.000 r  Result_display[7]_i_25533/O
                         net (fo=1, routed)           0.000    12.000    Result_display[7]_i_25533_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.580 r  Result_display_reg[7]_i_24870/O[2]
                         net (fo=1, routed)           1.343    13.923    Result_display_reg[7]_i_24870_n_5
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.302    14.225 r  Result_display[7]_i_20067/O
                         net (fo=1, routed)           0.000    14.225    Result_display[7]_i_20067_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.577 r  Result_display_reg[7]_i_16310/O[3]
                         net (fo=1, routed)           0.588    15.166    Result_display_reg[7]_i_16310_n_4
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.307    15.473 r  Result_display[7]_i_9979/O
                         net (fo=1, routed)           0.000    15.473    Result_display[7]_i_9979_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.874 r  Result_display_reg[7]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    15.874    Result_display_reg[7]_i_1678_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.096 r  Result_display_reg[11]_i_177/O[0]
                         net (fo=1, routed)           0.626    16.722    Result_display_reg[11]_i_177_n_7
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.299    17.021 r  Result_display[11]_i_109/O
                         net (fo=1, routed)           0.000    17.021    Result_display[11]_i_109_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.445 r  Result_display_reg[11]_i_65/O[1]
                         net (fo=1, routed)           0.634    18.079    Result_display_reg[11]_i_65_n_6
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  Result_display[11]_i_40/O
                         net (fo=1, routed)           0.000    18.382    Result_display[11]_i_40_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.022 r  Result_display_reg[11]_i_21/O[3]
                         net (fo=2, routed)           1.996    21.018    Result_display_reg[11]_i_21_n_4
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.306    21.324 r  Result_display[11]_i_22/O
                         net (fo=1, routed)           0.000    21.324    Result_display[11]_i_22_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.725 r  Result_display_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.725    Result_display_reg[11]_i_14_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.947 r  Result_display_reg[15]_i_14/O[0]
                         net (fo=1, routed)           0.553    22.500    Result_display_reg[15]_i_14_n_7
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.299    22.799 r  Result_display[15]_i_8/O
                         net (fo=1, routed)           0.000    22.799    Result_display[15]_i_8_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.223 r  Result_display_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.462    23.685    Command_Unit/sum[2046]_0[13]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.303    23.988 r  Command_Unit/Result_display[13]_i_2/O
                         net (fo=2, routed)           1.136    25.124    Command_Unit/Result_ALU[13]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.150    25.274 r  Command_Unit/Result_display[13]_i_1/O
                         net (fo=1, routed)           0.616    25.890    Command_Unit/Result_display_AUX0_in[13]
    SLICE_X48Y98         FDRE                                         r  Command_Unit/Result_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.514    27.065    Command_Unit/clk_out1
    SLICE_X48Y98         FDRE                                         r  Command_Unit/Result_display_reg[13]/C
                         clock pessimism              0.480    27.546    
                         clock uncertainty           -0.148    27.398    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)       -0.283    27.115    Command_Unit/Result_display_reg[13]
  -------------------------------------------------------------------
                         required time                         27.115    
                         arrival time                         -25.890    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.763ns  (logic 9.529ns (35.605%)  route 17.234ns (64.395%))
  Logic Levels:           28  (CARRY4=13 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.800 r  Result_display_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    23.422    Command_Unit/sum[2046]_0[11]
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.306    23.728 r  Command_Unit/Result_display[11]_i_2/O
                         net (fo=2, routed)           1.369    25.098    Command_Unit/Result_ALU[11]
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.152    25.250 r  Command_Unit/Result_display[11]_i_1/O
                         net (fo=1, routed)           0.572    25.821    Command_Unit/Result_display_AUX0_in[11]
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[11]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.283    27.105    Command_Unit/Result_display_reg[11]
  -------------------------------------------------------------------
                         required time                         27.105    
                         arrival time                         -25.821    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.072ns  (logic 9.913ns (36.617%)  route 17.159ns (63.383%))
  Logic Levels:           30  (CARRY4=13 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.740 r  Result_display_reg[11]_i_3/O[2]
                         net (fo=1, routed)           1.281    24.020    Command_Unit/sum[2046]_0[10]
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.328    24.348 r  Command_Unit/Result_display[10]_i_2/O
                         net (fo=2, routed)           0.444    24.793    Command_Unit/Result_ALU[10]
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.326    25.119 r  Command_Unit/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.280    25.398    Command_Unit/tx_data[2]_i_3_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.522 r  Command_Unit/tx_data[2]_i_2/O
                         net (fo=1, routed)           0.484    26.006    Command_Unit/tx_data[2]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124    26.130 r  Command_Unit/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    26.130    Command_Unit/tx_data_AUX[2]
    SLICE_X53Y95         FDRE                                         r  Command_Unit/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y95         FDRE                                         r  Command_Unit/tx_data_reg[2]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.029    27.417    Command_Unit/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                         -26.130    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.902ns  (logic 9.749ns (36.239%)  route 17.153ns (63.761%))
  Logic Levels:           30  (CARRY4=13 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 27.061 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.800 r  Result_display_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    23.422    Command_Unit/sum[2046]_0[11]
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.306    23.728 r  Command_Unit/Result_display[11]_i_2/O
                         net (fo=2, routed)           0.841    24.569    Command_Unit/Result_ALU[11]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.693 r  Command_Unit/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.586    25.279    Command_Unit/tx_data[3]_i_3_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I1_O)        0.124    25.403 r  Command_Unit/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.433    25.836    Command_Unit/tx_data[3]_i_2_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.960 r  Command_Unit/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    25.960    Command_Unit/tx_data_AUX[3]
    SLICE_X51Y92         FDRE                                         r  Command_Unit/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.510    27.061    Command_Unit/clk_out1
    SLICE_X51Y92         FDRE                                         r  Command_Unit/tx_data_reg[3]/C
                         clock pessimism              0.480    27.542    
                         clock uncertainty           -0.148    27.394    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.029    27.423    Command_Unit/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         27.423    
                         arrival time                         -25.960    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.788ns  (logic 9.978ns (37.248%)  route 16.810ns (62.752%))
  Logic Levels:           29  (CARRY4=14 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 27.062 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.461 r  Result_display_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.585    24.046    Command_Unit/sum[2046]_0[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.302    24.348 r  Command_Unit/Result_display[14]_i_2/O
                         net (fo=2, routed)           0.868    25.216    Command_Unit/Result_ALU[14]
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.124    25.340 r  Command_Unit/Result_display[14]_i_1/O
                         net (fo=1, routed)           0.506    25.846    Command_Unit/Result_display_AUX0_in[14]
    SLICE_X51Y96         FDRE                                         r  Command_Unit/Result_display_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.511    27.062    Command_Unit/clk_out1
    SLICE_X51Y96         FDRE                                         r  Command_Unit/Result_display_reg[14]/C
                         clock pessimism              0.480    27.543    
                         clock uncertainty           -0.148    27.395    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.067    27.328    Command_Unit/Result_display_reg[14]
  -------------------------------------------------------------------
                         required time                         27.328    
                         arrival time                         -25.846    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0 rise@28.571ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.665ns  (logic 10.393ns (38.977%)  route 16.272ns (61.023%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.073 r  Result_display_reg[7]_i_25530/O[1]
                         net (fo=2, routed)           0.621    11.694    Result_display_reg[7]_i_25530_n_6
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.306    12.000 r  Result_display[7]_i_25533/O
                         net (fo=1, routed)           0.000    12.000    Result_display[7]_i_25533_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.580 r  Result_display_reg[7]_i_24870/O[2]
                         net (fo=1, routed)           1.343    13.923    Result_display_reg[7]_i_24870_n_5
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.302    14.225 r  Result_display[7]_i_20067/O
                         net (fo=1, routed)           0.000    14.225    Result_display[7]_i_20067_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.577 r  Result_display_reg[7]_i_16310/O[3]
                         net (fo=1, routed)           0.588    15.166    Result_display_reg[7]_i_16310_n_4
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.307    15.473 r  Result_display[7]_i_9979/O
                         net (fo=1, routed)           0.000    15.473    Result_display[7]_i_9979_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.874 r  Result_display_reg[7]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    15.874    Result_display_reg[7]_i_1678_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.096 r  Result_display_reg[11]_i_177/O[0]
                         net (fo=1, routed)           0.626    16.722    Result_display_reg[11]_i_177_n_7
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.299    17.021 r  Result_display[11]_i_109/O
                         net (fo=1, routed)           0.000    17.021    Result_display[11]_i_109_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.445 r  Result_display_reg[11]_i_65/O[1]
                         net (fo=1, routed)           0.634    18.079    Result_display_reg[11]_i_65_n_6
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  Result_display[11]_i_40/O
                         net (fo=1, routed)           0.000    18.382    Result_display[11]_i_40_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.022 r  Result_display_reg[11]_i_21/O[3]
                         net (fo=2, routed)           1.996    21.018    Result_display_reg[11]_i_21_n_4
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.306    21.324 r  Result_display[11]_i_22/O
                         net (fo=1, routed)           0.000    21.324    Result_display[11]_i_22_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.725 r  Result_display_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.725    Result_display_reg[11]_i_14_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.947 r  Result_display_reg[15]_i_14/O[0]
                         net (fo=1, routed)           0.553    22.500    Result_display_reg[15]_i_14_n_7
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.299    22.799 r  Result_display[15]_i_8/O
                         net (fo=1, routed)           0.000    22.799    Result_display[15]_i_8_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.223 r  Result_display_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.462    23.685    Command_Unit/sum[2046]_0[13]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.303    23.988 r  Command_Unit/Result_display[13]_i_2/O
                         net (fo=2, routed)           0.861    24.849    Command_Unit/Result_ALU[13]
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.973 r  Command_Unit/tx_data[5]_i_3/O
                         net (fo=1, routed)           0.159    25.131    Command_Unit/tx_data[5]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    25.255 r  Command_Unit/tx_data[5]_i_2/O
                         net (fo=1, routed)           0.343    25.599    Command_Unit/tx_data[5]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124    25.723 r  Command_Unit/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    25.723    Command_Unit/tx_data_AUX[5]
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[5]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    27.417    Command_Unit/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                         -25.723    
  -------------------------------------------------------------------
                         slack                                  1.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 UART_RX/N_LSB_ELEMENT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            UART_RX/N_Element_to_transmit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.463%)  route 0.144ns (50.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.566    -0.598    UART_RX/clk_out1
    SLICE_X33Y101        FDRE                                         r  UART_RX/N_LSB_ELEMENT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  UART_RX/N_LSB_ELEMENT_reg[7]/Q
                         net (fo=1, routed)           0.144    -0.313    UART_RX/N_Element_to_transmit_AUX[7]
    SLICE_X34Y101        FDRE                                         r  UART_RX/N_Element_to_transmit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.836    -0.837    UART_RX/clk_out1
    SLICE_X34Y101        FDRE                                         r  UART_RX/N_Element_to_transmit_reg[7]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.148    -0.414    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.085    -0.329    UART_RX/N_Element_to_transmit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_RX/data_in_A_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_A/genblk1[74].stack_data_reg[74][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.678    -0.486    UART_RX/clk_out1
    SLICE_X5Y191         FDRE                                         r  UART_RX/data_in_A_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  UART_RX/data_in_A_reg[4]_rep/Q
                         net (fo=64, routed)          0.115    -0.230    Mem_A/D[4]
    SLICE_X6Y190         FDRE                                         r  Mem_A/genblk1[74].stack_data_reg[74][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.955    -0.718    Mem_A/clk_out1
    SLICE_X6Y190         FDRE                                         r  Mem_A/genblk1[74].stack_data_reg[74][4]/C
                         clock pessimism              0.248    -0.470    
                         clock uncertainty            0.148    -0.322    
    SLICE_X6Y190         FDRE (Hold_fdre_C_D)         0.063    -0.259    Mem_A/genblk1[74].stack_data_reg[74][4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[333].stack_data_reg[333][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.569    -0.595    UART_RX/clk_out1
    SLICE_X33Y61         FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  UART_RX/data_in_B_reg[1]_rep__3/Q
                         net (fo=64, routed)          0.124    -0.331    Mem_B/genblk1[382].stack_data_reg[382][7]_3[1]
    SLICE_X31Y60         FDRE                                         r  Mem_B/genblk1[333].stack_data_reg[333][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.840    -0.833    Mem_B/clk_out1
    SLICE_X31Y60         FDRE                                         r  Mem_B/genblk1[333].stack_data_reg[333][1]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.148    -0.431    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.070    -0.361    Mem_B/genblk1[333].stack_data_reg[333][1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[476].stack_data_reg[476][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.383%)  route 0.123ns (46.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.600    -0.564    UART_RX/clk_out1
    SLICE_X83Y105        FDRE                                         r  UART_RX/data_in_B_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  UART_RX/data_in_B_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.123    -0.300    Mem_B/genblk1[510].stack_data_reg[510][7]_2[3]
    SLICE_X84Y104        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X84Y104        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][3]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.148    -0.400    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.063    -0.337    Mem_B/genblk1[476].stack_data_reg[476][3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[778].stack_data_reg[778][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.680    -0.484    UART_RX/clk_out1
    SLICE_X7Y151         FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  UART_RX/data_in_B_reg[2]_rep__10/Q
                         net (fo=64, routed)          0.120    -0.223    Mem_B/genblk1[830].stack_data_reg[830][7]_2[2]
    SLICE_X6Y150         FDRE                                         r  Mem_B/genblk1[778].stack_data_reg[778][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.957    -0.716    Mem_B/clk_out1
    SLICE_X6Y150         FDRE                                         r  Mem_B/genblk1[778].stack_data_reg[778][2]/C
                         clock pessimism              0.248    -0.468    
                         clock uncertainty            0.148    -0.320    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.059    -0.261    Mem_B/genblk1[778].stack_data_reg[778][2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 UART_RX/data_in_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_A/genblk1[13].stack_data_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.569%)  route 0.132ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.644    -0.520    UART_RX/clk_out1
    SLICE_X32Y164        FDRE                                         r  UART_RX/data_in_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  UART_RX/data_in_A_reg[4]/Q
                         net (fo=64, routed)          0.132    -0.246    Mem_A/genblk1[62].stack_data_reg[62][7]_0[4]
    SLICE_X34Y164        FDRE                                         r  Mem_A/genblk1[13].stack_data_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.916    -0.757    Mem_A/clk_out1
    SLICE_X34Y164        FDRE                                         r  Mem_A/genblk1[13].stack_data_reg[13][4]/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.148    -0.338    
    SLICE_X34Y164        FDRE (Hold_fdre_C_D)         0.052    -0.286    Mem_A/genblk1[13].stack_data_reg[13][4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[498].stack_data_reg[498][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.229%)  route 0.134ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.600    -0.564    UART_RX/clk_out1
    SLICE_X83Y105        FDRE                                         r  UART_RX/data_in_B_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  UART_RX/data_in_B_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.134    -0.289    Mem_B/genblk1[510].stack_data_reg[510][7]_2[3]
    SLICE_X82Y103        FDRE                                         r  Mem_B/genblk1[498].stack_data_reg[498][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X82Y103        FDRE                                         r  Mem_B/genblk1[498].stack_data_reg[498][3]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.148    -0.400    
    SLICE_X82Y103        FDRE (Hold_fdre_C_D)         0.070    -0.330    Mem_B/genblk1[498].stack_data_reg[498][3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[959].stack_data_reg[959][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.939%)  route 0.136ns (49.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.662    -0.502    UART_RX/clk_out1
    SLICE_X72Y161        FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  UART_RX/data_in_B_reg[1]_rep__12/Q
                         net (fo=64, routed)          0.136    -0.225    Mem_B/genblk1[958].stack_data_reg[958][7]_3[1]
    SLICE_X72Y159        FDRE                                         r  Mem_B/genblk1[959].stack_data_reg[959][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.939    -0.734    Mem_B/clk_out1
    SLICE_X72Y159        FDRE                                         r  Mem_B/genblk1[959].stack_data_reg[959][1]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.148    -0.337    
    SLICE_X72Y159        FDRE (Hold_fdre_C_D)         0.070    -0.267    Mem_B/genblk1[959].stack_data_reg[959][1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[989].stack_data_reg[989][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.860%)  route 0.126ns (47.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.558    -0.606    UART_RX/clk_out1
    SLICE_X61Y110        FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UART_RX/data_in_B_reg[1]_rep__13/Q
                         net (fo=64, routed)          0.126    -0.339    Mem_B/genblk1[1022].stack_data_reg[1022][7]_3[1]
    SLICE_X58Y109        FDRE                                         r  Mem_B/genblk1[989].stack_data_reg[989][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.830    -0.843    Mem_B/clk_out1
    SLICE_X58Y109        FDRE                                         r  Mem_B/genblk1[989].stack_data_reg[989][1]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.148    -0.441    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.059    -0.382    Mem_B/genblk1[989].stack_data_reg[989][1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[431].stack_data_reg[431][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.168%)  route 0.140ns (49.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.601    -0.563    UART_RX/clk_out1
    SLICE_X86Y67         FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  UART_RX/data_in_B_reg[1]_rep__4/Q
                         net (fo=64, routed)          0.140    -0.282    Mem_B/genblk1[446].stack_data_reg[446][7]_3[1]
    SLICE_X84Y66         FDRE                                         r  Mem_B/genblk1[431].stack_data_reg[431][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.802    Mem_B/clk_out1
    SLICE_X84Y66         FDRE                                         r  Mem_B/genblk1[431].stack_data_reg[431][1]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.148    -0.379    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.052    -0.327    Mem_B/genblk1[431].stack_data_reg[431][1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.061ns  (logic 11.367ns (40.508%)  route 16.694ns (59.492%))
  Logic Levels:           34  (CARRY4=15 LUT2=11 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 27.048 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.254 r  Result_display_reg[7]_i_25530/O[3]
                         net (fo=2, routed)           0.798    12.052    Result_display_reg[7]_i_25530_n_4
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.307    12.359 r  Result_display[7]_i_25531/O
                         net (fo=1, routed)           0.000    12.359    Result_display[7]_i_25531_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.760 r  Result_display_reg[7]_i_24870/CO[3]
                         net (fo=1, routed)           0.000    12.760    Result_display_reg[7]_i_24870_n_0
    SLICE_X73Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.094 r  Result_display_reg[11]_i_1056/O[1]
                         net (fo=1, routed)           1.142    14.237    Result_display_reg[11]_i_1056_n_6
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.303    14.540 r  Result_display[11]_i_710/O
                         net (fo=1, routed)           0.000    14.540    Result_display[11]_i_710_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.183 r  Result_display_reg[11]_i_459/O[3]
                         net (fo=1, routed)           0.583    15.766    Result_display_reg[11]_i_459_n_4
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.307    16.073 r  Result_display[11]_i_285/O
                         net (fo=1, routed)           0.000    16.073    Result_display[11]_i_285_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.474 r  Result_display_reg[11]_i_177/CO[3]
                         net (fo=1, routed)           0.000    16.474    Result_display_reg[11]_i_177_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.808 r  Result_display_reg[15]_i_127/O[1]
                         net (fo=1, routed)           0.985    17.793    Result_display_reg[15]_i_127_n_6
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.303    18.096 r  Result_display[15]_i_89/O
                         net (fo=1, routed)           0.000    18.096    Result_display[15]_i_89_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  Result_display_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.889    19.534    Result_display_reg[15]_i_59_n_0
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.658 r  Result_display[15]_i_37/O
                         net (fo=1, routed)           0.000    19.658    Result_display[15]_i_37_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.059 r  Result_display_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.059    Result_display_reg[15]_i_21_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.330 r  Result_display_reg[17]_i_14/CO[0]
                         net (fo=2, routed)           1.738    22.069    Result_display_reg[17]_i_14_n_3
    SLICE_X43Y111        LUT2 (Prop_lut2_I0_O)        0.373    22.442 r  Result_display[17]_i_15/O
                         net (fo=1, routed)           0.000    22.442    Result_display[17]_i_15_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.899 r  Result_display_reg[17]_i_12/CO[1]
                         net (fo=1, routed)           0.436    23.335    Result_display_reg[17]_i_12_n_2
    SLICE_X44Y110        LUT2 (Prop_lut2_I1_O)        0.329    23.664 r  Result_display[17]_i_8/O
                         net (fo=1, routed)           0.000    23.664    Result_display[17]_i_8_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.891 r  Result_display_reg[17]_i_6/O[1]
                         net (fo=1, routed)           0.308    24.198    Command_Unit/sum[2046]_0[17]
    SLICE_X44Y111        LUT4 (Prop_lut4_I0_O)        0.303    24.501 r  Command_Unit/Result_display[17]_i_5/O
                         net (fo=2, routed)           0.524    25.026    Command_Unit/Result_ALU[17]
    SLICE_X48Y105        LUT5 (Prop_lut5_I0_O)        0.124    25.150 r  Command_Unit/tx_data[1]_i_16/O
                         net (fo=1, routed)           0.000    25.150    Command_Unit/tx_data[1]_i_16_n_0
    SLICE_X48Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    25.367 r  Command_Unit/tx_data_reg[1]_i_6/O
                         net (fo=1, routed)           0.456    25.822    Command_Unit/tx_data_reg[1]_i_6_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I4_O)        0.299    26.121 r  Command_Unit/tx_data[1]_i_3/O
                         net (fo=1, routed)           0.452    26.573    Command_Unit/tx_data[1]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I0_O)        0.124    26.697 r  Command_Unit/tx_data[1]_i_2/O
                         net (fo=1, routed)           0.298    26.995    Command_Unit/tx_data[1]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I3_O)        0.124    27.119 r  Command_Unit/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    27.119    Command_Unit/tx_data_AUX[1]
    SLICE_X49Y106        FDRE                                         r  Command_Unit/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.497    27.048    Command_Unit/clk_out1
    SLICE_X49Y106        FDRE                                         r  Command_Unit/tx_data_reg[1]/C
                         clock pessimism              0.577    27.624    
                         clock uncertainty           -0.148    27.476    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.032    27.508    Command_Unit/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.508    
                         arrival time                         -27.119    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.693ns  (logic 10.960ns (39.577%)  route 16.733ns (60.424%))
  Logic Levels:           34  (CARRY4=15 LUT2=11 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 27.048 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.431 r  Result_display_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.431    Result_display_reg[15]_i_3_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.653 r  Result_display_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.437    24.090    Command_Unit/sum[2046]_0[16]
    SLICE_X46Y110        LUT4 (Prop_lut4_I0_O)        0.299    24.389 r  Command_Unit/Result_display[16]_i_2/O
                         net (fo=2, routed)           0.435    24.824    Command_Unit/Result_ALU[16]
    SLICE_X46Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.948 r  Command_Unit/tx_data[0]_i_16/O
                         net (fo=1, routed)           0.000    24.948    Command_Unit/tx_data[0]_i_16_n_0
    SLICE_X46Y109        MUXF7 (Prop_muxf7_I1_O)      0.247    25.195 r  Command_Unit/tx_data_reg[0]_i_6/O
                         net (fo=1, routed)           0.431    25.626    Command_Unit/tx_data_reg[0]_i_6_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I4_O)        0.298    25.924 r  Command_Unit/tx_data[0]_i_3/O
                         net (fo=1, routed)           0.293    26.216    Command_Unit/tx_data[0]_i_3_n_0
    SLICE_X49Y105        LUT5 (Prop_lut5_I0_O)        0.124    26.340 r  Command_Unit/tx_data[0]_i_2/O
                         net (fo=1, routed)           0.287    26.627    Command_Unit/tx_data[0]_i_2_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I3_O)        0.124    26.751 r  Command_Unit/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    26.751    Command_Unit/tx_data_AUX[0]
    SLICE_X47Y105        FDRE                                         r  Command_Unit/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.497    27.048    Command_Unit/clk_out1
    SLICE_X47Y105        FDRE                                         r  Command_Unit/tx_data_reg[0]/C
                         clock pessimism              0.560    27.607    
                         clock uncertainty           -0.148    27.459    
    SLICE_X47Y105        FDRE (Setup_fdre_C_D)        0.029    27.488    Command_Unit/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         27.488    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.300ns  (logic 10.226ns (37.459%)  route 17.074ns (62.541%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.461 r  Result_display_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.585    24.046    Command_Unit/sum[2046]_0[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.302    24.348 r  Command_Unit/Result_display[14]_i_2/O
                         net (fo=2, routed)           0.863    25.211    Command_Unit/Result_ALU[14]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    25.335 r  Command_Unit/tx_data[6]_i_3/O
                         net (fo=1, routed)           0.434    25.769    Command_Unit/tx_data[6]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    25.893 r  Command_Unit/tx_data[6]_i_2/O
                         net (fo=1, routed)           0.340    26.233    Command_Unit/tx_data[6]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124    26.357 r  Command_Unit/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    26.357    Command_Unit/tx_data_AUX[6]
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[6]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.031    27.419    Command_Unit/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.357    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.244ns  (logic 10.290ns (37.769%)  route 16.954ns (62.231%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.521 r  Result_display_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.716    24.237    Command_Unit/sum[2046]_0[15]
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.306    24.543 r  Command_Unit/Result_display[15]_i_2/O
                         net (fo=2, routed)           0.643    25.186    Command_Unit/Result_ALU[15]
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.310 r  Command_Unit/tx_data[7]_i_4/O
                         net (fo=1, routed)           0.452    25.762    Command_Unit/tx_data[7]_i_4_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.124    25.886 r  Command_Unit/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.292    26.178    Command_Unit/tx_data[7]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.124    26.302 r  Command_Unit/tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000    26.302    Command_Unit/tx_data_AUX[7]
    SLICE_X55Y94         FDRE                                         r  Command_Unit/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X55Y94         FDRE                                         r  Command_Unit/tx_data_reg[7]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)        0.031    27.419    Command_Unit/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -26.302    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.832ns  (logic 10.171ns (37.907%)  route 16.661ns (62.093%))
  Logic Levels:           29  (CARRY4=14 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 27.065 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.073 r  Result_display_reg[7]_i_25530/O[1]
                         net (fo=2, routed)           0.621    11.694    Result_display_reg[7]_i_25530_n_6
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.306    12.000 r  Result_display[7]_i_25533/O
                         net (fo=1, routed)           0.000    12.000    Result_display[7]_i_25533_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.580 r  Result_display_reg[7]_i_24870/O[2]
                         net (fo=1, routed)           1.343    13.923    Result_display_reg[7]_i_24870_n_5
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.302    14.225 r  Result_display[7]_i_20067/O
                         net (fo=1, routed)           0.000    14.225    Result_display[7]_i_20067_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.577 r  Result_display_reg[7]_i_16310/O[3]
                         net (fo=1, routed)           0.588    15.166    Result_display_reg[7]_i_16310_n_4
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.307    15.473 r  Result_display[7]_i_9979/O
                         net (fo=1, routed)           0.000    15.473    Result_display[7]_i_9979_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.874 r  Result_display_reg[7]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    15.874    Result_display_reg[7]_i_1678_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.096 r  Result_display_reg[11]_i_177/O[0]
                         net (fo=1, routed)           0.626    16.722    Result_display_reg[11]_i_177_n_7
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.299    17.021 r  Result_display[11]_i_109/O
                         net (fo=1, routed)           0.000    17.021    Result_display[11]_i_109_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.445 r  Result_display_reg[11]_i_65/O[1]
                         net (fo=1, routed)           0.634    18.079    Result_display_reg[11]_i_65_n_6
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  Result_display[11]_i_40/O
                         net (fo=1, routed)           0.000    18.382    Result_display[11]_i_40_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.022 r  Result_display_reg[11]_i_21/O[3]
                         net (fo=2, routed)           1.996    21.018    Result_display_reg[11]_i_21_n_4
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.306    21.324 r  Result_display[11]_i_22/O
                         net (fo=1, routed)           0.000    21.324    Result_display[11]_i_22_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.725 r  Result_display_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.725    Result_display_reg[11]_i_14_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.947 r  Result_display_reg[15]_i_14/O[0]
                         net (fo=1, routed)           0.553    22.500    Result_display_reg[15]_i_14_n_7
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.299    22.799 r  Result_display[15]_i_8/O
                         net (fo=1, routed)           0.000    22.799    Result_display[15]_i_8_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.223 r  Result_display_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.462    23.685    Command_Unit/sum[2046]_0[13]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.303    23.988 r  Command_Unit/Result_display[13]_i_2/O
                         net (fo=2, routed)           1.136    25.124    Command_Unit/Result_ALU[13]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.150    25.274 r  Command_Unit/Result_display[13]_i_1/O
                         net (fo=1, routed)           0.616    25.890    Command_Unit/Result_display_AUX0_in[13]
    SLICE_X48Y98         FDRE                                         r  Command_Unit/Result_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.514    27.065    Command_Unit/clk_out1
    SLICE_X48Y98         FDRE                                         r  Command_Unit/Result_display_reg[13]/C
                         clock pessimism              0.480    27.546    
                         clock uncertainty           -0.148    27.398    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)       -0.283    27.115    Command_Unit/Result_display_reg[13]
  -------------------------------------------------------------------
                         required time                         27.115    
                         arrival time                         -25.890    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.763ns  (logic 9.529ns (35.605%)  route 17.234ns (64.395%))
  Logic Levels:           28  (CARRY4=13 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.800 r  Result_display_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    23.422    Command_Unit/sum[2046]_0[11]
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.306    23.728 r  Command_Unit/Result_display[11]_i_2/O
                         net (fo=2, routed)           1.369    25.098    Command_Unit/Result_ALU[11]
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.152    25.250 r  Command_Unit/Result_display[11]_i_1/O
                         net (fo=1, routed)           0.572    25.821    Command_Unit/Result_display_AUX0_in[11]
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[11]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.283    27.105    Command_Unit/Result_display_reg[11]
  -------------------------------------------------------------------
                         required time                         27.105    
                         arrival time                         -25.821    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.072ns  (logic 9.913ns (36.617%)  route 17.159ns (63.383%))
  Logic Levels:           30  (CARRY4=13 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.740 r  Result_display_reg[11]_i_3/O[2]
                         net (fo=1, routed)           1.281    24.020    Command_Unit/sum[2046]_0[10]
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.328    24.348 r  Command_Unit/Result_display[10]_i_2/O
                         net (fo=2, routed)           0.444    24.793    Command_Unit/Result_ALU[10]
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.326    25.119 r  Command_Unit/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.280    25.398    Command_Unit/tx_data[2]_i_3_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.522 r  Command_Unit/tx_data[2]_i_2/O
                         net (fo=1, routed)           0.484    26.006    Command_Unit/tx_data[2]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124    26.130 r  Command_Unit/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    26.130    Command_Unit/tx_data_AUX[2]
    SLICE_X53Y95         FDRE                                         r  Command_Unit/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y95         FDRE                                         r  Command_Unit/tx_data_reg[2]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.029    27.417    Command_Unit/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                         -26.130    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.902ns  (logic 9.749ns (36.239%)  route 17.153ns (63.761%))
  Logic Levels:           30  (CARRY4=13 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 27.061 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.619 r  Result_display_reg[3]_i_14635/O[2]
                         net (fo=2, routed)           0.853     8.473    Result_display_reg[3]_i_14635_n_5
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.302     8.775 r  Result_display[3]_i_14637/O
                         net (fo=1, routed)           0.000     8.775    Result_display[3]_i_14637_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.023 r  Result_display_reg[3]_i_13786/O[2]
                         net (fo=2, routed)           0.812     9.835    Result_display_reg[3]_i_13786_n_5
    SLICE_X74Y55         LUT2 (Prop_lut2_I0_O)        0.302    10.137 r  Result_display[3]_i_13788/O
                         net (fo=1, routed)           0.000    10.137    Result_display[3]_i_13788_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.489 r  Result_display_reg[3]_i_12955/O[3]
                         net (fo=2, routed)           0.740    11.229    Result_display_reg[3]_i_12955_n_4
    SLICE_X73Y55         LUT2 (Prop_lut2_I0_O)        0.307    11.536 r  Result_display[3]_i_12956/O
                         net (fo=1, routed)           0.000    11.536    Result_display[3]_i_12956_n_0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.784 r  Result_display_reg[3]_i_12295/O[3]
                         net (fo=1, routed)           1.348    13.132    Result_display_reg[3]_i_12295_n_4
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.306    13.438 r  Result_display[3]_i_11835/O
                         net (fo=1, routed)           0.000    13.438    Result_display[3]_i_11835_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.814 r  Result_display_reg[3]_i_10595/CO[3]
                         net (fo=1, routed)           0.000    13.814    Result_display_reg[3]_i_10595_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.033 r  Result_display_reg[7]_i_16310/O[0]
                         net (fo=1, routed)           0.586    14.619    Result_display_reg[7]_i_16310_n_7
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.295    14.914 r  Result_display[7]_i_9982/O
                         net (fo=1, routed)           0.000    14.914    Result_display[7]_i_9982_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.338 r  Result_display_reg[7]_i_1678/O[1]
                         net (fo=1, routed)           0.625    15.963    Result_display_reg[7]_i_1678_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.303    16.266 r  Result_display[7]_i_585/O
                         net (fo=1, routed)           0.000    16.266    Result_display[7]_i_585_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.846 r  Result_display_reg[7]_i_286/O[2]
                         net (fo=1, routed)           0.884    17.729    Result_display_reg[7]_i_286_n_5
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.302    18.031 r  Result_display[7]_i_132/O
                         net (fo=1, routed)           0.000    18.031    Result_display[7]_i_132_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.383 r  Result_display_reg[7]_i_50/O[3]
                         net (fo=2, routed)           1.996    20.379    Result_display_reg[7]_i_50_n_4
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.306    20.685 r  Result_display[7]_i_51/O
                         net (fo=1, routed)           0.000    20.685    Result_display[7]_i_51_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.086 r  Result_display_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.086    Result_display_reg[7]_i_27_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.420 r  Result_display_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.436    21.857    Result_display_reg[11]_i_14_n_6
    SLICE_X44Y108        LUT2 (Prop_lut2_I1_O)        0.303    22.160 r  Result_display[11]_i_7/O
                         net (fo=1, routed)           0.000    22.160    Result_display[11]_i_7_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.800 r  Result_display_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    23.422    Command_Unit/sum[2046]_0[11]
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.306    23.728 r  Command_Unit/Result_display[11]_i_2/O
                         net (fo=2, routed)           0.841    24.569    Command_Unit/Result_ALU[11]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.693 r  Command_Unit/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.586    25.279    Command_Unit/tx_data[3]_i_3_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I1_O)        0.124    25.403 r  Command_Unit/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.433    25.836    Command_Unit/tx_data[3]_i_2_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.960 r  Command_Unit/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    25.960    Command_Unit/tx_data_AUX[3]
    SLICE_X51Y92         FDRE                                         r  Command_Unit/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.510    27.061    Command_Unit/clk_out1
    SLICE_X51Y92         FDRE                                         r  Command_Unit/tx_data_reg[3]/C
                         clock pessimism              0.480    27.542    
                         clock uncertainty           -0.148    27.394    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.029    27.423    Command_Unit/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         27.423    
                         arrival time                         -25.960    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Result_display_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.788ns  (logic 9.978ns (37.248%)  route 16.810ns (62.752%))
  Logic Levels:           29  (CARRY4=14 LUT2=11 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 27.062 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y125        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[1]/Q
                         net (fo=884, routed)         0.988     0.502    Command_Unit/CHOOSE_OP[1]
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.124     0.626 f  Command_Unit/Result_display[7]_i_15133/O
                         net (fo=142, routed)         2.772     3.399    Mem_A/Result_display_reg[7]_i_1448_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.149     3.548 r  Mem_A/Result_display[7]_i_15220/O
                         net (fo=11, routed)          0.721     4.269    Mem_A/Result_display[7]_i_15220_n_0
    SLICE_X23Y190        LUT3 (Prop_lut3_I1_O)        0.332     4.601 r  Mem_A/Result_display[3]_i_7782/O
                         net (fo=1, routed)           0.500     5.101    Mem_A/Result_display[3]_i_7782_n_0
    SLICE_X22Y189        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.638 r  Mem_A/Result_display_reg[3]_i_1463/O[2]
                         net (fo=2, routed)           0.941     6.580    ALU_CONTROL/sum[85]_171[2]
    SLICE_X27Y190        LUT2 (Prop_lut2_I1_O)        0.302     6.882 r  Result_display[3]_i_13144/O
                         net (fo=1, routed)           0.000     6.882    Result_display[3]_i_13144_n_0
    SLICE_X27Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.130 r  Result_display_reg[3]_i_12460/O[2]
                         net (fo=2, routed)           0.812     7.942    Result_display_reg[3]_i_12460_n_5
    SLICE_X27Y182        LUT2 (Prop_lut2_I0_O)        0.302     8.244 r  Result_display[3]_i_12462/O
                         net (fo=1, routed)           0.000     8.244    Result_display[3]_i_12462_n_0
    SLICE_X27Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.642 r  Result_display_reg[3]_i_11967/CO[3]
                         net (fo=1, routed)           0.000     8.642    Result_display_reg[3]_i_11967_n_0
    SLICE_X27Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.864 r  Result_display_reg[7]_i_24542/O[0]
                         net (fo=1, routed)           0.852     9.716    Result_display_reg[7]_i_24542_n_7
    SLICE_X27Y177        LUT2 (Prop_lut2_I1_O)        0.299    10.015 r  Result_display[7]_i_19866/O
                         net (fo=1, routed)           0.000    10.015    Result_display[7]_i_19866_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.262 r  Result_display_reg[7]_i_16182/O[0]
                         net (fo=2, routed)           0.783    11.045    Result_display_reg[7]_i_16182_n_7
    SLICE_X25Y174        LUT2 (Prop_lut2_I0_O)        0.299    11.344 r  Result_display[7]_i_16186/O
                         net (fo=1, routed)           0.000    11.344    Result_display[7]_i_16186_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.768 r  Result_display_reg[7]_i_9904/O[1]
                         net (fo=1, routed)           0.658    12.426    Result_display_reg[7]_i_9904_n_6
    SLICE_X22Y169        LUT2 (Prop_lut2_I1_O)        0.303    12.729 r  Result_display[7]_i_1631/O
                         net (fo=1, routed)           0.000    12.729    Result_display[7]_i_1631_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.309 r  Result_display_reg[7]_i_554/O[2]
                         net (fo=2, routed)           0.979    14.288    Result_display_reg[7]_i_554_n_5
    SLICE_X23Y161        LUT2 (Prop_lut2_I0_O)        0.302    14.590 r  Result_display[7]_i_556/O
                         net (fo=1, routed)           0.000    14.590    Result_display[7]_i_556_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.988 r  Result_display_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    14.988    Result_display_reg[7]_i_269_n_0
    SLICE_X23Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.210 r  Result_display_reg[11]_i_48/O[0]
                         net (fo=1, routed)           1.196    16.407    Result_display_reg[11]_i_48_n_7
    SLICE_X35Y155        LUT2 (Prop_lut2_I1_O)        0.299    16.706 r  Result_display[11]_i_30/O
                         net (fo=1, routed)           0.000    16.706    Result_display[11]_i_30_n_0
    SLICE_X35Y155        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.312 r  Result_display_reg[11]_i_15/O[3]
                         net (fo=2, routed)           0.895    18.207    Result_display_reg[11]_i_15_n_4
    SLICE_X34Y148        LUT2 (Prop_lut2_I0_O)        0.306    18.513 r  Result_display[11]_i_16/O
                         net (fo=1, routed)           0.000    18.513    Result_display[11]_i_16_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.889 r  Result_display_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.889    Result_display_reg[11]_i_9_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.108 r  Result_display_reg[15]_i_9/O[0]
                         net (fo=2, routed)           2.032    21.140    Result_display_reg[15]_i_9_n_7
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.295    21.435 r  Result_display[15]_i_13/O
                         net (fo=1, routed)           0.000    21.435    Result_display[15]_i_13_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.859 r  Result_display_reg[15]_i_4/O[1]
                         net (fo=2, routed)           0.719    22.578    Result_display_reg[15]_i_4_n_6
    SLICE_X44Y109        LUT2 (Prop_lut2_I0_O)        0.303    22.881 r  Result_display[15]_i_7/O
                         net (fo=1, routed)           0.000    22.881    Result_display[15]_i_7_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.461 r  Result_display_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.585    24.046    Command_Unit/sum[2046]_0[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.302    24.348 r  Command_Unit/Result_display[14]_i_2/O
                         net (fo=2, routed)           0.868    25.216    Command_Unit/Result_ALU[14]
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.124    25.340 r  Command_Unit/Result_display[14]_i_1/O
                         net (fo=1, routed)           0.506    25.846    Command_Unit/Result_display_AUX0_in[14]
    SLICE_X51Y96         FDRE                                         r  Command_Unit/Result_display_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.511    27.062    Command_Unit/clk_out1
    SLICE_X51Y96         FDRE                                         r  Command_Unit/Result_display_reg[14]/C
                         clock pessimism              0.480    27.543    
                         clock uncertainty           -0.148    27.395    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.067    27.328    Command_Unit/Result_display_reg[14]
  -------------------------------------------------------------------
                         required time                         27.328    
                         arrival time                         -25.846    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 Command_Unit/CHOOSE_OP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@28.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.665ns  (logic 10.393ns (38.977%)  route 16.272ns (61.023%))
  Logic Levels:           31  (CARRY4=14 LUT2=11 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 27.055 - 28.571 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.598    -0.942    Command_Unit/clk_out1
    SLICE_X47Y124        FDRE                                         r  Command_Unit/CHOOSE_OP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  Command_Unit/CHOOSE_OP_reg[2]/Q
                         net (fo=884, routed)         1.480     0.994    Command_Unit/CHOOSE_OP[2]
    SLICE_X61Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.118 r  Command_Unit/Result_display[7]_i_12729/O
                         net (fo=148, routed)         3.054     4.172    Mem_A/Result_display[7]_i_5300_0
    SLICE_X76Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.321 r  Mem_A/Result_display[7]_i_12720/O
                         net (fo=8, routed)           0.518     4.839    Mem_A/Result_display[7]_i_12720_n_0
    SLICE_X74Y46         LUT3 (Prop_lut3_I1_O)        0.355     5.194 r  Mem_A/Result_display[3]_i_4849/O
                         net (fo=1, routed)           0.623     5.816    Mem_A/Result_display[3]_i_4849_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.353 r  Mem_A/Result_display_reg[3]_i_1044/O[2]
                         net (fo=3, routed)           0.716     7.069    ALU_CONTROL/sum[752]_734[2]
    SLICE_X75Y49         LUT2 (Prop_lut2_I0_O)        0.302     7.371 r  Result_display[3]_i_15333/O
                         net (fo=1, routed)           0.000     7.371    Result_display[3]_i_15333_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.723 r  Result_display_reg[3]_i_14635/O[3]
                         net (fo=2, routed)           0.897     8.621    Result_display_reg[3]_i_14635_n_4
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.927 r  Result_display[3]_i_14636/O
                         net (fo=1, routed)           0.000     8.927    Result_display[3]_i_14636_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.328 r  Result_display_reg[3]_i_13786/CO[3]
                         net (fo=1, routed)           0.000     9.328    Result_display_reg[3]_i_13786_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.550 r  Result_display_reg[7]_i_26361/O[0]
                         net (fo=2, routed)           0.797    10.347    Result_display_reg[7]_i_26361_n_7
    SLICE_X74Y56         LUT2 (Prop_lut2_I0_O)        0.299    10.646 r  Result_display[7]_i_26365/O
                         net (fo=1, routed)           0.000    10.646    Result_display[7]_i_26365_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.073 r  Result_display_reg[7]_i_25530/O[1]
                         net (fo=2, routed)           0.621    11.694    Result_display_reg[7]_i_25530_n_6
    SLICE_X73Y56         LUT2 (Prop_lut2_I0_O)        0.306    12.000 r  Result_display[7]_i_25533/O
                         net (fo=1, routed)           0.000    12.000    Result_display[7]_i_25533_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.580 r  Result_display_reg[7]_i_24870/O[2]
                         net (fo=1, routed)           1.343    13.923    Result_display_reg[7]_i_24870_n_5
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.302    14.225 r  Result_display[7]_i_20067/O
                         net (fo=1, routed)           0.000    14.225    Result_display[7]_i_20067_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.577 r  Result_display_reg[7]_i_16310/O[3]
                         net (fo=1, routed)           0.588    15.166    Result_display_reg[7]_i_16310_n_4
    SLICE_X55Y64         LUT2 (Prop_lut2_I1_O)        0.307    15.473 r  Result_display[7]_i_9979/O
                         net (fo=1, routed)           0.000    15.473    Result_display[7]_i_9979_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.874 r  Result_display_reg[7]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    15.874    Result_display_reg[7]_i_1678_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.096 r  Result_display_reg[11]_i_177/O[0]
                         net (fo=1, routed)           0.626    16.722    Result_display_reg[11]_i_177_n_7
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.299    17.021 r  Result_display[11]_i_109/O
                         net (fo=1, routed)           0.000    17.021    Result_display[11]_i_109_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.445 r  Result_display_reg[11]_i_65/O[1]
                         net (fo=1, routed)           0.634    18.079    Result_display_reg[11]_i_65_n_6
    SLICE_X43Y70         LUT2 (Prop_lut2_I1_O)        0.303    18.382 r  Result_display[11]_i_40/O
                         net (fo=1, routed)           0.000    18.382    Result_display[11]_i_40_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.022 r  Result_display_reg[11]_i_21/O[3]
                         net (fo=2, routed)           1.996    21.018    Result_display_reg[11]_i_21_n_4
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.306    21.324 r  Result_display[11]_i_22/O
                         net (fo=1, routed)           0.000    21.324    Result_display[11]_i_22_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.725 r  Result_display_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.725    Result_display_reg[11]_i_14_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.947 r  Result_display_reg[15]_i_14/O[0]
                         net (fo=1, routed)           0.553    22.500    Result_display_reg[15]_i_14_n_7
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.299    22.799 r  Result_display[15]_i_8/O
                         net (fo=1, routed)           0.000    22.799    Result_display[15]_i_8_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.223 r  Result_display_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.462    23.685    Command_Unit/sum[2046]_0[13]
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.303    23.988 r  Command_Unit/Result_display[13]_i_2/O
                         net (fo=2, routed)           0.861    24.849    Command_Unit/Result_ALU[13]
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.973 r  Command_Unit/tx_data[5]_i_3/O
                         net (fo=1, routed)           0.159    25.131    Command_Unit/tx_data[5]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    25.255 r  Command_Unit/tx_data[5]_i_2/O
                         net (fo=1, routed)           0.343    25.599    Command_Unit/tx_data[5]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124    25.723 r  Command_Unit/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    25.723    Command_Unit/tx_data_AUX[5]
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    29.983 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.145    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    23.821 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    25.460    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.551 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.504    27.055    Command_Unit/clk_out1
    SLICE_X53Y96         FDRE                                         r  Command_Unit/tx_data_reg[5]/C
                         clock pessimism              0.480    27.536    
                         clock uncertainty           -0.148    27.388    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    27.417    Command_Unit/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         27.417    
                         arrival time                         -25.723    
  -------------------------------------------------------------------
                         slack                                  1.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 UART_RX/N_LSB_ELEMENT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            UART_RX/N_Element_to_transmit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.463%)  route 0.144ns (50.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.566    -0.598    UART_RX/clk_out1
    SLICE_X33Y101        FDRE                                         r  UART_RX/N_LSB_ELEMENT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  UART_RX/N_LSB_ELEMENT_reg[7]/Q
                         net (fo=1, routed)           0.144    -0.313    UART_RX/N_Element_to_transmit_AUX[7]
    SLICE_X34Y101        FDRE                                         r  UART_RX/N_Element_to_transmit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.836    -0.837    UART_RX/clk_out1
    SLICE_X34Y101        FDRE                                         r  UART_RX/N_Element_to_transmit_reg[7]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.148    -0.414    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.085    -0.329    UART_RX/N_Element_to_transmit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_RX/data_in_A_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_A/genblk1[74].stack_data_reg[74][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.678    -0.486    UART_RX/clk_out1
    SLICE_X5Y191         FDRE                                         r  UART_RX/data_in_A_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  UART_RX/data_in_A_reg[4]_rep/Q
                         net (fo=64, routed)          0.115    -0.230    Mem_A/D[4]
    SLICE_X6Y190         FDRE                                         r  Mem_A/genblk1[74].stack_data_reg[74][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.955    -0.718    Mem_A/clk_out1
    SLICE_X6Y190         FDRE                                         r  Mem_A/genblk1[74].stack_data_reg[74][4]/C
                         clock pessimism              0.248    -0.470    
                         clock uncertainty            0.148    -0.322    
    SLICE_X6Y190         FDRE (Hold_fdre_C_D)         0.063    -0.259    Mem_A/genblk1[74].stack_data_reg[74][4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[333].stack_data_reg[333][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.569    -0.595    UART_RX/clk_out1
    SLICE_X33Y61         FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  UART_RX/data_in_B_reg[1]_rep__3/Q
                         net (fo=64, routed)          0.124    -0.331    Mem_B/genblk1[382].stack_data_reg[382][7]_3[1]
    SLICE_X31Y60         FDRE                                         r  Mem_B/genblk1[333].stack_data_reg[333][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.840    -0.833    Mem_B/clk_out1
    SLICE_X31Y60         FDRE                                         r  Mem_B/genblk1[333].stack_data_reg[333][1]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.148    -0.431    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.070    -0.361    Mem_B/genblk1[333].stack_data_reg[333][1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[476].stack_data_reg[476][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.383%)  route 0.123ns (46.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.600    -0.564    UART_RX/clk_out1
    SLICE_X83Y105        FDRE                                         r  UART_RX/data_in_B_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  UART_RX/data_in_B_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.123    -0.300    Mem_B/genblk1[510].stack_data_reg[510][7]_2[3]
    SLICE_X84Y104        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X84Y104        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][3]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.148    -0.400    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.063    -0.337    Mem_B/genblk1[476].stack_data_reg[476][3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[778].stack_data_reg[778][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.680    -0.484    UART_RX/clk_out1
    SLICE_X7Y151         FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  UART_RX/data_in_B_reg[2]_rep__10/Q
                         net (fo=64, routed)          0.120    -0.223    Mem_B/genblk1[830].stack_data_reg[830][7]_2[2]
    SLICE_X6Y150         FDRE                                         r  Mem_B/genblk1[778].stack_data_reg[778][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.957    -0.716    Mem_B/clk_out1
    SLICE_X6Y150         FDRE                                         r  Mem_B/genblk1[778].stack_data_reg[778][2]/C
                         clock pessimism              0.248    -0.468    
                         clock uncertainty            0.148    -0.320    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.059    -0.261    Mem_B/genblk1[778].stack_data_reg[778][2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 UART_RX/data_in_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_A/genblk1[13].stack_data_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.569%)  route 0.132ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.644    -0.520    UART_RX/clk_out1
    SLICE_X32Y164        FDRE                                         r  UART_RX/data_in_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  UART_RX/data_in_A_reg[4]/Q
                         net (fo=64, routed)          0.132    -0.246    Mem_A/genblk1[62].stack_data_reg[62][7]_0[4]
    SLICE_X34Y164        FDRE                                         r  Mem_A/genblk1[13].stack_data_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.916    -0.757    Mem_A/clk_out1
    SLICE_X34Y164        FDRE                                         r  Mem_A/genblk1[13].stack_data_reg[13][4]/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.148    -0.338    
    SLICE_X34Y164        FDRE (Hold_fdre_C_D)         0.052    -0.286    Mem_A/genblk1[13].stack_data_reg[13][4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[498].stack_data_reg[498][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.229%)  route 0.134ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.600    -0.564    UART_RX/clk_out1
    SLICE_X83Y105        FDRE                                         r  UART_RX/data_in_B_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  UART_RX/data_in_B_reg[3]_rep__5/Q
                         net (fo=64, routed)          0.134    -0.289    Mem_B/genblk1[510].stack_data_reg[510][7]_2[3]
    SLICE_X82Y103        FDRE                                         r  Mem_B/genblk1[498].stack_data_reg[498][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X82Y103        FDRE                                         r  Mem_B/genblk1[498].stack_data_reg[498][3]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.148    -0.400    
    SLICE_X82Y103        FDRE (Hold_fdre_C_D)         0.070    -0.330    Mem_B/genblk1[498].stack_data_reg[498][3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[959].stack_data_reg[959][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.939%)  route 0.136ns (49.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.662    -0.502    UART_RX/clk_out1
    SLICE_X72Y161        FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  UART_RX/data_in_B_reg[1]_rep__12/Q
                         net (fo=64, routed)          0.136    -0.225    Mem_B/genblk1[958].stack_data_reg[958][7]_3[1]
    SLICE_X72Y159        FDRE                                         r  Mem_B/genblk1[959].stack_data_reg[959][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.939    -0.734    Mem_B/clk_out1
    SLICE_X72Y159        FDRE                                         r  Mem_B/genblk1[959].stack_data_reg[959][1]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.148    -0.337    
    SLICE_X72Y159        FDRE (Hold_fdre_C_D)         0.070    -0.267    Mem_B/genblk1[959].stack_data_reg[959][1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[989].stack_data_reg[989][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.860%)  route 0.126ns (47.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.558    -0.606    UART_RX/clk_out1
    SLICE_X61Y110        FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UART_RX/data_in_B_reg[1]_rep__13/Q
                         net (fo=64, routed)          0.126    -0.339    Mem_B/genblk1[1022].stack_data_reg[1022][7]_3[1]
    SLICE_X58Y109        FDRE                                         r  Mem_B/genblk1[989].stack_data_reg[989][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.830    -0.843    Mem_B/clk_out1
    SLICE_X58Y109        FDRE                                         r  Mem_B/genblk1[989].stack_data_reg[989][1]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.148    -0.441    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.059    -0.382    Mem_B/genblk1[989].stack_data_reg[989][1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 UART_RX/data_in_B_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Mem_B/genblk1[431].stack_data_reg[431][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.168%)  route 0.140ns (49.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.601    -0.563    UART_RX/clk_out1
    SLICE_X86Y67         FDRE                                         r  UART_RX/data_in_B_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  UART_RX/data_in_B_reg[1]_rep__4/Q
                         net (fo=64, routed)          0.140    -0.282    Mem_B/genblk1[446].stack_data_reg[446][7]_3[1]
    SLICE_X84Y66         FDRE                                         r  Mem_B/genblk1[431].stack_data_reg[431][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.802    Mem_B/clk_out1
    SLICE_X84Y66         FDRE                                         r  Mem_B/genblk1[431].stack_data_reg[431][1]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.148    -0.379    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.052    -0.327    Mem_B/genblk1[431].stack_data_reg[431][1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.045    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.603ns  (logic 1.631ns (9.823%)  route 14.972ns (90.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      10.140    16.603    Command_Unit/Display_OP/counterAN/reset
    SLICE_X12Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.603ns  (logic 1.631ns (9.823%)  route 14.972ns (90.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      10.140    16.603    Command_Unit/Display_OP/counterAN/reset
    SLICE_X12Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.959ns  (logic 4.197ns (32.388%)  route 8.762ns (67.612%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          2.459     2.915    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.039 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.954     3.993    Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.117 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.349     9.466    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.959 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.959    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.753ns  (logic 4.254ns (33.358%)  route 8.499ns (66.642%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          2.229     2.685    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.809 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.619     3.427    Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.551 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.652     9.203    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.753 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.753    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 4.437ns (37.203%)  route 7.490ns (62.797%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          1.900     2.356    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.118     2.474 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.976     3.450    Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.326     3.776 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.614     8.390    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.927 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.927    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.567ns  (logic 4.390ns (37.947%)  route 7.178ns (62.053%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[3]/C
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Command_Unit/Display_OP/counterAN/count_reg[3]/Q
                         net (fo=17, routed)          1.214     1.732    Command_Unit/Display_OP/counterAN/count_reg_n_0_[3]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.152     1.884 r  Command_Unit/Display_OP/counterAN/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.964     7.848    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    11.567 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.567    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.345ns  (logic 4.259ns (37.546%)  route 7.085ns (62.454%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          2.461     2.917    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.041 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.121     4.162    Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.503     7.789    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.345 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.345    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.252ns  (logic 4.238ns (37.662%)  route 7.014ns (62.338%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          2.463     2.919    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.590     3.633    Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_3_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.757 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.961     7.718    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.252 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.252    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.816ns  (logic 4.265ns (39.430%)  route 6.551ns (60.570%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          2.226     2.682    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.806 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.558     3.364    Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_3_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.488 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.767     7.255    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.816 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.816    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.572ns  (logic 4.608ns (43.586%)  route 5.964ns (56.414%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          2.124     2.580    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X33Y21         MUXF7 (Prop_muxf7_S_O)       0.276     2.856 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.433     3.289    Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_2_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.299     3.588 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.407     6.995    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.572 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.572    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.594%)  route 0.126ns (40.406%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          0.126     0.267    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.312 r  Command_Unit/Display_OP/counterAN/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    Command_Unit/Display_OP/counterAN/count_AUX[1]
    SLICE_X12Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.186ns (32.911%)  route 0.379ns (67.089%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          0.092     0.233    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.278 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.287     0.565    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.186ns (32.911%)  route 0.379ns (67.089%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          0.092     0.233    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.278 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.287     0.565    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.189ns (31.966%)  route 0.402ns (68.034%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          0.126     0.267    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.048     0.315 r  Command_Unit/Display_OP/counterAN/count[2]_i_2/O
                         net (fo=1, routed)           0.276     0.591    Command_Unit/Display_OP/counterAN/count[2]_i_2_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.526ns  (logic 0.186ns (12.192%)  route 1.340ns (87.808%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          0.807     0.948    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.993 r  Command_Unit/Display_OP/counterAN/count[0]_i_1/O
                         net (fo=1, routed)           0.533     1.526    Command_Unit/Display_OP/counterAN/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.535ns (59.492%)  route 1.045ns (40.508%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[1]/C
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Command_Unit/Display_OP/counterAN/count_reg[1]/Q
                         net (fo=19, routed)          0.442     0.606    Command_Unit/Display_OP/counterAN/count_reg_n_0_[1]
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.049     0.655 r  Command_Unit/Display_OP/counterAN/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.603     1.258    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.322     2.580 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.580    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.536ns (54.380%)  route 1.288ns (45.620%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          0.550     0.691    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X6Y28          LUT4 (Prop_lut4_I3_O)        0.047     0.738 r  Command_Unit/Display_OP/counterAN/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.738     1.476    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.348     2.824 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.824    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.422ns (46.985%)  route 1.605ns (53.015%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          0.551     0.692    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X6Y28          LUT4 (Prop_lut4_I3_O)        0.045     0.737 r  Command_Unit/Display_OP/counterAN/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.054     1.791    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.027 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.027    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.054ns  (logic 1.438ns (47.090%)  route 1.616ns (52.910%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          0.365     0.506    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.551 r  Command_Unit/Display_OP/counterAN/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.251     1.802    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.054 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.054    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.504ns (47.051%)  route 1.692ns (52.949%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          0.551     0.692    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X6Y28          LUT4 (Prop_lut4_I3_O)        0.046     0.738 r  Command_Unit/Display_OP/counterAN/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.141     1.879    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.317     3.196 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.196    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.485ns  (logic 15.885ns (31.465%)  route 34.600ns (68.535%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.994    39.117    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X32Y23         LUT5 (Prop_lut5_I1_O)        0.299    39.416 r  SEG_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.416    Command_Unit/Display_OP/counterAN/data1[3]
    SLICE_X32Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    39.633 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.436    40.070    Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.299    40.369 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.652    46.020    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    49.571 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.571    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.274ns  (logic 15.828ns (31.483%)  route 34.446ns (68.517%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.143    39.266    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.299    39.565 r  SEG_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.565    Command_Unit/Display_OP/counterAN/data1[2]
    SLICE_X32Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    39.782 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.436    40.219    Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_2_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.299    40.518 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.349    45.867    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    49.360 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.360    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.813ns  (logic 15.604ns (31.326%)  route 34.208ns (68.674%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.143    39.266    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.299    39.565 f  SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.670    40.236    SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    40.360 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.263    40.623    Command_Unit/Display_OP/counterAN/SEG[6]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    40.747 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.614    45.361    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    48.898 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    48.898    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.171ns  (logic 15.869ns (32.272%)  route 33.302ns (67.728%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.960    39.084    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.299    39.383 r  SEG_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.383    Command_Unit/Display_OP/counterAN/data1[4]
    SLICE_X31Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    39.600 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.863    40.462    Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_2_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.299    40.761 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.961    44.723    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    48.256 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    48.256    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.859ns  (logic 15.896ns (32.534%)  route 32.963ns (67.466%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.884    39.008    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.299    39.307 r  SEG_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.307    Command_Unit/Display_OP/counterAN/data1[5]
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    39.524 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.794    40.317    Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.299    40.616 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.767    44.383    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    47.944 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    47.944    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.573ns  (logic 15.890ns (32.715%)  route 32.682ns (67.285%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.994    39.117    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X33Y23         LUT5 (Prop_lut5_I1_O)        0.299    39.416 r  SEG_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.416    Command_Unit/Display_OP/counterAN/data1[1]
    SLICE_X33Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    39.633 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.667    40.300    Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.299    40.599 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.503    44.102    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    47.658 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.658    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.418ns  (logic 15.912ns (32.864%)  route 32.506ns (67.136%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.147    39.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X33Y21         LUT5 (Prop_lut5_I1_O)        0.299    39.570 r  SEG_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.570    Command_Unit/Display_OP/counterAN/data1[0]
    SLICE_X33Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    39.787 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.433    40.220    Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_2_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.299    40.519 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.407    43.926    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    47.503 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.503    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.360ns  (logic 4.489ns (43.334%)  route 5.870ns (56.666%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.623    -0.917    UART/uart_tx_blk/clk_out1
    SLICE_X55Y90         FDRE                                         r  UART/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  UART/uart_tx_blk/counter_reg[1]/Q
                         net (fo=4, routed)           1.127     0.667    UART/uart_tx_blk/counter[1]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.124     0.791 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.806     1.597    UART/uart_tx_blk/UART_TXD_OBUF_inst_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I2_O)        0.152     1.749 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.937     5.686    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.757     9.443 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     9.443    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.394ns  (logic 0.580ns (13.201%)  route 3.814ns (86.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.618    -0.922    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           3.135     2.669    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.678     3.472    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.394ns  (logic 0.580ns (13.201%)  route 3.814ns (86.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.618    -0.922    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           3.135     2.669    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.678     3.472    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.569ns  (logic 0.186ns (11.852%)  route 1.383ns (88.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.560    -0.604    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.383     0.920    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.965 r  Command_Unit/Display_OP/counterAN/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.965    Command_Unit/Display_OP/counterAN/count_AUX[3]
    SLICE_X12Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.574ns  (logic 0.186ns (11.815%)  route 1.388ns (88.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.560    -0.604    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.388     0.925    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.970 r  Command_Unit/Display_OP/counterAN/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    Command_Unit/Display_OP/counterAN/count_AUX[1]
    SLICE_X12Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 0.186ns (10.803%)  route 1.536ns (89.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.560    -0.604    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.248     0.785    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.830 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.287     1.118    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 0.186ns (10.803%)  route 1.536ns (89.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.560    -0.604    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.248     0.785    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.830 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.287     1.118    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/uart_tx_blk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.507ns (47.341%)  route 1.676ns (52.659%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.563    -0.601    UART/uart_tx_blk/clk_out1
    SLICE_X55Y90         FDRE                                         r  UART/uart_tx_blk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  UART/uart_tx_blk/counter_reg[2]/Q
                         net (fo=3, routed)           0.213    -0.247    UART/uart_tx_blk/counter[2]
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.048    -0.199 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.463     1.264    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.318     2.582 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.582    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.970ns  (logic 1.946ns (39.165%)  route 3.023ns (60.835%))
  Logic Levels:           10  (CARRY4=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.565    -0.599    Command_Unit/clk_out1
    SLICE_X48Y90         FDRE                                         r  Command_Unit/Result_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Command_Unit/Result_display_reg[1]/Q
                         net (fo=128, routed)         1.292     0.834    Command_Unit/Result_display_reg[17]_0[1]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  Command_Unit/SEG_OBUF[6]_inst_i_1004/O
                         net (fo=1, routed)           0.000     0.879    Command_Unit/SEG_OBUF[6]_inst_i_1004_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.994 r  Command_Unit/SEG_OBUF[6]_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000     0.994    Command_Unit/SEG_OBUF[6]_inst_i_524_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.033 r  Command_Unit/SEG_OBUF[6]_inst_i_284/CO[3]
                         net (fo=1, routed)           0.000     1.033    Command_Unit/SEG_OBUF[6]_inst_i_284_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  Command_Unit/SEG_OBUF[6]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.072    Command_Unit/SEG_OBUF[6]_inst_i_148_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  Command_Unit/SEG_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000     1.111    Command_Unit/SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  Command_Unit/SEG_OBUF[6]_inst_i_31/O[0]
                         net (fo=19, routed)          0.281     1.447    Command_Unit/Result_display_reg[16]_0[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.107     1.554 f  Command_Unit/SEG_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.140     1.693    Command_Unit/Display_OP/counterAN/sseg__31_0[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.166     1.904    Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.949 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.144     3.093    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.371 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.371    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.198ns  (logic 1.903ns (36.615%)  route 3.295ns (63.385%))
  Logic Levels:           10  (CARRY4=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.565    -0.599    Command_Unit/clk_out1
    SLICE_X48Y90         FDRE                                         r  Command_Unit/Result_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Command_Unit/Result_display_reg[1]/Q
                         net (fo=128, routed)         1.292     0.834    Command_Unit/Result_display_reg[17]_0[1]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  Command_Unit/SEG_OBUF[6]_inst_i_1004/O
                         net (fo=1, routed)           0.000     0.879    Command_Unit/SEG_OBUF[6]_inst_i_1004_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.994 r  Command_Unit/SEG_OBUF[6]_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000     0.994    Command_Unit/SEG_OBUF[6]_inst_i_524_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.033 r  Command_Unit/SEG_OBUF[6]_inst_i_284/CO[3]
                         net (fo=1, routed)           0.000     1.033    Command_Unit/SEG_OBUF[6]_inst_i_284_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  Command_Unit/SEG_OBUF[6]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.072    Command_Unit/SEG_OBUF[6]_inst_i_148_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  Command_Unit/SEG_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000     1.111    Command_Unit/SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  Command_Unit/SEG_OBUF[6]_inst_i_31/O[0]
                         net (fo=19, routed)          0.424     1.589    Command_Unit/Result_display_reg[16]_0[0]
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.107     1.696 f  Command_Unit/SEG_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.056     1.752    Command_Unit/Display_OP/counterAN/sseg__31_0[4]
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.152     1.949    Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.994 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.371     3.365    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.599 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.599    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.250ns  (logic 1.865ns (35.528%)  route 3.385ns (64.472%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.562    -0.602    Command_Unit/clk_out1
    SLICE_X54Y89         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Command_Unit/Result_display_reg[3]/Q
                         net (fo=158, routed)         1.848     1.409    Command_Unit/Result_display_reg[17]_0[3]
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.526 r  Command_Unit/SEG_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.526    Command_Unit/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.579 r  Command_Unit/SEG_OBUF[6]_inst_i_20/O[0]
                         net (fo=8, routed)           0.145     1.724    Command_Unit_n_1381
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.105     1.829 r  SEG_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.829    Command_Unit/Display_OP/counterAN/data0[1]
    SLICE_X33Y23         MUXF7 (Prop_muxf7_I0_O)      0.062     1.891 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.231     2.122    Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.108     2.230 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.161     3.391    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.647 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.647    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.387ns  (logic 1.930ns (35.830%)  route 3.457ns (64.170%))
  Logic Levels:           10  (CARRY4=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.565    -0.599    Command_Unit/clk_out1
    SLICE_X48Y90         FDRE                                         r  Command_Unit/Result_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Command_Unit/Result_display_reg[1]/Q
                         net (fo=128, routed)         1.292     0.834    Command_Unit/Result_display_reg[17]_0[1]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  Command_Unit/SEG_OBUF[6]_inst_i_1004/O
                         net (fo=1, routed)           0.000     0.879    Command_Unit/SEG_OBUF[6]_inst_i_1004_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.994 r  Command_Unit/SEG_OBUF[6]_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000     0.994    Command_Unit/SEG_OBUF[6]_inst_i_524_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.033 r  Command_Unit/SEG_OBUF[6]_inst_i_284/CO[3]
                         net (fo=1, routed)           0.000     1.033    Command_Unit/SEG_OBUF[6]_inst_i_284_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  Command_Unit/SEG_OBUF[6]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.072    Command_Unit/SEG_OBUF[6]_inst_i_148_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  Command_Unit/SEG_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000     1.111    Command_Unit/SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  Command_Unit/SEG_OBUF[6]_inst_i_31/O[0]
                         net (fo=19, routed)          0.538     1.703    Command_Unit/Result_display_reg[16]_0[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.107     1.810 f  Command_Unit/SEG_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.193     2.003    Command_Unit/Display_OP/counterAN/sseg__31_0[5]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.048 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.146     2.194    Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.239 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.288     3.527    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.788 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.788    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.805ns  (logic 1.907ns (32.854%)  route 3.898ns (67.146%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.565    -0.599    Command_Unit/clk_out1
    SLICE_X48Y90         FDRE                                         r  Command_Unit/Result_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Command_Unit/Result_display_reg[1]/Q
                         net (fo=128, routed)         1.292     0.834    Command_Unit/Result_display_reg[17]_0[1]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  Command_Unit/SEG_OBUF[6]_inst_i_1004/O
                         net (fo=1, routed)           0.000     0.879    Command_Unit/SEG_OBUF[6]_inst_i_1004_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.994 r  Command_Unit/SEG_OBUF[6]_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000     0.994    Command_Unit/SEG_OBUF[6]_inst_i_524_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.033 r  Command_Unit/SEG_OBUF[6]_inst_i_284/CO[3]
                         net (fo=1, routed)           0.000     1.033    Command_Unit/SEG_OBUF[6]_inst_i_284_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  Command_Unit/SEG_OBUF[6]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.072    Command_Unit/SEG_OBUF[6]_inst_i_148_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  Command_Unit/SEG_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000     1.111    Command_Unit/SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  Command_Unit/SEG_OBUF[6]_inst_i_31/O[0]
                         net (fo=19, routed)          0.545     1.710    Command_Unit/Result_display_reg[16]_0[0]
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.107     1.817 f  Command_Unit/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.200     2.017    Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_1_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.062 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.103     2.165    Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.210 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.757     3.967    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     5.206 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.206    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.485ns  (logic 15.885ns (31.465%)  route 34.600ns (68.535%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.994    39.117    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X32Y23         LUT5 (Prop_lut5_I1_O)        0.299    39.416 r  SEG_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.416    Command_Unit/Display_OP/counterAN/data1[3]
    SLICE_X32Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    39.633 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.436    40.070    Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.299    40.369 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.652    46.020    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    49.571 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.571    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.274ns  (logic 15.828ns (31.483%)  route 34.446ns (68.517%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.143    39.266    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.299    39.565 r  SEG_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.565    Command_Unit/Display_OP/counterAN/data1[2]
    SLICE_X32Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    39.782 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.436    40.219    Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_2_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.299    40.518 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.349    45.867    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    49.360 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.360    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.813ns  (logic 15.604ns (31.326%)  route 34.208ns (68.674%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.143    39.266    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.299    39.565 f  SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.670    40.236    SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    40.360 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.263    40.623    Command_Unit/Display_OP/counterAN/SEG[6]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    40.747 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.614    45.361    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    48.898 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    48.898    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.171ns  (logic 15.869ns (32.272%)  route 33.302ns (67.728%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.960    39.084    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.299    39.383 r  SEG_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.383    Command_Unit/Display_OP/counterAN/data1[4]
    SLICE_X31Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    39.600 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.863    40.462    Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_2_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.299    40.761 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.961    44.723    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    48.256 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    48.256    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.859ns  (logic 15.896ns (32.534%)  route 32.963ns (67.466%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.884    39.008    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.299    39.307 r  SEG_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.307    Command_Unit/Display_OP/counterAN/data1[5]
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    39.524 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.794    40.317    Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.299    40.616 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.767    44.383    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    47.944 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    47.944    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.573ns  (logic 15.890ns (32.715%)  route 32.682ns (67.285%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.994    39.117    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X33Y23         LUT5 (Prop_lut5_I1_O)        0.299    39.416 r  SEG_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.416    Command_Unit/Display_OP/counterAN/data1[1]
    SLICE_X33Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    39.633 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.667    40.300    Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.299    40.599 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.503    44.102    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    47.658 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.658    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.418ns  (logic 15.912ns (32.864%)  route 32.506ns (67.136%))
  Logic Levels:           45  (CARRY4=24 LUT2=5 LUT3=5 LUT4=3 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.625    -0.915    Command_Unit/clk_out1
    SLICE_X52Y95         FDRE                                         r  Command_Unit/Result_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Command_Unit/Result_display_reg[7]/Q
                         net (fo=159, routed)         7.801     7.342    Command_Unit/Display_OP/Decimal_Number_Distance/Q[7]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  Command_Unit/Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_624/O
                         net (fo=3, routed)           1.093     8.559    Command_Unit_n_1296
    SLICE_X49Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.957 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198/CO[3]
                         net (fo=1, routed)           0.000     8.957    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037/CO[3]
                         net (fo=1, routed)           0.000     9.071    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2037_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809/CO[3]
                         net (fo=1, routed)           0.000     9.185    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1809_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480/CO[3]
                         net (fo=1, routed)           0.000     9.299    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1480_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086/CO[3]
                         net (fo=1, routed)           0.000     9.413    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1086_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080/CO[3]
                         net (fo=1, routed)           0.000     9.527    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1080_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 f  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083/CO[3]
                         net (fo=36, routed)          2.144    11.785    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1083_n_0
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.152    11.937 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072/O
                         net (fo=2, routed)           0.706    12.644    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2072_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.326    12.970 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076/O
                         net (fo=1, routed)           0.000    12.970    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_2076_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.520 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839/CO[3]
                         net (fo=1, routed)           0.000    13.520    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1839_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.854 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525/O[1]
                         net (fo=2, routed)           1.199    15.052    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1525_n_6
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.303    15.355 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517/O
                         net (fo=2, routed)           0.800    16.156    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1517_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124    16.280 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521/O
                         net (fo=1, routed)           0.000    16.280    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1521_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.660 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101/CO[3]
                         net (fo=1, routed)           0.009    16.669    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1101_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.908 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650/O[2]
                         net (fo=5, routed)           1.387    18.295    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_650_n_5
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.301    18.596 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095/O
                         net (fo=1, routed)           0.000    18.596    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1095_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.146    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_640_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.459 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357/O[3]
                         net (fo=3, routed)           1.146    20.605    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_357_n_4
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.306    20.911 r  SEG_OBUF[6]_inst_i_641/O
                         net (fo=1, routed)           0.000    20.911    SEG_OBUF[6]_inst_i_641_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.287 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    21.287    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_356_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.444 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193/CO[1]
                         net (fo=1, routed)           0.827    22.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_193_n_2
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.332    22.603 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101/O
                         net (fo=108, routed)         1.969    24.572    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_101_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.116    24.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1179/O
                         net (fo=22, routed)          2.022    26.710    Display_OP/Decimal_Number_Distance/digitTens0[9]
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.328    27.038 r  SEG_OBUF[6]_inst_i_689/O
                         net (fo=4, routed)           1.014    28.052    SEG_OBUF[6]_inst_i_689_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.176 r  SEG_OBUF[6]_inst_i_1866/O
                         net (fo=1, routed)           0.000    28.176    SEG_OBUF[6]_inst_i_1866_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.574 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544/CO[3]
                         net (fo=1, routed)           0.000    28.574    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1544_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127/CO[3]
                         net (fo=1, routed)           0.009    28.697    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1127_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675/CO[3]
                         net (fo=1, routed)           0.000    28.811    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_675_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.145 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185/O[1]
                         net (fo=2, routed)           1.250    30.395    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_1185_n_6
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.303    30.698 r  SEG_OBUF[6]_inst_i_709/O
                         net (fo=1, routed)           0.000    30.698    SEG_OBUF[6]_inst_i_709_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.248 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.009    31.257    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_380_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.591 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386/O[1]
                         net (fo=3, routed)           0.816    32.408    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_386_n_6
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.303    32.711 r  SEG_OBUF[6]_inst_i_385/O
                         net (fo=2, routed)           1.059    33.770    SEG_OBUF[6]_inst_i_385_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I1_O)        0.119    33.889 r  SEG_OBUF[6]_inst_i_363/O
                         net (fo=2, routed)           0.834    34.723    SEG_OBUF[6]_inst_i_363_n_0
    SLICE_X22Y26         LUT6 (Prop_lut6_I0_O)        0.332    35.055 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366/O
                         net (fo=1, routed)           0.000    35.055    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_366_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.602 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196/O[2]
                         net (fo=1, routed)           0.808    36.410    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_196_n_5
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.302    36.712 r  SEG_OBUF[6]_inst_i_197/O
                         net (fo=1, routed)           0.000    36.712    SEG_OBUF[6]_inst_i_197_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    36.960 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.615    37.575    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_104_n_5
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302    37.877 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    37.877    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    38.124 r  Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.147    39.271    Display_OP/Decimal_Number_Distance/SEG_OBUF[6]_inst_i_18_n_7
    SLICE_X33Y21         LUT5 (Prop_lut5_I1_O)        0.299    39.570 r  SEG_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000    39.570    Command_Unit/Display_OP/counterAN/data1[0]
    SLICE_X33Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    39.787 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.433    40.220    Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_2_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.299    40.519 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.407    43.926    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    47.503 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.503    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.360ns  (logic 4.489ns (43.334%)  route 5.870ns (56.666%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.623    -0.917    UART/uart_tx_blk/clk_out1
    SLICE_X55Y90         FDRE                                         r  UART/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  UART/uart_tx_blk/counter_reg[1]/Q
                         net (fo=4, routed)           1.127     0.667    UART/uart_tx_blk/counter[1]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.124     0.791 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.806     1.597    UART/uart_tx_blk/UART_TXD_OBUF_inst_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I2_O)        0.152     1.749 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.937     5.686    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.757     9.443 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     9.443    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.394ns  (logic 0.580ns (13.201%)  route 3.814ns (86.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.618    -0.922    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           3.135     2.669    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.678     3.472    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.394ns  (logic 0.580ns (13.201%)  route 3.814ns (86.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.618    -0.922    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           3.135     2.669    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.678     3.472    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.569ns  (logic 0.186ns (11.852%)  route 1.383ns (88.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.560    -0.604    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.383     0.920    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.965 r  Command_Unit/Display_OP/counterAN/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.965    Command_Unit/Display_OP/counterAN/count_AUX[3]
    SLICE_X12Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.574ns  (logic 0.186ns (11.815%)  route 1.388ns (88.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.560    -0.604    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.388     0.925    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.970 r  Command_Unit/Display_OP/counterAN/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    Command_Unit/Display_OP/counterAN/count_AUX[1]
    SLICE_X12Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 0.186ns (10.803%)  route 1.536ns (89.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.560    -0.604    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.248     0.785    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.830 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.287     1.118    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 0.186ns (10.803%)  route 1.536ns (89.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.560    -0.604    Command_Unit/clk_out1
    SLICE_X48Y104        FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.248     0.785    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.830 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.287     1.118    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/uart_tx_blk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.507ns (47.341%)  route 1.676ns (52.659%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.563    -0.601    UART/uart_tx_blk/clk_out1
    SLICE_X55Y90         FDRE                                         r  UART/uart_tx_blk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  UART/uart_tx_blk/counter_reg[2]/Q
                         net (fo=3, routed)           0.213    -0.247    UART/uart_tx_blk/counter[2]
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.048    -0.199 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.463     1.264    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.318     2.582 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.582    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.970ns  (logic 1.946ns (39.165%)  route 3.023ns (60.835%))
  Logic Levels:           10  (CARRY4=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.565    -0.599    Command_Unit/clk_out1
    SLICE_X48Y90         FDRE                                         r  Command_Unit/Result_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Command_Unit/Result_display_reg[1]/Q
                         net (fo=128, routed)         1.292     0.834    Command_Unit/Result_display_reg[17]_0[1]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  Command_Unit/SEG_OBUF[6]_inst_i_1004/O
                         net (fo=1, routed)           0.000     0.879    Command_Unit/SEG_OBUF[6]_inst_i_1004_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.994 r  Command_Unit/SEG_OBUF[6]_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000     0.994    Command_Unit/SEG_OBUF[6]_inst_i_524_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.033 r  Command_Unit/SEG_OBUF[6]_inst_i_284/CO[3]
                         net (fo=1, routed)           0.000     1.033    Command_Unit/SEG_OBUF[6]_inst_i_284_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  Command_Unit/SEG_OBUF[6]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.072    Command_Unit/SEG_OBUF[6]_inst_i_148_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  Command_Unit/SEG_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000     1.111    Command_Unit/SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  Command_Unit/SEG_OBUF[6]_inst_i_31/O[0]
                         net (fo=19, routed)          0.281     1.447    Command_Unit/Result_display_reg[16]_0[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.107     1.554 f  Command_Unit/SEG_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.140     1.693    Command_Unit/Display_OP/counterAN/sseg__31_0[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.166     1.904    Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.949 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.144     3.093    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.371 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.371    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.198ns  (logic 1.903ns (36.615%)  route 3.295ns (63.385%))
  Logic Levels:           10  (CARRY4=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.565    -0.599    Command_Unit/clk_out1
    SLICE_X48Y90         FDRE                                         r  Command_Unit/Result_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Command_Unit/Result_display_reg[1]/Q
                         net (fo=128, routed)         1.292     0.834    Command_Unit/Result_display_reg[17]_0[1]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  Command_Unit/SEG_OBUF[6]_inst_i_1004/O
                         net (fo=1, routed)           0.000     0.879    Command_Unit/SEG_OBUF[6]_inst_i_1004_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.994 r  Command_Unit/SEG_OBUF[6]_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000     0.994    Command_Unit/SEG_OBUF[6]_inst_i_524_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.033 r  Command_Unit/SEG_OBUF[6]_inst_i_284/CO[3]
                         net (fo=1, routed)           0.000     1.033    Command_Unit/SEG_OBUF[6]_inst_i_284_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  Command_Unit/SEG_OBUF[6]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.072    Command_Unit/SEG_OBUF[6]_inst_i_148_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  Command_Unit/SEG_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000     1.111    Command_Unit/SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  Command_Unit/SEG_OBUF[6]_inst_i_31/O[0]
                         net (fo=19, routed)          0.424     1.589    Command_Unit/Result_display_reg[16]_0[0]
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.107     1.696 f  Command_Unit/SEG_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.056     1.752    Command_Unit/Display_OP/counterAN/sseg__31_0[4]
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.152     1.949    Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.994 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.371     3.365    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.599 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.599    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.250ns  (logic 1.865ns (35.528%)  route 3.385ns (64.472%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.562    -0.602    Command_Unit/clk_out1
    SLICE_X54Y89         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Command_Unit/Result_display_reg[3]/Q
                         net (fo=158, routed)         1.848     1.409    Command_Unit/Result_display_reg[17]_0[3]
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.526 r  Command_Unit/SEG_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.526    Command_Unit/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.579 r  Command_Unit/SEG_OBUF[6]_inst_i_20/O[0]
                         net (fo=8, routed)           0.145     1.724    Command_Unit_n_1381
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.105     1.829 r  SEG_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.829    Command_Unit/Display_OP/counterAN/data0[1]
    SLICE_X33Y23         MUXF7 (Prop_muxf7_I0_O)      0.062     1.891 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.231     2.122    Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.108     2.230 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.161     3.391    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.647 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.647    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.387ns  (logic 1.930ns (35.830%)  route 3.457ns (64.170%))
  Logic Levels:           10  (CARRY4=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.565    -0.599    Command_Unit/clk_out1
    SLICE_X48Y90         FDRE                                         r  Command_Unit/Result_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Command_Unit/Result_display_reg[1]/Q
                         net (fo=128, routed)         1.292     0.834    Command_Unit/Result_display_reg[17]_0[1]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  Command_Unit/SEG_OBUF[6]_inst_i_1004/O
                         net (fo=1, routed)           0.000     0.879    Command_Unit/SEG_OBUF[6]_inst_i_1004_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.994 r  Command_Unit/SEG_OBUF[6]_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000     0.994    Command_Unit/SEG_OBUF[6]_inst_i_524_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.033 r  Command_Unit/SEG_OBUF[6]_inst_i_284/CO[3]
                         net (fo=1, routed)           0.000     1.033    Command_Unit/SEG_OBUF[6]_inst_i_284_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  Command_Unit/SEG_OBUF[6]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.072    Command_Unit/SEG_OBUF[6]_inst_i_148_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  Command_Unit/SEG_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000     1.111    Command_Unit/SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  Command_Unit/SEG_OBUF[6]_inst_i_31/O[0]
                         net (fo=19, routed)          0.538     1.703    Command_Unit/Result_display_reg[16]_0[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.107     1.810 f  Command_Unit/SEG_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.193     2.003    Command_Unit/Display_OP/counterAN/sseg__31_0[5]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.048 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.146     2.194    Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.239 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.288     3.527    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.788 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.788    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.805ns  (logic 1.907ns (32.854%)  route 3.898ns (67.146%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.565    -0.599    Command_Unit/clk_out1
    SLICE_X48Y90         FDRE                                         r  Command_Unit/Result_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Command_Unit/Result_display_reg[1]/Q
                         net (fo=128, routed)         1.292     0.834    Command_Unit/Result_display_reg[17]_0[1]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  Command_Unit/SEG_OBUF[6]_inst_i_1004/O
                         net (fo=1, routed)           0.000     0.879    Command_Unit/SEG_OBUF[6]_inst_i_1004_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.994 r  Command_Unit/SEG_OBUF[6]_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000     0.994    Command_Unit/SEG_OBUF[6]_inst_i_524_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.033 r  Command_Unit/SEG_OBUF[6]_inst_i_284/CO[3]
                         net (fo=1, routed)           0.000     1.033    Command_Unit/SEG_OBUF[6]_inst_i_284_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  Command_Unit/SEG_OBUF[6]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.072    Command_Unit/SEG_OBUF[6]_inst_i_148_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  Command_Unit/SEG_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000     1.111    Command_Unit/SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  Command_Unit/SEG_OBUF[6]_inst_i_31/O[0]
                         net (fo=19, routed)          0.545     1.710    Command_Unit/Result_display_reg[16]_0[0]
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.107     1.817 f  Command_Unit/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.200     2.017    Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_1_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.062 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.103     2.165    Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.210 r  Command_Unit/Display_OP/counterAN/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.757     3.967    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     5.206 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.206    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         16949 Endpoints
Min Delay         16949 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[790].stack_data_reg[790][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.140ns  (logic 1.631ns (7.715%)  route 19.509ns (92.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.677    21.140    Mem_B/reset
    SLICE_X2Y129         FDRE                                         r  Mem_B/genblk1[790].stack_data_reg[790][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.578    -1.443    Mem_B/clk_out1
    SLICE_X2Y129         FDRE                                         r  Mem_B/genblk1[790].stack_data_reg[790][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[790].stack_data_reg[790][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.140ns  (logic 1.631ns (7.715%)  route 19.509ns (92.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.677    21.140    Mem_B/reset
    SLICE_X3Y129         FDRE                                         r  Mem_B/genblk1[790].stack_data_reg[790][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.578    -1.443    Mem_B/clk_out1
    SLICE_X3Y129         FDRE                                         r  Mem_B/genblk1[790].stack_data_reg[790][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.120ns  (logic 1.631ns (7.723%)  route 19.489ns (92.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.657    21.120    Mem_A/reset
    SLICE_X3Y134         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.583    -1.438    Mem_A/clk_out1
    SLICE_X3Y134         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.120ns  (logic 1.631ns (7.723%)  route 19.489ns (92.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.657    21.120    Mem_A/reset
    SLICE_X3Y134         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.583    -1.438    Mem_A/clk_out1
    SLICE_X3Y134         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_A/reset
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_A/clk_out1
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_A/reset
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_A/clk_out1
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_A/reset
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_A/clk_out1
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_A/reset
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_A/clk_out1
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[787].stack_data_reg[787][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_B/reset
    SLICE_X3Y135         FDRE                                         r  Mem_B/genblk1[787].stack_data_reg[787][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_B/clk_out1
    SLICE_X3Y135         FDRE                                         r  Mem_B/genblk1[787].stack_data_reg[787][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[787].stack_data_reg[787][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_B/reset
    SLICE_X3Y135         FDRE                                         r  Mem_B/genblk1[787].stack_data_reg[787][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_B/clk_out1
    SLICE_X3Y135         FDRE                                         r  Mem_B/genblk1[787].stack_data_reg[787][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.257ns (13.322%)  route 1.675ns (86.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           1.675     1.933    UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]_0[0]
    SLICE_X14Y124        FDRE                                         r  UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.824    -0.849    UART/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y124        FDRE                                         r  UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[476].stack_data_reg[476][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.958ns  (logic 0.320ns (10.804%)  route 2.639ns (89.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.439     2.958    Mem_B/reset
    SLICE_X84Y105        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X84Y105        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[476].stack_data_reg[476][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.958ns  (logic 0.320ns (10.804%)  route 2.639ns (89.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.439     2.958    Mem_B/reset
    SLICE_X84Y105        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X84Y105        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[479].stack_data_reg[479][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.990ns  (logic 0.320ns (10.689%)  route 2.670ns (89.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.471     2.990    Mem_A/reset
    SLICE_X84Y110        FDRE                                         r  Mem_A/genblk1[479].stack_data_reg[479][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.870    -0.803    Mem_A/clk_out1
    SLICE_X84Y110        FDRE                                         r  Mem_A/genblk1[479].stack_data_reg[479][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1013].stack_data_reg[1013][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X84Y116        FDRE                                         r  Mem_B/genblk1[1013].stack_data_reg[1013][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X84Y116        FDRE                                         r  Mem_B/genblk1[1013].stack_data_reg[1013][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay         16949 Endpoints
Min Delay         16949 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[790].stack_data_reg[790][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.140ns  (logic 1.631ns (7.715%)  route 19.509ns (92.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.677    21.140    Mem_B/reset
    SLICE_X2Y129         FDRE                                         r  Mem_B/genblk1[790].stack_data_reg[790][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.578    -1.443    Mem_B/clk_out1
    SLICE_X2Y129         FDRE                                         r  Mem_B/genblk1[790].stack_data_reg[790][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[790].stack_data_reg[790][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.140ns  (logic 1.631ns (7.715%)  route 19.509ns (92.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.677    21.140    Mem_B/reset
    SLICE_X3Y129         FDRE                                         r  Mem_B/genblk1[790].stack_data_reg[790][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.578    -1.443    Mem_B/clk_out1
    SLICE_X3Y129         FDRE                                         r  Mem_B/genblk1[790].stack_data_reg[790][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.120ns  (logic 1.631ns (7.723%)  route 19.489ns (92.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.657    21.120    Mem_A/reset
    SLICE_X3Y134         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.583    -1.438    Mem_A/clk_out1
    SLICE_X3Y134         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.120ns  (logic 1.631ns (7.723%)  route 19.489ns (92.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.657    21.120    Mem_A/reset
    SLICE_X3Y134         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.583    -1.438    Mem_A/clk_out1
    SLICE_X3Y134         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_A/reset
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_A/clk_out1
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_A/reset
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_A/clk_out1
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_A/reset
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_A/clk_out1
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[787].stack_data_reg[787][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_A/reset
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_A/clk_out1
    SLICE_X2Y135         FDRE                                         r  Mem_A/genblk1[787].stack_data_reg[787][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[787].stack_data_reg[787][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_B/reset
    SLICE_X3Y135         FDRE                                         r  Mem_B/genblk1[787].stack_data_reg[787][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_B/clk_out1
    SLICE_X3Y135         FDRE                                         r  Mem_B/genblk1[787].stack_data_reg[787][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[787].stack_data_reg[787][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.973ns  (logic 1.631ns (7.777%)  route 19.342ns (92.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.832     6.339    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.463 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)      14.509    20.973    Mem_B/reset
    SLICE_X3Y135         FDRE                                         r  Mem_B/genblk1[787].stack_data_reg[787][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       1.584    -1.437    Mem_B/clk_out1
    SLICE_X3Y135         FDRE                                         r  Mem_B/genblk1[787].stack_data_reg[787][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.257ns (13.322%)  route 1.675ns (86.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           1.675     1.933    UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]_0[0]
    SLICE_X14Y124        FDRE                                         r  UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.824    -0.849    UART/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y124        FDRE                                         r  UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[476].stack_data_reg[476][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.958ns  (logic 0.320ns (10.804%)  route 2.639ns (89.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.439     2.958    Mem_B/reset
    SLICE_X84Y105        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X84Y105        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[476].stack_data_reg[476][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.958ns  (logic 0.320ns (10.804%)  route 2.639ns (89.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.439     2.958    Mem_B/reset
    SLICE_X84Y105        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.871    -0.801    Mem_B/clk_out1
    SLICE_X84Y105        FDRE                                         r  Mem_B/genblk1[476].stack_data_reg[476][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_A/genblk1[479].stack_data_reg[479][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.990ns  (logic 0.320ns (10.689%)  route 2.670ns (89.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.471     2.990    Mem_A/reset
    SLICE_X84Y110        FDRE                                         r  Mem_A/genblk1[479].stack_data_reg[479][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.870    -0.803    Mem_A/clk_out1
    SLICE_X84Y110        FDRE                                         r  Mem_A/genblk1[479].stack_data_reg[479][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1010].stack_data_reg[1010][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X85Y116        FDRE                                         r  Mem_B/genblk1[1010].stack_data_reg[1010][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/genblk1[1013].stack_data_reg[1013][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.095ns  (logic 0.320ns (10.326%)  route 2.775ns (89.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           2.199     2.474    Mem_B/CPU_RESETN_IBUF
    SLICE_X86Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.519 r  Mem_B/count[3]_i_1/O
                         net (fo=16950, routed)       0.576     3.095    Mem_B/reset
    SLICE_X84Y116        FDRE                                         r  Mem_B/genblk1[1013].stack_data_reg[1013][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=17056, routed)       0.865    -0.808    Mem_B/clk_out1
    SLICE_X84Y116        FDRE                                         r  Mem_B/genblk1[1013].stack_data_reg[1013][0]/C





