// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1 (Debug Build)
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [3:0] ap_CS_fsm = 4'b0000;
reg   [11:0] t_V_2_reg_720;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] reg_936;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] tmp_3_reg_3358;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3358_pp0_it2;
reg   [0:0] brmerge_reg_3404;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3404_pp0_it2;
reg   [0:0] or_cond3_reg_3317;
reg   [0:0] tmp_35_reg_3389;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_3389_pp0_it2;
reg   [0:0] tmp_18_reg_3437;
reg   [0:0] ap_reg_ppstg_tmp_18_reg_3437_pp0_it2;
reg   [0:0] tmp_266_1_reg_3454;
reg   [0:0] ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2;
reg   [0:0] tmp_266_2_reg_3471;
reg   [0:0] ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2;
reg    ap_sig_bdd_104;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3358_pp0_it5;
reg   [0:0] brmerge3_reg_3408;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3408_pp0_it5;
reg    ap_sig_bdd_125;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] reg_941;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] reg_945;
wire   [1:0] p_rec8_fu_956_p2;
wire   [1:0] p_rec9_fu_968_p2;
wire   [1:0] p_rec_fu_980_p2;
wire   [12:0] rows_cast1_fu_986_p1;
reg   [12:0] rows_cast1_reg_3076;
wire   [0:0] exitcond8_fu_974_p2;
wire   [13:0] heightloop_cast63_cast_fu_995_p1;
reg   [13:0] heightloop_cast63_cast_reg_3083;
wire   [12:0] cols_cast1_fu_999_p1;
reg   [12:0] cols_cast1_reg_3090;
wire   [12:0] widthloop_fu_1002_p2;
reg   [12:0] widthloop_reg_3095;
wire   [13:0] rows_cast_fu_1008_p1;
reg   [13:0] rows_cast_reg_3101;
wire   [12:0] ref_fu_1011_p2;
reg   [12:0] ref_reg_3108;
wire   [13:0] cols_cast2_fu_1017_p1;
reg   [13:0] cols_cast2_reg_3114;
wire   [14:0] tmp_233_cast_cast_cast_fu_1026_p1;
reg   [14:0] tmp_233_cast_cast_cast_reg_3125;
wire   [12:0] tmp_1_fu_1033_p2;
reg   [12:0] tmp_1_reg_3135;
wire   [0:0] tmp_7_fu_1039_p2;
reg   [0:0] tmp_7_reg_3142;
wire   [14:0] tmp_247_0_cast_cast_fu_1051_p1;
reg   [14:0] tmp_247_0_cast_cast_reg_3148;
wire   [0:0] tmp_11_fu_1055_p2;
reg   [0:0] tmp_11_reg_3153;
wire   [13:0] tmp_281_0_0_cast_cast_cast_fu_1067_p1;
reg   [13:0] tmp_281_0_0_cast_cast_cast_reg_3163;
wire   [1:0] tmp_16_fu_1071_p1;
reg   [1:0] tmp_16_reg_3170;
wire   [1:0] tmp_17_fu_1075_p2;
reg   [1:0] tmp_17_reg_3175;
wire   [11:0] i_V_fu_1100_p2;
reg   [11:0] i_V_reg_3191;
wire   [0:0] ult_fu_1106_p2;
reg   [0:0] ult_reg_3196;
wire   [0:0] tmp_2_fu_1095_p2;
wire   [12:0] ImagLoc_y_fu_1111_p2;
reg   [12:0] ImagLoc_y_reg_3201;
wire   [0:0] icmp1_fu_1131_p2;
reg   [0:0] icmp1_reg_3208;
wire   [0:0] tmp_21_fu_1142_p2;
reg   [0:0] tmp_21_reg_3214;
wire   [12:0] p_assign_5_fu_1155_p3;
reg   [12:0] p_assign_5_reg_3221;
wire   [1:0] tmp_14_fu_1163_p3;
reg   [1:0] tmp_14_reg_3228;
wire   [12:0] ImagLoc_y_1_fu_1176_p2;
reg   [12:0] ImagLoc_y_1_reg_3237;
wire   [0:0] tmp_265_0_1_fu_1182_p2;
reg   [0:0] tmp_265_0_1_reg_3242;
wire   [12:0] p_assign_8_fu_1195_p3;
reg   [12:0] p_assign_8_reg_3249;
wire   [12:0] ImagLoc_y_2_fu_1209_p2;
reg   [12:0] ImagLoc_y_2_reg_3256;
wire   [0:0] tmp_265_0_2_fu_1215_p2;
reg   [0:0] tmp_265_0_2_reg_3261;
wire   [12:0] p_assign_10_fu_1228_p3;
reg   [12:0] p_assign_10_reg_3268;
wire   [0:0] slt_fu_1236_p2;
reg   [0:0] slt_reg_3275;
wire   [0:0] tmp_259_2_fu_1241_p2;
reg   [0:0] tmp_259_2_reg_3280;
wire   [0:0] or_cond_117_fu_1254_p2;
reg   [0:0] or_cond_117_reg_3285;
wire   [1:0] tmp_26_fu_1339_p1;
reg   [1:0] tmp_26_reg_3290;
wire   [1:0] tmp_28_fu_1426_p1;
reg   [1:0] tmp_28_reg_3296;
wire   [1:0] tmp_34_fu_1513_p1;
reg   [1:0] tmp_34_reg_3302;
wire   [0:0] tmp_33_fu_1517_p2;
reg   [0:0] tmp_33_reg_3307;
wire   [0:0] or_cond26_2_fu_1527_p2;
reg   [0:0] or_cond26_2_reg_3312;
wire   [0:0] or_cond3_fu_1537_p2;
wire   [0:0] rev1_fu_1543_p2;
reg   [0:0] rev1_reg_3321;
wire   [0:0] sel_tmp10_fu_1552_p2;
reg   [0:0] sel_tmp10_reg_3326;
wire   [0:0] sel_tmp12_fu_1556_p2;
reg   [0:0] sel_tmp12_reg_3333;
wire   [0:0] sel_tmp17_fu_1566_p2;
reg   [0:0] sel_tmp17_reg_3340;
wire   [0:0] sel_tmp19_fu_1570_p2;
reg   [0:0] sel_tmp19_reg_3347;
wire   [1:0] locy_0_2_t_fu_1576_p2;
reg   [1:0] locy_0_2_t_reg_3354;
wire   [0:0] tmp_3_fu_1584_p2;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3358_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3358_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3358_pp0_it4;
wire   [11:0] j_V_fu_1589_p2;
wire   [12:0] ImagLoc_x_fu_1611_p2;
reg   [12:0] ImagLoc_x_reg_3367;
reg   [12:0] ap_reg_ppstg_ImagLoc_x_reg_3367_pp0_it1;
wire   [0:0] tmp_6_fu_1617_p2;
reg   [0:0] tmp_6_reg_3382;
wire   [0:0] tmp_35_fu_1628_p3;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_3389_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_3389_pp0_it3;
wire   [12:0] p_assign_2_fu_1636_p3;
reg   [12:0] p_assign_2_reg_3393;
wire   [12:0] tmp_10_fu_1644_p2;
reg   [12:0] tmp_10_reg_3399;
wire   [0:0] brmerge_fu_1650_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3404_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3404_pp0_it3;
wire   [0:0] brmerge3_fu_1675_p2;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3408_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3408_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3408_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3408_pp0_it4;
wire   [14:0] x_fu_1747_p3;
reg   [14:0] x_reg_3412;
reg   [14:0] ap_reg_ppstg_x_reg_3412_pp0_it2;
wire   [0:0] tmp_18_fu_1755_p2;
reg   [0:0] ap_reg_ppstg_tmp_18_reg_3437_pp0_it3;
wire   [0:0] slt1_fu_1760_p2;
reg   [0:0] slt1_reg_3441;
wire   [0:0] tmp_20_fu_1765_p2;
reg   [0:0] tmp_20_reg_3446;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_3446_pp0_it2;
wire   [1:0] tmp_270_0_t_fu_1772_p2;
reg   [1:0] tmp_270_0_t_reg_3450;
reg   [1:0] ap_reg_ppstg_tmp_270_0_t_reg_3450_pp0_it2;
wire   [0:0] tmp_266_1_fu_1777_p2;
reg   [0:0] ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3;
wire   [0:0] slt2_fu_1782_p2;
reg   [0:0] slt2_reg_3458;
wire   [0:0] tmp_268_1_fu_1787_p2;
reg   [0:0] tmp_268_1_reg_3463;
reg   [0:0] ap_reg_ppstg_tmp_268_1_reg_3463_pp0_it2;
wire   [1:0] tmp_270_1_t_fu_1794_p2;
reg   [1:0] tmp_270_1_t_reg_3467;
reg   [1:0] ap_reg_ppstg_tmp_270_1_t_reg_3467_pp0_it2;
wire   [0:0] tmp_266_2_fu_1799_p2;
reg   [0:0] ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3;
wire   [0:0] slt3_fu_1804_p2;
reg   [0:0] slt3_reg_3475;
wire   [0:0] tmp_268_2_fu_1809_p2;
reg   [0:0] tmp_268_2_reg_3480;
reg   [0:0] ap_reg_ppstg_tmp_268_2_reg_3480_pp0_it2;
wire   [1:0] tmp_270_2_t_fu_1816_p2;
reg   [1:0] tmp_270_2_t_reg_3484;
reg   [1:0] ap_reg_ppstg_tmp_270_2_t_reg_3484_pp0_it2;
wire   [0:0] or_cond7_fu_1830_p2;
reg   [0:0] or_cond7_reg_3488;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3488_pp0_it3;
wire   [0:0] or_cond8_118_fu_1840_p2;
reg   [0:0] or_cond8_118_reg_3492;
reg   [0:0] ap_reg_ppstg_or_cond8_118_reg_3492_pp0_it3;
wire   [1:0] tmp_294_0_t_fu_1849_p2;
reg   [1:0] tmp_294_0_t_reg_3496;
reg   [1:0] ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3;
wire   [1:0] tmp_289_0_t_fu_1857_p2;
reg   [1:0] tmp_289_0_t_reg_3500;
reg   [1:0] ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3;
reg   [10:0] k_buf_0_val_2_addr_1_reg_3504;
reg   [10:0] k_buf_0_val_1_addr_2_reg_3510;
reg   [10:0] k_buf_0_val_0_addr_2_reg_3516;
wire   [63:0] tmp_23_fu_1868_p1;
reg   [63:0] tmp_23_reg_3522;
wire   [0:0] or_cond7_1_fu_1887_p2;
reg   [0:0] or_cond7_1_reg_3548;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3;
wire   [0:0] or_cond8_1_fu_1897_p2;
reg   [0:0] or_cond8_1_reg_3552;
reg   [0:0] ap_reg_ppstg_or_cond8_1_reg_3552_pp0_it3;
wire   [1:0] tmp_294_1_t_fu_1906_p2;
reg   [1:0] tmp_294_1_t_reg_3556;
reg   [1:0] ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3;
wire   [1:0] tmp_289_1_t_fu_1914_p2;
reg   [1:0] tmp_289_1_t_reg_3560;
reg   [1:0] ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3;
reg   [10:0] k_buf_1_val_2_addr_1_reg_3564;
reg   [10:0] k_buf_1_val_1_addr_2_reg_3570;
reg   [10:0] k_buf_1_val_0_addr_2_reg_3576;
wire   [63:0] tmp_272_1_fu_1925_p1;
reg   [63:0] tmp_272_1_reg_3582;
wire   [0:0] or_cond7_2_fu_1944_p2;
reg   [0:0] or_cond7_2_reg_3608;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3;
wire   [0:0] or_cond8_2_fu_1954_p2;
reg   [0:0] or_cond8_2_reg_3612;
reg   [0:0] ap_reg_ppstg_or_cond8_2_reg_3612_pp0_it3;
wire   [1:0] tmp_294_2_t_fu_1963_p2;
reg   [1:0] tmp_294_2_t_reg_3616;
reg   [1:0] ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3;
wire   [1:0] tmp_289_2_t_fu_1971_p2;
reg   [1:0] tmp_289_2_t_reg_3620;
reg   [1:0] ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3;
reg   [10:0] k_buf_2_val_2_addr_1_reg_3624;
reg   [10:0] k_buf_2_val_1_addr_2_reg_3630;
reg   [10:0] k_buf_2_val_0_addr_2_reg_3636;
wire   [63:0] tmp_272_2_fu_1982_p1;
reg   [63:0] tmp_272_2_reg_3642;
reg   [7:0] src_kernel_win_0_val_2_1_1_reg_3668;
reg   [7:0] src_kernel_win_1_val_2_1_1_reg_3673;
reg   [7:0] src_kernel_win_2_val_2_1_1_reg_3678;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] k_buf_0_val_2_load_reg_3703;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] temp_12_reg_3720;
wire   [7:0] src_kernel_win_1_val_0_0_2_fu_2073_p3;
reg   [7:0] src_kernel_win_1_val_0_0_2_reg_3736;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_2087_p3;
reg   [7:0] src_kernel_win_1_val_1_0_2_reg_3741;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] temp_13_reg_3756;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] temp_14_reg_3761;
wire   [7:0] src_kernel_win_2_val_0_0_2_fu_2146_p3;
reg   [7:0] src_kernel_win_2_val_0_0_2_reg_3776;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2160_p3;
reg   [7:0] src_kernel_win_2_val_1_0_2_reg_3781;
reg   [7:0] src_kernel_win_0_val_0_1_load_reg_3786;
wire   [10:0] sum_V_1_fu_2307_p2;
reg   [10:0] sum_V_1_reg_3791;
reg   [7:0] src_kernel_win_1_val_0_1_load_reg_3796;
wire   [10:0] sum_V_6_fu_2378_p2;
reg   [10:0] sum_V_6_reg_3801;
reg   [7:0] src_kernel_win_2_val_0_1_load_reg_3806;
wire   [10:0] sum_V_11_fu_2444_p2;
reg   [10:0] sum_V_11_reg_3811;
wire   [10:0] sum_V_4_fu_2538_p2;
reg   [10:0] sum_V_4_reg_3816;
reg   [2:0] tr2_reg_3821;
wire   [7:0] tmp_42_fu_2554_p1;
reg   [7:0] tmp_42_reg_3826;
wire   [10:0] sum_V_9_fu_2604_p2;
reg   [10:0] sum_V_9_reg_3831;
reg   [2:0] tr3_reg_3836;
wire   [7:0] tmp_49_fu_2620_p1;
reg   [7:0] tmp_49_reg_3841;
wire   [10:0] sum_V_14_fu_2670_p2;
reg   [10:0] sum_V_14_reg_3846;
reg   [2:0] tr4_reg_3851;
wire   [7:0] tmp_54_fu_2686_p1;
reg   [7:0] tmp_54_reg_3856;
reg   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [7:0] k_buf_0_val_0_q1;
reg   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [7:0] k_buf_0_val_1_q1;
reg   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [7:0] k_buf_0_val_2_q1;
reg   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [7:0] k_buf_1_val_0_q1;
reg   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [7:0] k_buf_1_val_1_q1;
reg   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [7:0] k_buf_1_val_2_q0;
reg   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [7:0] k_buf_1_val_2_q1;
reg   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [7:0] k_buf_2_val_0_q1;
reg   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [7:0] k_buf_2_val_1_q1;
reg   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [7:0] k_buf_2_val_2_q0;
reg   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [7:0] k_buf_2_val_2_q1;
reg   [1:0] p_0202_rec_reg_676;
wire   [0:0] exitcond_fu_950_p2;
reg   [1:0] p_0206_rec_reg_687;
wire   [0:0] exitcond9_fu_962_p2;
reg   [1:0] p_0210_rec_reg_698;
reg   [11:0] t_V_reg_709;
wire   [63:0] tmp_19_fu_1862_p1;
wire   [63:0] tmp_12_fu_1872_p1;
wire   [63:0] tmp_267_1_fu_1919_p1;
wire   [63:0] tmp_260_1_fu_1929_p1;
wire   [63:0] tmp_267_2_fu_1976_p1;
wire   [63:0] tmp_260_2_fu_1986_p1;
wire   [63:0] tmp_32_fu_2001_p1;
wire   [63:0] tmp_280_1_fu_2036_p1;
wire   [63:0] tmp_280_2_fu_2104_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_178;
reg   [7:0] right_border_buf_0_val_0_1_fu_182;
reg   [7:0] right_border_buf_0_val_0_2_fu_186;
reg   [7:0] right_border_buf_1_val_0_0_fu_190;
reg   [7:0] right_border_buf_1_val_0_1_fu_194;
reg   [7:0] right_border_buf_1_val_0_2_fu_198;
reg   [7:0] right_border_buf_2_val_0_0_fu_202;
reg   [7:0] right_border_buf_2_val_0_1_fu_206;
reg   [7:0] right_border_buf_2_val_0_2_fu_210;
reg   [7:0] src_kernel_win_0_val_0_0_fu_226;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_2243_p3;
reg   [7:0] src_kernel_win_0_val_0_1_fu_230;
reg   [7:0] src_kernel_win_2_val_1_0_1_fu_234;
reg   [7:0] src_kernel_win_0_val_1_0_fu_238;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2257_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_242;
reg   [7:0] src_kernel_win_2_val_0_0_1_fu_246;
reg   [7:0] src_kernel_win_0_val_2_0_fu_250;
reg   [7:0] src_kernel_win_0_val_2_1_fu_254;
reg   [7:0] src_kernel_win_1_val_1_0_1_fu_258;
reg   [7:0] src_kernel_win_1_val_0_0_fu_262;
reg   [7:0] src_kernel_win_1_val_0_1_fu_266;
reg   [7:0] src_kernel_win_1_val_0_0_1_fu_270;
reg   [7:0] src_kernel_win_1_val_2_0_fu_274;
reg   [7:0] src_kernel_win_1_val_1_0_fu_278;
reg   [7:0] src_kernel_win_1_val_1_1_fu_282;
reg   [7:0] src_kernel_win_0_val_1_0_1_fu_286;
reg   [7:0] src_kernel_win_1_val_2_1_fu_290;
reg   [7:0] src_kernel_win_0_val_0_0_1_fu_294;
reg   [7:0] src_kernel_win_2_val_0_0_fu_298;
reg   [7:0] src_kernel_win_2_val_0_1_fu_302;
reg   [7:0] src_kernel_win_2_val_2_1_fu_306;
reg   [7:0] src_kernel_win_2_val_2_0_fu_310;
reg   [7:0] src_kernel_win_2_val_1_0_fu_314;
reg   [7:0] src_kernel_win_2_val_1_1_fu_318;
wire   [12:0] heightloop_fu_989_p2;
wire   [12:0] tmp_s_fu_1020_p2;
wire   [12:0] tmp_9_fu_1044_p3;
wire   [12:0] tmp_15_fu_1060_p3;
wire   [1:0] tmp_fu_1030_p1;
wire   [12:0] tmp7_cast1_fu_1081_p1;
wire   [13:0] tmp7_cast_fu_1085_p1;
wire   [11:0] tr1_fu_1121_p4;
wire   [0:0] tmp_22_fu_1147_p3;
wire   [12:0] p_assign_4_fu_1089_p2;
wire   [0:0] tmp_13_fu_1137_p2;
wire   [0:0] tmp_27_fu_1187_p3;
wire   [12:0] p_assign_7_fu_1170_p2;
wire   [0:0] tmp_29_fu_1220_p3;
wire   [12:0] p_assign_s_fu_1203_p2;
wire   [13:0] tmp_259_2_fu_1241_p0;
wire   [0:0] tmp_253_not_fu_1249_p2;
wire   [13:0] tmp_24_fu_1262_p0;
wire   [12:0] tmp_25_fu_1267_p2;
wire   [13:0] tmp_282_0_0_cast_cast61_cast_fu_1272_p1;
wire   [0:0] sel_tmp1_fu_1281_p2;
wire   [0:0] sel_tmp17_demorgan_fu_1291_p2;
wire   [0:0] tmp_24_fu_1262_p2;
wire   [0:0] sel_tmp6_fu_1295_p2;
wire   [0:0] sel_tmp7_fu_1301_p2;
wire   [12:0] newSel_fu_1307_p3;
wire   [0:0] sel_tmp2_fu_1286_p2;
wire   [13:0] ImagLoc_y_0_0_cast59_cast_cast5_cast_fu_1246_p1;
wire   [13:0] p_assign_6_fu_1276_p2;
wire   [0:0] or_cond_fu_1318_p2;
wire   [13:0] newSel_cast_cast_fu_1314_p1;
wire   [13:0] newSel3_fu_1324_p3;
wire   [13:0] newSel5_fu_1331_p3;
wire   [13:0] tmp_277_0_1_fu_1349_p0;
wire   [12:0] tmp_282_0_1_fu_1354_p2;
wire   [13:0] tmp_282_0_1_cast62_cast_fu_1359_p1;
wire   [0:0] sel_tmp13_fu_1368_p2;
wire   [0:0] sel_tmp30_demorgan_fu_1378_p2;
wire   [0:0] tmp_277_0_1_fu_1349_p2;
wire   [0:0] sel_tmp15_fu_1382_p2;
wire   [0:0] sel_tmp16_fu_1388_p2;
wire   [12:0] newSel7_fu_1394_p3;
wire   [0:0] sel_tmp14_fu_1373_p2;
wire   [13:0] curp_y_assign_0_0_1_cast55_cast156_cast_fu_1343_p1;
wire   [13:0] p_assign_9_fu_1363_p2;
wire   [0:0] or_cond8_fu_1405_p2;
wire   [13:0] newSel7_cast_fu_1401_p1;
wire   [13:0] newSel9_fu_1411_p3;
wire   [13:0] newSel1_fu_1418_p3;
wire   [13:0] tmp_277_0_2_fu_1436_p0;
wire   [12:0] tmp_282_0_2_fu_1441_p2;
wire   [13:0] tmp_282_0_2_cast63_cast_fu_1446_p1;
wire   [0:0] sel_tmp20_fu_1455_p2;
wire   [0:0] sel_tmp43_demorgan_fu_1465_p2;
wire   [0:0] tmp_277_0_2_fu_1436_p2;
wire   [0:0] sel_tmp22_fu_1469_p2;
wire   [0:0] sel_tmp23_fu_1475_p2;
wire   [12:0] newSel2_fu_1481_p3;
wire   [0:0] sel_tmp21_fu_1460_p2;
wire   [13:0] curp_y_assign_0_0_2_cast52_cast159_cast_fu_1430_p1;
wire   [13:0] p_assign_11_fu_1450_p2;
wire   [0:0] or_cond1_fu_1492_p2;
wire   [13:0] newSel13_cast_fu_1488_p1;
wire   [13:0] newSel4_fu_1498_p3;
wire   [13:0] newSel6_fu_1505_p3;
wire   [0:0] rev_fu_1522_p2;
wire   [0:0] brmerge28_2_fu_1532_p2;
wire   [1:0] locy_0_0_t_fu_1548_p2;
wire   [1:0] locy_0_1_t_fu_1562_p2;
wire   [12:0] tmp_238_cast1_fu_1580_p1;
wire   [10:0] tr_fu_1595_p4;
wire   [12:0] p_assign_1_fu_1622_p2;
wire   [0:0] ult1_fu_1654_p2;
wire   [0:0] icmp_fu_1605_p2;
wire   [0:0] rev3_fu_1659_p2;
wire   [0:0] tmp2_fu_1670_p2;
wire   [0:0] tmp1_fu_1665_p2;
wire   [13:0] tmp_8_fu_1693_p0;
wire   [14:0] p_assign_3_fu_1701_p1;
wire   [14:0] sel_tmp_fu_1706_p1;
wire   [14:0] p_assign_3_fu_1701_p2;
wire   [0:0] sel_tmp3_fu_1713_p2;
wire   [0:0] sel_tmp4_fu_1718_p2;
wire   [14:0] sel_tmp_fu_1706_p3;
wire   [0:0] sel_tmp8_demorgan_fu_1731_p2;
wire   [0:0] tmp_8_fu_1693_p2;
wire   [0:0] sel_tmp8_fu_1735_p2;
wire   [0:0] sel_tmp9_fu_1741_p2;
wire   [14:0] x_fu_1747_p1;
wire   [14:0] sel_tmp5_fu_1723_p3;
wire   [13:0] tmp_18_fu_1755_p0;
wire   [13:0] ImagLoc_x_0_0_cast_cast_fu_1684_p1;
wire   [13:0] slt1_fu_1760_p0;
wire   [1:0] tmp_36_fu_1769_p1;
wire   [13:0] tmp_266_1_fu_1777_p0;
wire   [13:0] slt2_fu_1782_p0;
wire   [1:0] tmp_44_fu_1791_p1;
wire   [13:0] tmp_266_2_fu_1799_p0;
wire   [13:0] slt3_fu_1804_p0;
wire   [1:0] tmp_50_fu_1813_p1;
wire   [0:0] rev2_fu_1821_p2;
wire   [0:0] tmp_30_fu_1826_p2;
wire   [0:0] tmp_31_fu_1836_p2;
wire   [1:0] tmp_41_fu_1846_p1;
wire   [1:0] tmp_37_fu_1854_p1;
wire   [0:0] rev4_fu_1878_p2;
wire   [0:0] tmp_273_1_fu_1883_p2;
wire   [0:0] tmp_275_1_fu_1893_p2;
wire   [1:0] tmp_47_fu_1903_p1;
wire   [1:0] tmp_45_fu_1911_p1;
wire   [0:0] rev5_fu_1935_p2;
wire   [0:0] tmp_273_2_fu_1940_p2;
wire   [0:0] tmp_275_2_fu_1950_p2;
wire   [1:0] tmp_53_fu_1960_p1;
wire   [1:0] tmp_51_fu_1968_p1;
wire   [7:0] sel_tmp24_fu_2066_p3;
wire   [7:0] sel_tmp25_fu_2080_p3;
wire   [7:0] sel_tmp26_fu_2139_p3;
wire   [7:0] sel_tmp27_fu_2153_p3;
wire   [7:0] sel_tmp11_fu_2237_p3;
wire   [7:0] sel_tmp18_fu_2251_p3;
wire   [8:0] op2_assign_0_0_2_cast_cast_fu_2281_p1;
wire   [8:0] tmp_312_0_0_0_cast_cast_fu_2277_p1;
wire   [8:0] sum_V_fu_2285_p2;
wire   [8:0] tmp_38_fu_2295_p3;
wire   [10:0] sum_V_1_fu_2307_p0;
wire   [10:0] p_shl_fu_2303_p1;
wire   [8:0] op2_assign_1_0_2_cast_cast_fu_2352_p1;
wire   [8:0] tmp_312_1_0_0_cast_cast_fu_2348_p1;
wire   [8:0] sum_V_5_fu_2356_p2;
wire   [8:0] tmp_40_fu_2366_p3;
wire   [10:0] sum_V_6_fu_2378_p0;
wire   [10:0] p_shl1_fu_2374_p1;
wire   [8:0] op2_assign_2_0_2_cast_cast_fu_2418_p1;
wire   [8:0] tmp_312_2_0_0_cast_cast_fu_2414_p1;
wire   [8:0] sum_V_10_fu_2422_p2;
wire   [8:0] tmp_43_fu_2432_p3;
wire   [10:0] sum_V_11_fu_2444_p0;
wire   [10:0] p_shl2_fu_2440_p1;
wire   [8:0] op2_assign_fu_2498_p3;
wire   [10:0] op2_assign_0_1_2_cast_cast_fu_2506_p1;
wire   [8:0] tmp_312_0_2_0_cast_cast_fu_2515_p1;
wire   [8:0] op2_assign_1_fu_2518_p2;
wire   [10:0] sum_V_2_fu_2510_p2;
wire   [10:0] sum_V_3_fu_2528_p1;
wire   [10:0] sum_V_3_fu_2528_p2;
wire   [10:0] op2_assign_0_2_2_cast_cast_fu_2534_p1;
wire   [8:0] op2_assign_2_fu_2564_p3;
wire   [10:0] op2_assign_1_1_2_cast_cast_fu_2572_p1;
wire   [8:0] tmp_312_1_2_0_cast_cast_fu_2581_p1;
wire   [8:0] op2_assign_3_fu_2584_p2;
wire   [10:0] sum_V_7_fu_2576_p2;
wire   [10:0] sum_V_8_fu_2594_p1;
wire   [10:0] sum_V_8_fu_2594_p2;
wire   [10:0] op2_assign_1_2_2_cast_cast_fu_2600_p1;
wire   [8:0] op2_assign_4_fu_2630_p3;
wire   [10:0] op2_assign_2_1_2_cast_cast_fu_2638_p1;
wire   [8:0] tmp_312_2_2_0_cast_cast_fu_2647_p1;
wire   [8:0] op2_assign_5_fu_2650_p2;
wire   [10:0] sum_V_12_fu_2642_p2;
wire   [10:0] sum_V_13_fu_2660_p1;
wire   [10:0] sum_V_13_fu_2660_p2;
wire   [10:0] op2_assign_2_2_2_cast_cast_fu_2666_p1;
wire   [0:0] icmp2_fu_2695_p2;
wire   [0:0] tmp_39_fu_2690_p2;
wire   [7:0] phitmp_fu_2700_p3;
wire   [0:0] icmp3_fu_2721_p2;
wire   [0:0] tmp_304_1_fu_2716_p2;
wire   [7:0] phitmp_1_fu_2726_p3;
wire   [0:0] icmp4_fu_2747_p2;
wire   [0:0] tmp_304_2_fu_2742_p2;
wire   [7:0] phitmp_2_fu_2752_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_2396;
reg    ap_sig_bdd_2393;
reg    ap_sig_bdd_2402;
reg    ap_sig_bdd_2401;
reg    ap_sig_bdd_2407;
reg    ap_sig_bdd_2409;
reg    ap_sig_bdd_2413;
reg    ap_sig_bdd_2411;
reg    ap_sig_bdd_2416;
reg    ap_sig_bdd_2418;
reg    ap_sig_bdd_2422;
reg    ap_sig_bdd_2425;
reg    ap_sig_bdd_2427;
reg    ap_sig_bdd_2429;
reg    ap_sig_bdd_2433;
reg    ap_sig_bdd_2436;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_st4_fsm_3 = 4'b11;
parameter    ap_ST_st5_fsm_4 = 4'b100;
parameter    ap_ST_st6_fsm_5 = 4'b101;
parameter    ap_ST_st7_fsm_6 = 4'b110;
parameter    ap_ST_pp0_stg0_fsm_7 = 4'b111;
parameter    ap_ST_st15_fsm_8 = 4'b1000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;


filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 ),
    .q1( k_buf_0_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 ),
    .q1( k_buf_0_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 ),
    .q1( k_buf_0_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 ),
    .q1( k_buf_1_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 ),
    .q1( k_buf_1_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 ),
    .q1( k_buf_1_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 ),
    .q1( k_buf_2_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 ),
    .q1( k_buf_2_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 ),
    .q1( k_buf_2_val_2_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
        ImagLoc_x_reg_3367 <= ImagLoc_x_fu_1611_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        ImagLoc_y_1_reg_3237 <= ImagLoc_y_1_fu_1176_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        ImagLoc_y_2_reg_3256 <= ImagLoc_y_2_fu_1209_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        ImagLoc_y_reg_3201 <= ImagLoc_y_fu_1111_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_ImagLoc_x_reg_3367_pp0_it1 <= ImagLoc_x_reg_3367;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge3_reg_3408_pp0_it1 <= brmerge3_reg_3408;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge3_reg_3408_pp0_it2 <= ap_reg_ppstg_brmerge3_reg_3408_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge3_reg_3408_pp0_it3 <= ap_reg_ppstg_brmerge3_reg_3408_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge3_reg_3408_pp0_it4 <= ap_reg_ppstg_brmerge3_reg_3408_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge3_reg_3408_pp0_it5 <= ap_reg_ppstg_brmerge3_reg_3408_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge_reg_3404_pp0_it1 <= brmerge_reg_3404;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge_reg_3404_pp0_it2 <= ap_reg_ppstg_brmerge_reg_3404_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge_reg_3404_pp0_it3 <= ap_reg_ppstg_brmerge_reg_3404_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3 <= or_cond7_1_reg_3548;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3 <= or_cond7_2_reg_3608;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_or_cond7_reg_3488_pp0_it3 <= or_cond7_reg_3488;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_or_cond8_118_reg_3492_pp0_it3 <= or_cond8_118_reg_3492;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_or_cond8_1_reg_3552_pp0_it3 <= or_cond8_1_reg_3552;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_or_cond8_2_reg_3612_pp0_it3 <= or_cond8_2_reg_3612;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 <= tmp_18_reg_3437;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_18_reg_3437_pp0_it3 <= ap_reg_ppstg_tmp_18_reg_3437_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_20_reg_3446_pp0_it2 <= tmp_20_reg_3446;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 <= tmp_266_1_reg_3454;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3 <= ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 <= tmp_266_2_reg_3471;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3 <= ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_268_1_reg_3463_pp0_it2 <= tmp_268_1_reg_3463;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_268_2_reg_3480_pp0_it2 <= tmp_268_2_reg_3480;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_270_0_t_reg_3450_pp0_it2 <= tmp_270_0_t_reg_3450;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_270_1_t_reg_3467_pp0_it2 <= tmp_270_1_t_reg_3467;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_270_2_t_reg_3484_pp0_it2 <= tmp_270_2_t_reg_3484;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 <= tmp_289_0_t_reg_3500;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 <= tmp_289_1_t_reg_3560;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 <= tmp_289_2_t_reg_3620;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 <= tmp_294_0_t_reg_3496;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 <= tmp_294_1_t_reg_3556;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 <= tmp_294_2_t_reg_3616;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 <= tmp_35_reg_3389;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 <= ap_reg_ppstg_tmp_35_reg_3389_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_35_reg_3389_pp0_it3 <= ap_reg_ppstg_tmp_35_reg_3389_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 <= tmp_3_reg_3358;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 <= ap_reg_ppstg_tmp_3_reg_3358_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_3_reg_3358_pp0_it3 <= ap_reg_ppstg_tmp_3_reg_3358_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_3_reg_3358_pp0_it4 <= ap_reg_ppstg_tmp_3_reg_3358_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_tmp_3_reg_3358_pp0_it5 <= ap_reg_ppstg_tmp_3_reg_3358_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_x_reg_3412_pp0_it2 <= x_reg_3412;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
        brmerge3_reg_3408 <= brmerge3_fu_1675_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
        brmerge_reg_3404 <= brmerge_fu_1650_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        cols_cast1_reg_3090[0] <= cols_cast1_fu_999_p1[0];
        cols_cast1_reg_3090[1] <= cols_cast1_fu_999_p1[1];
        cols_cast1_reg_3090[2] <= cols_cast1_fu_999_p1[2];
        cols_cast1_reg_3090[3] <= cols_cast1_fu_999_p1[3];
        cols_cast1_reg_3090[4] <= cols_cast1_fu_999_p1[4];
        cols_cast1_reg_3090[5] <= cols_cast1_fu_999_p1[5];
        cols_cast1_reg_3090[6] <= cols_cast1_fu_999_p1[6];
        cols_cast1_reg_3090[7] <= cols_cast1_fu_999_p1[7];
        cols_cast1_reg_3090[8] <= cols_cast1_fu_999_p1[8];
        cols_cast1_reg_3090[9] <= cols_cast1_fu_999_p1[9];
        cols_cast1_reg_3090[10] <= cols_cast1_fu_999_p1[10];
        cols_cast1_reg_3090[11] <= cols_cast1_fu_999_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        cols_cast2_reg_3114[0] <= cols_cast2_fu_1017_p1[0];
        cols_cast2_reg_3114[1] <= cols_cast2_fu_1017_p1[1];
        cols_cast2_reg_3114[2] <= cols_cast2_fu_1017_p1[2];
        cols_cast2_reg_3114[3] <= cols_cast2_fu_1017_p1[3];
        cols_cast2_reg_3114[4] <= cols_cast2_fu_1017_p1[4];
        cols_cast2_reg_3114[5] <= cols_cast2_fu_1017_p1[5];
        cols_cast2_reg_3114[6] <= cols_cast2_fu_1017_p1[6];
        cols_cast2_reg_3114[7] <= cols_cast2_fu_1017_p1[7];
        cols_cast2_reg_3114[8] <= cols_cast2_fu_1017_p1[8];
        cols_cast2_reg_3114[9] <= cols_cast2_fu_1017_p1[9];
        cols_cast2_reg_3114[10] <= cols_cast2_fu_1017_p1[10];
        cols_cast2_reg_3114[11] <= cols_cast2_fu_1017_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        heightloop_cast63_cast_reg_3083[0] <= heightloop_cast63_cast_fu_995_p1[0];
        heightloop_cast63_cast_reg_3083[1] <= heightloop_cast63_cast_fu_995_p1[1];
        heightloop_cast63_cast_reg_3083[2] <= heightloop_cast63_cast_fu_995_p1[2];
        heightloop_cast63_cast_reg_3083[3] <= heightloop_cast63_cast_fu_995_p1[3];
        heightloop_cast63_cast_reg_3083[4] <= heightloop_cast63_cast_fu_995_p1[4];
        heightloop_cast63_cast_reg_3083[5] <= heightloop_cast63_cast_fu_995_p1[5];
        heightloop_cast63_cast_reg_3083[6] <= heightloop_cast63_cast_fu_995_p1[6];
        heightloop_cast63_cast_reg_3083[7] <= heightloop_cast63_cast_fu_995_p1[7];
        heightloop_cast63_cast_reg_3083[8] <= heightloop_cast63_cast_fu_995_p1[8];
        heightloop_cast63_cast_reg_3083[9] <= heightloop_cast63_cast_fu_995_p1[9];
        heightloop_cast63_cast_reg_3083[10] <= heightloop_cast63_cast_fu_995_p1[10];
        heightloop_cast63_cast_reg_3083[11] <= heightloop_cast63_cast_fu_995_p1[11];
        heightloop_cast63_cast_reg_3083[12] <= heightloop_cast63_cast_fu_995_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_3191 <= i_V_fu_1100_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        icmp1_reg_3208 <= icmp1_fu_1131_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_3437))) begin
        k_buf_0_val_0_addr_2_reg_3516 <= tmp_19_fu_1862_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_3437))) begin
        k_buf_0_val_1_addr_2_reg_3510 <= tmp_19_fu_1862_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_3437))) begin
        k_buf_0_val_2_addr_1_reg_3504 <= tmp_19_fu_1862_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2))) begin
        k_buf_0_val_2_load_reg_3703 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_1_reg_3454))) begin
        k_buf_1_val_0_addr_2_reg_3576 <= tmp_267_1_fu_1919_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_1_reg_3454))) begin
        k_buf_1_val_1_addr_2_reg_3570 <= tmp_267_1_fu_1919_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_1_reg_3454))) begin
        k_buf_1_val_2_addr_1_reg_3564 <= tmp_267_1_fu_1919_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_2_reg_3471))) begin
        k_buf_2_val_0_addr_2_reg_3636 <= tmp_267_2_fu_1976_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_2_reg_3471))) begin
        k_buf_2_val_1_addr_2_reg_3630 <= tmp_267_2_fu_1976_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_2_reg_3471))) begin
        k_buf_2_val_2_addr_1_reg_3624 <= tmp_267_2_fu_1976_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        locy_0_2_t_reg_3354 <= locy_0_2_t_fu_1576_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond26_2_reg_3312 <= or_cond26_2_fu_1527_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond3_reg_3317 <= or_cond3_fu_1537_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_266_1_reg_3454))) begin
        or_cond7_1_reg_3548 <= or_cond7_1_fu_1887_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_266_2_reg_3471))) begin
        or_cond7_2_reg_3608 <= or_cond7_2_fu_1944_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_18_reg_3437))) begin
        or_cond7_reg_3488 <= or_cond7_fu_1830_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_18_reg_3437) & (ap_const_lv1_0 == or_cond7_fu_1830_p2))) begin
        or_cond8_118_reg_3492 <= or_cond8_118_fu_1840_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_266_1_reg_3454) & (ap_const_lv1_0 == or_cond7_1_fu_1887_p2))) begin
        or_cond8_1_reg_3552 <= or_cond8_1_fu_1897_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_266_2_reg_3471) & (ap_const_lv1_0 == or_cond7_2_fu_1944_p2))) begin
        or_cond8_2_reg_3612 <= or_cond8_2_fu_1954_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond_117_reg_3285 <= or_cond_117_fu_1254_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_0202_rec_reg_676 <= ap_const_lv2_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_950_p2))) begin
        p_0202_rec_reg_676 <= p_rec8_fu_956_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_950_p2))) begin
        p_0206_rec_reg_687 <= ap_const_lv2_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_962_p2))) begin
        p_0206_rec_reg_687 <= p_rec9_fu_968_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond9_fu_962_p2))) begin
        p_0210_rec_reg_698 <= ap_const_lv2_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        p_0210_rec_reg_698 <= p_rec_fu_980_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        p_assign_10_reg_3268 <= p_assign_10_fu_1228_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
        p_assign_2_reg_3393 <= p_assign_2_fu_1636_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        p_assign_5_reg_3221 <= p_assign_5_fu_1155_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        p_assign_8_reg_3249 <= p_assign_8_fu_1195_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        ref_reg_3108 <= ref_fu_1011_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2)))) begin
        reg_936 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2)))) begin
        reg_941 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))))) begin
        reg_945 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        rev1_reg_3321 <= rev1_fu_1543_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3446_pp0_it2) & (ap_reg_ppstg_tmp_270_0_t_reg_3450_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_178 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3446_pp0_it2) & (ap_reg_ppstg_tmp_270_0_t_reg_3450_pp0_it2 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_182 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3446_pp0_it2) & ~(ap_reg_ppstg_tmp_270_0_t_reg_3450_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_270_0_t_reg_3450_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_186 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_268_1_reg_3463_pp0_it2) & (ap_reg_ppstg_tmp_270_1_t_reg_3467_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_190 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_268_1_reg_3463_pp0_it2) & (ap_reg_ppstg_tmp_270_1_t_reg_3467_pp0_it2 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_194 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_268_1_reg_3463_pp0_it2) & ~(ap_reg_ppstg_tmp_270_1_t_reg_3467_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_270_1_t_reg_3467_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_198 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_268_2_reg_3480_pp0_it2) & (ap_reg_ppstg_tmp_270_2_t_reg_3484_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_202 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_268_2_reg_3480_pp0_it2) & (ap_reg_ppstg_tmp_270_2_t_reg_3484_pp0_it2 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_206 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_268_2_reg_3480_pp0_it2) & ~(ap_reg_ppstg_tmp_270_2_t_reg_3484_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_270_2_t_reg_3484_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_210 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        rows_cast1_reg_3076[0] <= rows_cast1_fu_986_p1[0];
        rows_cast1_reg_3076[1] <= rows_cast1_fu_986_p1[1];
        rows_cast1_reg_3076[2] <= rows_cast1_fu_986_p1[2];
        rows_cast1_reg_3076[3] <= rows_cast1_fu_986_p1[3];
        rows_cast1_reg_3076[4] <= rows_cast1_fu_986_p1[4];
        rows_cast1_reg_3076[5] <= rows_cast1_fu_986_p1[5];
        rows_cast1_reg_3076[6] <= rows_cast1_fu_986_p1[6];
        rows_cast1_reg_3076[7] <= rows_cast1_fu_986_p1[7];
        rows_cast1_reg_3076[8] <= rows_cast1_fu_986_p1[8];
        rows_cast1_reg_3076[9] <= rows_cast1_fu_986_p1[9];
        rows_cast1_reg_3076[10] <= rows_cast1_fu_986_p1[10];
        rows_cast1_reg_3076[11] <= rows_cast1_fu_986_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        rows_cast_reg_3101[0] <= rows_cast_fu_1008_p1[0];
        rows_cast_reg_3101[1] <= rows_cast_fu_1008_p1[1];
        rows_cast_reg_3101[2] <= rows_cast_fu_1008_p1[2];
        rows_cast_reg_3101[3] <= rows_cast_fu_1008_p1[3];
        rows_cast_reg_3101[4] <= rows_cast_fu_1008_p1[4];
        rows_cast_reg_3101[5] <= rows_cast_fu_1008_p1[5];
        rows_cast_reg_3101[6] <= rows_cast_fu_1008_p1[6];
        rows_cast_reg_3101[7] <= rows_cast_fu_1008_p1[7];
        rows_cast_reg_3101[8] <= rows_cast_fu_1008_p1[8];
        rows_cast_reg_3101[9] <= rows_cast_fu_1008_p1[9];
        rows_cast_reg_3101[10] <= rows_cast_fu_1008_p1[10];
        rows_cast_reg_3101[11] <= rows_cast_fu_1008_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        sel_tmp10_reg_3326 <= sel_tmp10_fu_1552_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        sel_tmp12_reg_3333 <= sel_tmp12_fu_1556_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        sel_tmp17_reg_3340 <= sel_tmp17_fu_1566_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        sel_tmp19_reg_3347 <= sel_tmp19_fu_1570_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & (ap_const_lv1_0 == tmp_18_fu_1755_p2))) begin
        slt1_reg_3441 <= slt1_fu_1760_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & (ap_const_lv1_0 == tmp_266_1_fu_1777_p2))) begin
        slt2_reg_3458 <= slt2_fu_1782_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & (ap_const_lv1_0 == tmp_266_2_fu_1799_p2))) begin
        slt3_reg_3475 <= slt3_fu_1804_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        slt_reg_3275 <= slt_fu_1236_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_1_fu_294 <= reg_936;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3))) begin
        src_kernel_win_0_val_0_0_1_fu_294 <= reg_941;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_2_fu_2243_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3))) begin
        src_kernel_win_0_val_0_0_fu_226 <= k_buf_0_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3))) begin
        src_kernel_win_0_val_0_0_fu_226 <= reg_941;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & (ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & (ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & ~(ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_1_fu_294;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_118_reg_3492_pp0_it3) & (ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_118_reg_3492_pp0_it3) & (ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_118_reg_3492_pp0_it3) & ~(ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= k_buf_0_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_0_val_0_1_fu_230 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it3))) begin
        src_kernel_win_0_val_0_1_load_reg_3786 <= src_kernel_win_0_val_0_1_fu_230;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_1_fu_286 <= k_buf_0_val_2_load_reg_3703;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3))) begin
        src_kernel_win_0_val_1_0_1_fu_286 <= reg_936;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_2_fu_2257_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3))) begin
        src_kernel_win_0_val_1_0_fu_238 <= k_buf_0_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3))) begin
        src_kernel_win_0_val_1_0_fu_238 <= reg_936;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & (ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & (ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & ~(ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_289_0_t_reg_3500_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_1_fu_286;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_118_reg_3492_pp0_it3) & (ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_118_reg_3492_pp0_it3) & (ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3488_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_118_reg_3492_pp0_it3) & ~(ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_294_0_t_reg_3496_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= k_buf_0_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_0_val_1_1_fu_242 <= src_kernel_win_0_val_1_0_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_2_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_reg_3488) & ~(ap_const_lv1_0 == or_cond8_118_reg_3492) & ~(tmp_294_0_t_reg_3496 == ap_const_lv2_1) & ~(tmp_294_0_t_reg_3496 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_reg_3488) & ~(tmp_289_0_t_reg_3500 == ap_const_lv2_1) & ~(tmp_289_0_t_reg_3500 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_2_fu_186;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_reg_3488) & ~(ap_const_lv1_0 == or_cond8_118_reg_3492) & (tmp_294_0_t_reg_3496 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_reg_3488) & (tmp_289_0_t_reg_3500 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_0_fu_178;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_reg_3488) & ~(ap_const_lv1_0 == or_cond8_118_reg_3492) & (tmp_294_0_t_reg_3496 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_reg_3488) & (tmp_289_0_t_reg_3500 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_1_fu_182;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        src_kernel_win_0_val_2_1_1_reg_3668 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_0_val_2_1_fu_254 <= src_kernel_win_0_val_2_1_1_reg_3668;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_1_fu_270 <= reg_945;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3))) begin
        src_kernel_win_1_val_0_0_1_fu_270 <= temp_12_reg_3720;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2))) begin
        src_kernel_win_1_val_0_0_2_reg_3736 <= src_kernel_win_1_val_0_0_2_fu_2073_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_2_reg_3736;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3))) begin
        src_kernel_win_1_val_0_0_fu_262 <= k_buf_1_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3))) begin
        src_kernel_win_1_val_0_0_fu_262 <= temp_12_reg_3720;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & (ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & (ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & ~(ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_1_fu_270;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3552_pp0_it3) & (ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3552_pp0_it3) & (ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3552_pp0_it3) & ~(ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= k_buf_1_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_1_val_0_1_fu_266 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it3))) begin
        src_kernel_win_1_val_0_1_load_reg_3796 <= src_kernel_win_1_val_0_1_fu_266;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_1_fu_258 <= k_buf_1_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        src_kernel_win_1_val_1_0_1_fu_258 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2))) begin
        src_kernel_win_1_val_1_0_2_reg_3741 <= src_kernel_win_1_val_1_0_2_fu_2087_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_2_reg_3741;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3))) begin
        src_kernel_win_1_val_1_0_fu_278 <= k_buf_1_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3))) begin
        src_kernel_win_1_val_1_0_fu_278 <= reg_945;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & (ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & (ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & ~(ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_289_1_t_reg_3560_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_1_fu_258;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3552_pp0_it3) & (ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3552_pp0_it3) & (ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3548_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3552_pp0_it3) & ~(ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_294_1_t_reg_3556_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= k_buf_1_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_1_val_1_1_fu_282 <= src_kernel_win_1_val_1_0_fu_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_2_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_1_reg_3548) & ~(ap_const_lv1_0 == or_cond8_1_reg_3552) & ~(tmp_294_1_t_reg_3556 == ap_const_lv2_1) & ~(tmp_294_1_t_reg_3556 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_1_reg_3548) & ~(tmp_289_1_t_reg_3560 == ap_const_lv2_1) & ~(tmp_289_1_t_reg_3560 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_2_fu_198;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_1_reg_3548) & ~(ap_const_lv1_0 == or_cond8_1_reg_3552) & (tmp_294_1_t_reg_3556 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_1_reg_3548) & (tmp_289_1_t_reg_3560 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_0_fu_190;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_1_reg_3548) & ~(ap_const_lv1_0 == or_cond8_1_reg_3552) & (tmp_294_1_t_reg_3556 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_1_reg_3548) & (tmp_289_1_t_reg_3560 == ap_const_lv2_1)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_1_fu_194;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        src_kernel_win_1_val_2_1_1_reg_3673 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_1_val_2_1_fu_290 <= src_kernel_win_1_val_2_1_1_reg_3673;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_1_fu_246 <= k_buf_2_val_1_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        src_kernel_win_2_val_0_0_1_fu_246 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2))) begin
        src_kernel_win_2_val_0_0_2_reg_3776 <= src_kernel_win_2_val_0_0_2_fu_2146_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_2_reg_3776;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3))) begin
        src_kernel_win_2_val_0_0_fu_298 <= k_buf_2_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3))) begin
        src_kernel_win_2_val_0_0_fu_298 <= temp_14_reg_3761;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & (ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & (ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & ~(ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_1_fu_246;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3612_pp0_it3) & (ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3612_pp0_it3) & (ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3612_pp0_it3) & ~(ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= k_buf_2_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_2_val_0_1_fu_302 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it3))) begin
        src_kernel_win_2_val_0_1_load_reg_3806 <= src_kernel_win_2_val_0_1_fu_302;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_1_fu_234 <= k_buf_2_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        src_kernel_win_2_val_1_0_1_fu_234 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2))) begin
        src_kernel_win_2_val_1_0_2_reg_3781 <= src_kernel_win_2_val_1_0_2_fu_2160_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (locy_0_2_t_reg_3354 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_2_reg_3781;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3))) begin
        src_kernel_win_2_val_1_0_fu_314 <= k_buf_2_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3))) begin
        src_kernel_win_2_val_1_0_fu_314 <= temp_13_reg_3756;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & (ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & (ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & ~(ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_289_2_t_reg_3620_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_1_fu_234;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3612_pp0_it3) & (ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3612_pp0_it3) & (ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3608_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3612_pp0_it3) & ~(ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_294_2_t_reg_3616_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= k_buf_2_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_2_val_1_1_fu_318 <= src_kernel_win_2_val_1_0_fu_314;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (locy_0_2_t_reg_3354 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3354 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_2_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_2_reg_3608) & ~(ap_const_lv1_0 == or_cond8_2_reg_3612) & ~(tmp_294_2_t_reg_3616 == ap_const_lv2_1) & ~(tmp_294_2_t_reg_3616 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_2_reg_3608) & ~(tmp_289_2_t_reg_3620 == ap_const_lv2_1) & ~(tmp_289_2_t_reg_3620 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_2_fu_210;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_2_reg_3608) & ~(ap_const_lv1_0 == or_cond8_2_reg_3612) & (tmp_294_2_t_reg_3616 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_2_reg_3608) & (tmp_289_2_t_reg_3620 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_0_fu_202;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_2_reg_3608) & ~(ap_const_lv1_0 == or_cond8_2_reg_3612) & (tmp_294_2_t_reg_3616 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == or_cond7_2_reg_3608) & (tmp_289_2_t_reg_3620 == ap_const_lv2_1)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_1_fu_206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        src_kernel_win_2_val_2_1_1_reg_3678 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3))) begin
        src_kernel_win_2_val_2_1_fu_306 <= src_kernel_win_2_val_2_1_1_reg_3678;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it3))) begin
        sum_V_11_reg_3811 <= sum_V_11_fu_2444_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        sum_V_14_reg_3846 <= sum_V_14_fu_2670_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it3))) begin
        sum_V_1_reg_3791 <= sum_V_1_fu_2307_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        sum_V_4_reg_3816 <= sum_V_4_fu_2538_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it3))) begin
        sum_V_6_reg_3801 <= sum_V_6_fu_2378_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        sum_V_9_reg_3831 <= sum_V_9_fu_2604_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
        t_V_2_reg_720 <= j_V_fu_1589_p2;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        t_V_2_reg_720 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st15_fsm_8 == ap_CS_fsm)) begin
        t_V_reg_709 <= i_V_reg_3191;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        t_V_reg_709 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        temp_12_reg_3720 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        temp_13_reg_3756 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        temp_14_reg_3761 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
        tmp_10_reg_3399 <= tmp_10_fu_1644_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        tmp_11_reg_3153 <= tmp_11_fu_1055_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        tmp_14_reg_3228 <= tmp_14_fu_1163_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        tmp_16_reg_3170 <= tmp_16_fu_1071_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        tmp_17_reg_3175 <= tmp_17_fu_1075_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389))) begin
        tmp_18_reg_3437 <= tmp_18_fu_1755_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        tmp_1_reg_3135 <= tmp_1_fu_1033_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & ~(ap_const_lv1_0 == tmp_18_fu_1755_p2))) begin
        tmp_20_reg_3446 <= tmp_20_fu_1765_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        tmp_21_reg_3214 <= tmp_21_fu_1142_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        tmp_233_cast_cast_cast_reg_3125 <= tmp_233_cast_cast_cast_fu_1026_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1))) begin
        tmp_23_reg_3522 <= tmp_23_fu_1868_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        tmp_247_0_cast_cast_reg_3148[1] <= tmp_247_0_cast_cast_fu_1051_p1[1];
        tmp_247_0_cast_cast_reg_3148[2] <= tmp_247_0_cast_cast_fu_1051_p1[2];
        tmp_247_0_cast_cast_reg_3148[3] <= tmp_247_0_cast_cast_fu_1051_p1[3];
        tmp_247_0_cast_cast_reg_3148[4] <= tmp_247_0_cast_cast_fu_1051_p1[4];
        tmp_247_0_cast_cast_reg_3148[5] <= tmp_247_0_cast_cast_fu_1051_p1[5];
        tmp_247_0_cast_cast_reg_3148[6] <= tmp_247_0_cast_cast_fu_1051_p1[6];
        tmp_247_0_cast_cast_reg_3148[7] <= tmp_247_0_cast_cast_fu_1051_p1[7];
        tmp_247_0_cast_cast_reg_3148[8] <= tmp_247_0_cast_cast_fu_1051_p1[8];
        tmp_247_0_cast_cast_reg_3148[9] <= tmp_247_0_cast_cast_fu_1051_p1[9];
        tmp_247_0_cast_cast_reg_3148[10] <= tmp_247_0_cast_cast_fu_1051_p1[10];
        tmp_247_0_cast_cast_reg_3148[11] <= tmp_247_0_cast_cast_fu_1051_p1[11];
        tmp_247_0_cast_cast_reg_3148[12] <= tmp_247_0_cast_cast_fu_1051_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        tmp_259_2_reg_3280 <= tmp_259_2_fu_1241_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        tmp_265_0_1_reg_3242 <= tmp_265_0_1_fu_1182_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        tmp_265_0_2_reg_3261 <= tmp_265_0_2_fu_1215_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389))) begin
        tmp_266_1_reg_3454 <= tmp_266_1_fu_1777_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389))) begin
        tmp_266_2_reg_3471 <= tmp_266_2_fu_1799_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & ~(ap_const_lv1_0 == tmp_266_1_fu_1777_p2))) begin
        tmp_268_1_reg_3463 <= tmp_268_1_fu_1787_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & ~(ap_const_lv1_0 == tmp_266_2_fu_1799_p2))) begin
        tmp_268_2_reg_3480 <= tmp_268_2_fu_1809_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_26_reg_3290 <= tmp_26_fu_1339_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & ~(ap_const_lv1_0 == tmp_18_fu_1755_p2) & (ap_const_lv1_0 == tmp_20_fu_1765_p2))) begin
        tmp_270_0_t_reg_3450 <= tmp_270_0_t_fu_1772_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & ~(ap_const_lv1_0 == tmp_266_1_fu_1777_p2) & (ap_const_lv1_0 == tmp_268_1_fu_1787_p2))) begin
        tmp_270_1_t_reg_3467 <= tmp_270_1_t_fu_1794_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3404) & (ap_const_lv1_0 == tmp_35_reg_3389) & ~(ap_const_lv1_0 == tmp_266_2_fu_1799_p2) & (ap_const_lv1_0 == tmp_268_2_fu_1809_p2))) begin
        tmp_270_2_t_reg_3484 <= tmp_270_2_t_fu_1816_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1))) begin
        tmp_272_1_reg_3582 <= tmp_272_1_fu_1925_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1))) begin
        tmp_272_2_reg_3642 <= tmp_272_2_fu_1982_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        tmp_281_0_0_cast_cast_cast_reg_3163[1] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[1];
        tmp_281_0_0_cast_cast_cast_reg_3163[2] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[2];
        tmp_281_0_0_cast_cast_cast_reg_3163[3] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[3];
        tmp_281_0_0_cast_cast_cast_reg_3163[4] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[4];
        tmp_281_0_0_cast_cast_cast_reg_3163[5] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[5];
        tmp_281_0_0_cast_cast_cast_reg_3163[6] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[6];
        tmp_281_0_0_cast_cast_cast_reg_3163[7] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[7];
        tmp_281_0_0_cast_cast_cast_reg_3163[8] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[8];
        tmp_281_0_0_cast_cast_cast_reg_3163[9] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[9];
        tmp_281_0_0_cast_cast_cast_reg_3163[10] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[10];
        tmp_281_0_0_cast_cast_cast_reg_3163[11] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[11];
        tmp_281_0_0_cast_cast_cast_reg_3163[12] <= tmp_281_0_0_cast_cast_cast_fu_1067_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_18_reg_3437) & ~(ap_const_lv1_0 == or_cond7_fu_1830_p2))) begin
        tmp_289_0_t_reg_3500 <= tmp_289_0_t_fu_1857_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_266_1_reg_3454) & ~(ap_const_lv1_0 == or_cond7_1_fu_1887_p2))) begin
        tmp_289_1_t_reg_3560 <= tmp_289_1_t_fu_1914_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_266_2_reg_3471) & ~(ap_const_lv1_0 == or_cond7_2_fu_1944_p2))) begin
        tmp_289_2_t_reg_3620 <= tmp_289_2_t_fu_1971_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_28_reg_3296 <= tmp_28_fu_1426_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_18_reg_3437) & (ap_const_lv1_0 == or_cond7_fu_1830_p2) & ~(ap_const_lv1_0 == or_cond8_118_fu_1840_p2))) begin
        tmp_294_0_t_reg_3496 <= tmp_294_0_t_fu_1849_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_266_1_reg_3454) & (ap_const_lv1_0 == or_cond7_1_fu_1887_p2) & ~(ap_const_lv1_0 == or_cond8_1_fu_1897_p2))) begin
        tmp_294_1_t_reg_3556 <= tmp_294_1_t_fu_1906_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & (ap_const_lv1_0 == tmp_266_2_reg_3471) & (ap_const_lv1_0 == or_cond7_2_fu_1944_p2) & ~(ap_const_lv1_0 == or_cond8_2_fu_1954_p2))) begin
        tmp_294_2_t_reg_3616 <= tmp_294_2_t_fu_1963_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_33_reg_3307 <= tmp_33_fu_1517_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_34_reg_3302 <= tmp_34_fu_1513_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
        tmp_35_reg_3389 <= ImagLoc_x_fu_1611_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        tmp_3_reg_3358 <= tmp_3_fu_1584_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        tmp_42_reg_3826 <= tmp_42_fu_2554_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        tmp_49_reg_3841 <= tmp_49_fu_2620_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        tmp_54_reg_3856 <= tmp_54_fu_2686_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_3_fu_1584_p2))) begin
        tmp_6_reg_3382 <= tmp_6_fu_1617_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        tmp_7_reg_3142 <= tmp_7_fu_1039_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        tr2_reg_3821 <= {{sum_V_4_fu_2538_p2[ap_const_lv32_A : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        tr3_reg_3836 <= {{sum_V_9_fu_2604_p2[ap_const_lv32_A : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it4))) begin
        tr4_reg_3851 <= {{sum_V_14_fu_2670_p2[ap_const_lv32_A : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        ult_reg_3196 <= ult_fu_1106_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_974_p2))) begin
        widthloop_reg_3095 <= widthloop_fu_1002_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(tmp_3_reg_3358 == ap_const_lv1_0))) begin
        x_reg_3412 <= x_fu_1747_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_2_fu_1095_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_2_fu_1095_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_2_fu_1095_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_2_fu_1095_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_19_fu_1862_p1 or tmp_12_fu_1872_p1 or ap_sig_bdd_2396 or ap_sig_bdd_2393)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_0_val_0_address0 = tmp_12_fu_1872_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_0_val_0_address0 = tmp_19_fu_1862_p1;
        end else begin
            k_buf_0_val_0_address0 = tmp_12_fu_1872_p1;
        end
    end else begin
        k_buf_0_val_0_address0 = tmp_12_fu_1872_p1;
    end
end

/// k_buf_0_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or k_buf_0_val_0_addr_2_reg_3516 or tmp_23_reg_3522 or ap_sig_bdd_2402 or ap_sig_bdd_2401)
begin
    if (ap_sig_bdd_2401) begin
        if (ap_sig_bdd_2402) begin
            k_buf_0_val_0_address1 = k_buf_0_val_0_addr_2_reg_3516;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) begin
            k_buf_0_val_0_address1 = tmp_23_reg_3522;
        end else begin
            k_buf_0_val_0_address1 = tmp_23_reg_3522;
        end
    end else begin
        k_buf_0_val_0_address1 = tmp_23_reg_3522;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_18_reg_3437 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_3437)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_19_fu_1862_p1 or tmp_12_fu_1872_p1 or ap_sig_bdd_2396 or ap_sig_bdd_2393)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_0_val_1_address0 = tmp_12_fu_1872_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_0_val_1_address0 = tmp_19_fu_1862_p1;
        end else begin
            k_buf_0_val_1_address0 = tmp_12_fu_1872_p1;
        end
    end else begin
        k_buf_0_val_1_address0 = tmp_12_fu_1872_p1;
    end
end

/// k_buf_0_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or k_buf_0_val_1_addr_2_reg_3510 or tmp_23_reg_3522 or tmp_32_fu_2001_p1 or ap_sig_bdd_2402 or ap_sig_bdd_2401 or ap_sig_bdd_2407)
begin
    if (ap_sig_bdd_2401) begin
        if (ap_sig_bdd_2402) begin
            k_buf_0_val_1_address1 = k_buf_0_val_1_addr_2_reg_3510;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) begin
            k_buf_0_val_1_address1 = tmp_23_reg_3522;
        end else if (ap_sig_bdd_2407) begin
            k_buf_0_val_1_address1 = tmp_32_fu_2001_p1;
        end else begin
            k_buf_0_val_1_address1 = tmp_23_reg_3522;
        end
    end else begin
        k_buf_0_val_1_address1 = tmp_23_reg_3522;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_18_reg_3437 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_3437)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or or_cond7_reg_3488 or or_cond8_118_reg_3492)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_reg_3488) & ~(ap_const_lv1_0 == or_cond8_118_reg_3492)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_23_fu_1868_p1 or tmp_19_fu_1862_p1 or tmp_12_fu_1872_p1 or ap_sig_bdd_2396 or ap_sig_bdd_2393 or ap_sig_bdd_2409)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_0_val_2_address0 = tmp_12_fu_1872_p1;
        end else if (ap_sig_bdd_2409) begin
            k_buf_0_val_2_address0 = tmp_23_fu_1868_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_0_val_2_address0 = tmp_19_fu_1862_p1;
        end else begin
            k_buf_0_val_2_address0 = tmp_12_fu_1872_p1;
        end
    end else begin
        k_buf_0_val_2_address0 = tmp_12_fu_1872_p1;
    end
end

/// k_buf_0_val_2_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or k_buf_0_val_2_addr_1_reg_3504 or tmp_32_fu_2001_p1 or ap_sig_bdd_2413 or ap_sig_bdd_2411)
begin
    if (ap_sig_bdd_2411) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2)) begin
            k_buf_0_val_2_address1 = k_buf_0_val_2_addr_1_reg_3504;
        end else if (ap_sig_bdd_2413) begin
            k_buf_0_val_2_address1 = tmp_32_fu_2001_p1;
        end else begin
            k_buf_0_val_2_address1 = tmp_32_fu_2001_p1;
        end
    end else begin
        k_buf_0_val_2_address1 = tmp_32_fu_2001_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_18_reg_3437 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_3437)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or or_cond7_reg_3488 or or_cond8_118_reg_3492)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_reg_3488) & ~(ap_const_lv1_0 == or_cond8_118_reg_3492)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_267_1_fu_1919_p1 or tmp_260_1_fu_1929_p1 or ap_sig_bdd_2393 or ap_sig_bdd_2416)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_1_val_0_address0 = tmp_260_1_fu_1929_p1;
        end else if (ap_sig_bdd_2416) begin
            k_buf_1_val_0_address0 = tmp_267_1_fu_1919_p1;
        end else begin
            k_buf_1_val_0_address0 = tmp_260_1_fu_1929_p1;
        end
    end else begin
        k_buf_1_val_0_address0 = tmp_260_1_fu_1929_p1;
    end
end

/// k_buf_1_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or k_buf_1_val_0_addr_2_reg_3576 or tmp_272_1_reg_3582 or ap_sig_bdd_2401 or ap_sig_bdd_2418)
begin
    if (ap_sig_bdd_2401) begin
        if (ap_sig_bdd_2418) begin
            k_buf_1_val_0_address1 = k_buf_1_val_0_addr_2_reg_3576;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) begin
            k_buf_1_val_0_address1 = tmp_272_1_reg_3582;
        end else begin
            k_buf_1_val_0_address1 = tmp_272_1_reg_3582;
        end
    end else begin
        k_buf_1_val_0_address1 = tmp_272_1_reg_3582;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_266_1_reg_3454 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_1_reg_3454)))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_267_1_fu_1919_p1 or tmp_260_1_fu_1929_p1 or ap_sig_bdd_2393 or ap_sig_bdd_2416)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_1_val_1_address0 = tmp_260_1_fu_1929_p1;
        end else if (ap_sig_bdd_2416) begin
            k_buf_1_val_1_address0 = tmp_267_1_fu_1919_p1;
        end else begin
            k_buf_1_val_1_address0 = tmp_260_1_fu_1929_p1;
        end
    end else begin
        k_buf_1_val_1_address0 = tmp_260_1_fu_1929_p1;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or k_buf_1_val_1_addr_2_reg_3570 or tmp_272_1_reg_3582 or tmp_280_1_fu_2036_p1 or ap_sig_bdd_2401 or ap_sig_bdd_2418 or ap_sig_bdd_2422)
begin
    if (ap_sig_bdd_2401) begin
        if (ap_sig_bdd_2418) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_2_reg_3570;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) begin
            k_buf_1_val_1_address1 = tmp_272_1_reg_3582;
        end else if (ap_sig_bdd_2422) begin
            k_buf_1_val_1_address1 = tmp_280_1_fu_2036_p1;
        end else begin
            k_buf_1_val_1_address1 = tmp_272_1_reg_3582;
        end
    end else begin
        k_buf_1_val_1_address1 = tmp_272_1_reg_3582;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_266_1_reg_3454 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_1_reg_3454)))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or or_cond7_1_reg_3548 or or_cond8_1_reg_3552)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_1_reg_3548) & ~(ap_const_lv1_0 == or_cond8_1_reg_3552)))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_272_1_fu_1925_p1 or tmp_267_1_fu_1919_p1 or tmp_260_1_fu_1929_p1 or ap_sig_bdd_2393 or ap_sig_bdd_2409 or ap_sig_bdd_2416)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_1_val_2_address0 = tmp_260_1_fu_1929_p1;
        end else if (ap_sig_bdd_2409) begin
            k_buf_1_val_2_address0 = tmp_272_1_fu_1925_p1;
        end else if (ap_sig_bdd_2416) begin
            k_buf_1_val_2_address0 = tmp_267_1_fu_1919_p1;
        end else begin
            k_buf_1_val_2_address0 = tmp_260_1_fu_1929_p1;
        end
    end else begin
        k_buf_1_val_2_address0 = tmp_260_1_fu_1929_p1;
    end
end

/// k_buf_1_val_2_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or k_buf_1_val_2_addr_1_reg_3564 or tmp_280_1_fu_2036_p1 or ap_sig_bdd_2411 or ap_sig_bdd_2425)
begin
    if (ap_sig_bdd_2411) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2)) begin
            k_buf_1_val_2_address1 = k_buf_1_val_2_addr_1_reg_3564;
        end else if (ap_sig_bdd_2425) begin
            k_buf_1_val_2_address1 = tmp_280_1_fu_2036_p1;
        end else begin
            k_buf_1_val_2_address1 = tmp_280_1_fu_2036_p1;
        end
    end else begin
        k_buf_1_val_2_address1 = tmp_280_1_fu_2036_p1;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_266_1_reg_3454 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_1_reg_3454)))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or or_cond7_1_reg_3548 or or_cond8_1_reg_3552)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_1_reg_3548) & ~(ap_const_lv1_0 == or_cond8_1_reg_3552)))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_267_2_fu_1976_p1 or tmp_260_2_fu_1986_p1 or ap_sig_bdd_2393 or ap_sig_bdd_2427)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_2_val_0_address0 = tmp_260_2_fu_1986_p1;
        end else if (ap_sig_bdd_2427) begin
            k_buf_2_val_0_address0 = tmp_267_2_fu_1976_p1;
        end else begin
            k_buf_2_val_0_address0 = tmp_260_2_fu_1986_p1;
        end
    end else begin
        k_buf_2_val_0_address0 = tmp_260_2_fu_1986_p1;
    end
end

/// k_buf_2_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or k_buf_2_val_0_addr_2_reg_3636 or tmp_272_2_reg_3642 or ap_sig_bdd_2401 or ap_sig_bdd_2429)
begin
    if (ap_sig_bdd_2401) begin
        if (ap_sig_bdd_2429) begin
            k_buf_2_val_0_address1 = k_buf_2_val_0_addr_2_reg_3636;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) begin
            k_buf_2_val_0_address1 = tmp_272_2_reg_3642;
        end else begin
            k_buf_2_val_0_address1 = tmp_272_2_reg_3642;
        end
    end else begin
        k_buf_2_val_0_address1 = tmp_272_2_reg_3642;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_266_2_reg_3471 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_2_reg_3471)))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_267_2_fu_1976_p1 or tmp_260_2_fu_1986_p1 or ap_sig_bdd_2393 or ap_sig_bdd_2427)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_2_val_1_address0 = tmp_260_2_fu_1986_p1;
        end else if (ap_sig_bdd_2427) begin
            k_buf_2_val_1_address0 = tmp_267_2_fu_1976_p1;
        end else begin
            k_buf_2_val_1_address0 = tmp_260_2_fu_1986_p1;
        end
    end else begin
        k_buf_2_val_1_address0 = tmp_260_2_fu_1986_p1;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or k_buf_2_val_1_addr_2_reg_3630 or tmp_272_2_reg_3642 or tmp_280_2_fu_2104_p1 or ap_sig_bdd_2401 or ap_sig_bdd_2429 or ap_sig_bdd_2433)
begin
    if (ap_sig_bdd_2401) begin
        if (ap_sig_bdd_2429) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_2_reg_3630;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) begin
            k_buf_2_val_1_address1 = tmp_272_2_reg_3642;
        end else if (ap_sig_bdd_2433) begin
            k_buf_2_val_1_address1 = tmp_280_2_fu_2104_p1;
        end else begin
            k_buf_2_val_1_address1 = tmp_272_2_reg_3642;
        end
    end else begin
        k_buf_2_val_1_address1 = tmp_272_2_reg_3642;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_266_2_reg_3471 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_2_reg_3471)))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or or_cond7_2_reg_3608 or or_cond8_2_reg_3612)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_2_reg_3608) & ~(ap_const_lv1_0 == or_cond8_2_reg_3612)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3404_pp0_it1 or tmp_272_2_fu_1982_p1 or tmp_267_2_fu_1976_p1 or tmp_260_2_fu_1986_p1 or ap_sig_bdd_2393 or ap_sig_bdd_2409 or ap_sig_bdd_2427)
begin
    if (ap_sig_bdd_2393) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) begin
            k_buf_2_val_2_address0 = tmp_260_2_fu_1986_p1;
        end else if (ap_sig_bdd_2409) begin
            k_buf_2_val_2_address0 = tmp_272_2_fu_1982_p1;
        end else if (ap_sig_bdd_2427) begin
            k_buf_2_val_2_address0 = tmp_267_2_fu_1976_p1;
        end else begin
            k_buf_2_val_2_address0 = tmp_260_2_fu_1986_p1;
        end
    end else begin
        k_buf_2_val_2_address0 = tmp_260_2_fu_1986_p1;
    end
end

/// k_buf_2_val_2_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or k_buf_2_val_2_addr_1_reg_3624 or tmp_280_2_fu_2104_p1 or ap_sig_bdd_2411 or ap_sig_bdd_2436)
begin
    if (ap_sig_bdd_2411) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2)) begin
            k_buf_2_val_2_address1 = k_buf_2_val_2_addr_1_reg_3624;
        end else if (ap_sig_bdd_2436) begin
            k_buf_2_val_2_address1 = tmp_280_2_fu_2104_p1;
        end else begin
            k_buf_2_val_2_address1 = tmp_280_2_fu_2104_p1;
        end
    end else begin
        k_buf_2_val_2_address1 = tmp_280_2_fu_2104_p1;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3317 or tmp_266_2_reg_3471 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_2_reg_3471)))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or or_cond7_2_reg_3608 or or_cond8_2_reg_3612)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == or_cond7_2_reg_3608) & ~(ap_const_lv1_0 == or_cond8_2_reg_3612)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_104 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it5 or ap_reg_ppstg_brmerge3_reg_3408_pp0_it5 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_104 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it5 or ap_reg_ppstg_brmerge3_reg_3408_pp0_it5 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_104 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it5 or ap_reg_ppstg_brmerge3_reg_3408_pp0_it5 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or ap_sig_bdd_104 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_104 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it6 or exitcond8_fu_974_p2 or tmp_2_fu_1095_p2 or exitcond_fu_950_p2 or exitcond9_fu_962_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond_fu_950_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond9_fu_962_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond8_fu_974_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_2_fu_1095_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
        ap_ST_pp0_stg0_fsm_7 : 
            if ((~((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) & ~((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_104) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st15_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end
        ap_ST_st15_fsm_8 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_0_0_cast_cast_fu_1684_p1 = $signed(ImagLoc_x_reg_3367);
assign ImagLoc_x_fu_1611_p2 = (tmp_238_cast1_fu_1580_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_0_0_cast59_cast_cast5_cast_fu_1246_p1 = $unsigned(ImagLoc_y_reg_3201);
assign ImagLoc_y_1_fu_1176_p2 = (tmp7_cast1_fu_1081_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_2_fu_1209_p2 = (tmp7_cast1_fu_1081_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_fu_1111_p2 = (tmp7_cast1_fu_1081_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_104 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2)
begin
    ap_sig_bdd_104 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2)) | (~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2)) | (~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2)));
end

/// ap_sig_bdd_125 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_3_reg_3358_pp0_it5 or ap_reg_ppstg_brmerge3_reg_3408_pp0_it5)
begin
    ap_sig_bdd_125 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it5) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3408_pp0_it5) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_2393 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it1)
begin
    ap_sig_bdd_2393 = ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3358_pp0_it1));
end

/// ap_sig_bdd_2396 assign process. ///
always @ (or_cond3_reg_3317 or tmp_18_reg_3437 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    ap_sig_bdd_2396 = ((ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_3437));
end

/// ap_sig_bdd_2401 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317)
begin
    ap_sig_bdd_2401 = ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317));
end

/// ap_sig_bdd_2402 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2)
begin
    ap_sig_bdd_2402 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2));
end

/// ap_sig_bdd_2407 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or or_cond7_reg_3488 or or_cond8_118_reg_3492)
begin
    ap_sig_bdd_2407 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & (ap_const_lv1_0 == or_cond7_reg_3488) & ~(ap_const_lv1_0 == or_cond8_118_reg_3492));
end

/// ap_sig_bdd_2409 assign process. ///
always @ (or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    ap_sig_bdd_2409 = ((ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1));
end

/// ap_sig_bdd_2411 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 or ap_reg_ppstg_brmerge_reg_3404_pp0_it2 or or_cond3_reg_3317 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it2)
begin
    ap_sig_bdd_2411 = ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_3_reg_3358_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2));
end

/// ap_sig_bdd_2413 assign process. ///
always @ (ap_reg_ppstg_tmp_18_reg_3437_pp0_it2 or or_cond7_reg_3488 or or_cond8_118_reg_3492)
begin
    ap_sig_bdd_2413 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_reg_3437_pp0_it2) & (ap_const_lv1_0 == or_cond7_reg_3488) & ~(ap_const_lv1_0 == or_cond8_118_reg_3492));
end

/// ap_sig_bdd_2416 assign process. ///
always @ (or_cond3_reg_3317 or tmp_266_1_reg_3454 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    ap_sig_bdd_2416 = ((ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_1_reg_3454));
end

/// ap_sig_bdd_2418 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2)
begin
    ap_sig_bdd_2418 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2));
end

/// ap_sig_bdd_2422 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or or_cond7_1_reg_3548 or or_cond8_1_reg_3552)
begin
    ap_sig_bdd_2422 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & (ap_const_lv1_0 == or_cond7_1_reg_3548) & ~(ap_const_lv1_0 == or_cond8_1_reg_3552));
end

/// ap_sig_bdd_2425 assign process. ///
always @ (ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2 or or_cond7_1_reg_3548 or or_cond8_1_reg_3552)
begin
    ap_sig_bdd_2425 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_266_1_reg_3454_pp0_it2) & (ap_const_lv1_0 == or_cond7_1_reg_3548) & ~(ap_const_lv1_0 == or_cond8_1_reg_3552));
end

/// ap_sig_bdd_2427 assign process. ///
always @ (or_cond3_reg_3317 or tmp_266_2_reg_3471 or ap_reg_ppstg_tmp_35_reg_3389_pp0_it1 or ap_reg_ppstg_brmerge_reg_3404_pp0_it1)
begin
    ap_sig_bdd_2427 = ((ap_const_lv1_0 == or_cond3_reg_3317) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3404_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it1) & ~(ap_const_lv1_0 == tmp_266_2_reg_3471));
end

/// ap_sig_bdd_2429 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2)
begin
    ap_sig_bdd_2429 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2));
end

/// ap_sig_bdd_2433 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_3389_pp0_it2 or ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or or_cond7_2_reg_3608 or or_cond8_2_reg_3612)
begin
    ap_sig_bdd_2433 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_3389_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & (ap_const_lv1_0 == or_cond7_2_reg_3608) & ~(ap_const_lv1_0 == or_cond8_2_reg_3612));
end

/// ap_sig_bdd_2436 assign process. ///
always @ (ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2 or or_cond7_2_reg_3608 or or_cond8_2_reg_3612)
begin
    ap_sig_bdd_2436 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_266_2_reg_3471_pp0_it2) & (ap_const_lv1_0 == or_cond7_2_reg_3608) & ~(ap_const_lv1_0 == or_cond8_2_reg_3612));
end
assign brmerge28_2_fu_1532_p2 = (icmp1_reg_3208 | rev_fu_1522_p2);
assign brmerge3_fu_1675_p2 = (tmp2_fu_1670_p2 | tmp1_fu_1665_p2);
assign brmerge_fu_1650_p2 = (or_cond_117_reg_3285 | or_cond26_2_reg_3312);
assign cols_cast1_fu_999_p1 = $unsigned(cols);
assign cols_cast2_fu_1017_p1 = $unsigned(cols);
assign curp_y_assign_0_0_1_cast55_cast156_cast_fu_1343_p1 = $unsigned(ImagLoc_y_1_reg_3237);
assign curp_y_assign_0_0_2_cast52_cast159_cast_fu_1430_p1 = $unsigned(ImagLoc_y_2_reg_3256);
assign exitcond8_fu_974_p2 = (p_0210_rec_reg_698 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond9_fu_962_p2 = (p_0206_rec_reg_687 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond_fu_950_p2 = (p_0202_rec_reg_676 == ap_const_lv2_3? 1'b1: 1'b0);
assign heightloop_cast63_cast_fu_995_p1 = $unsigned(heightloop_fu_989_p2);
assign heightloop_fu_989_p2 = (rows_cast1_fu_986_p1 + ap_const_lv13_5);
assign i_V_fu_1100_p2 = (t_V_reg_709 + ap_const_lv12_1);
assign icmp1_fu_1131_p2 = ($signed(tr1_fu_1121_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp2_fu_2695_p2 = ($signed(tr2_reg_3821) > $signed(3'b000)? 1'b1: 1'b0);
assign icmp3_fu_2721_p2 = ($signed(tr3_reg_3836) > $signed(3'b000)? 1'b1: 1'b0);
assign icmp4_fu_2747_p2 = ($signed(tr4_reg_3851) > $signed(3'b000)? 1'b1: 1'b0);
assign icmp_fu_1605_p2 = (tr_fu_1595_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign j_V_fu_1589_p2 = (t_V_2_reg_720 + ap_const_lv12_1);
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_0_t_fu_1548_p2 = (tmp_14_reg_3228 - tmp_26_reg_3290);
assign locy_0_1_t_fu_1562_p2 = (tmp_14_reg_3228 - tmp_28_reg_3296);
assign locy_0_2_t_fu_1576_p2 = (tmp_14_reg_3228 - tmp_34_reg_3302);
assign newSel13_cast_fu_1488_p1 = $unsigned(newSel2_fu_1481_p3);
assign newSel1_fu_1418_p3 = ((or_cond8_fu_1405_p2)? newSel7_cast_fu_1401_p1: newSel9_fu_1411_p3);
assign newSel2_fu_1481_p3 = ((sel_tmp23_fu_1475_p2)? p_assign_10_reg_3268: ap_const_lv13_0);
assign newSel3_fu_1324_p3 = ((tmp_21_reg_3214)? ImagLoc_y_0_0_cast59_cast_cast5_cast_fu_1246_p1: p_assign_6_fu_1276_p2);
assign newSel4_fu_1498_p3 = ((tmp_265_0_2_reg_3261)? curp_y_assign_0_0_2_cast52_cast159_cast_fu_1430_p1: p_assign_11_fu_1450_p2);
assign newSel5_fu_1331_p3 = ((or_cond_fu_1318_p2)? newSel_cast_cast_fu_1314_p1: newSel3_fu_1324_p3);
assign newSel6_fu_1505_p3 = ((or_cond1_fu_1492_p2)? newSel13_cast_fu_1488_p1: newSel4_fu_1498_p3);
assign newSel7_cast_fu_1401_p1 = $unsigned(newSel7_fu_1394_p3);
assign newSel7_fu_1394_p3 = ((sel_tmp16_fu_1388_p2)? p_assign_8_reg_3249: ap_const_lv13_0);
assign newSel9_fu_1411_p3 = ((tmp_265_0_1_reg_3242)? curp_y_assign_0_0_1_cast55_cast156_cast_fu_1343_p1: p_assign_9_fu_1363_p2);
assign newSel_cast_cast_fu_1314_p1 = $unsigned(newSel_fu_1307_p3);
assign newSel_fu_1307_p3 = ((sel_tmp7_fu_1301_p2)? p_assign_5_reg_3221: ap_const_lv13_0);
assign op2_assign_0_0_2_cast_cast_fu_2281_p1 = $unsigned(src_kernel_win_0_val_2_0_fu_250);
assign op2_assign_0_1_2_cast_cast_fu_2506_p1 = $unsigned(op2_assign_fu_2498_p3);
assign op2_assign_0_2_2_cast_cast_fu_2534_p1 = $unsigned(src_kernel_win_0_val_0_0_fu_226);
assign op2_assign_1_0_2_cast_cast_fu_2352_p1 = $unsigned(src_kernel_win_1_val_2_0_fu_274);
assign op2_assign_1_1_2_cast_cast_fu_2572_p1 = $unsigned(op2_assign_2_fu_2564_p3);
assign op2_assign_1_2_2_cast_cast_fu_2600_p1 = $unsigned(src_kernel_win_1_val_0_0_fu_262);
assign op2_assign_1_fu_2518_p2 = (ap_const_lv9_0 - tmp_312_0_2_0_cast_cast_fu_2515_p1);
assign op2_assign_2_0_2_cast_cast_fu_2418_p1 = $unsigned(src_kernel_win_2_val_2_0_fu_310);
assign op2_assign_2_1_2_cast_cast_fu_2638_p1 = $unsigned(op2_assign_4_fu_2630_p3);
assign op2_assign_2_2_2_cast_cast_fu_2666_p1 = $unsigned(src_kernel_win_2_val_0_0_fu_298);
assign op2_assign_2_fu_2564_p3 = {{src_kernel_win_1_val_1_0_fu_278}, {ap_const_lv1_0}};
assign op2_assign_3_fu_2584_p2 = (ap_const_lv9_0 - tmp_312_1_2_0_cast_cast_fu_2581_p1);
assign op2_assign_4_fu_2630_p3 = {{src_kernel_win_2_val_1_0_fu_314}, {ap_const_lv1_0}};
assign op2_assign_5_fu_2650_p2 = (ap_const_lv9_0 - tmp_312_2_2_0_cast_cast_fu_2647_p1);
assign op2_assign_fu_2498_p3 = {{src_kernel_win_0_val_1_0_fu_238}, {ap_const_lv1_0}};
assign or_cond1_fu_1492_p2 = (sel_tmp23_fu_1475_p2 | sel_tmp21_fu_1460_p2);
assign or_cond26_2_fu_1527_p2 = (tmp_259_2_reg_3280 & rev_fu_1522_p2);
assign or_cond3_fu_1537_p2 = (brmerge28_2_fu_1532_p2 & tmp_253_not_fu_1249_p2);
assign or_cond7_1_fu_1887_p2 = (rev4_fu_1878_p2 & tmp_273_1_fu_1883_p2);
assign or_cond7_2_fu_1944_p2 = (rev5_fu_1935_p2 & tmp_273_2_fu_1940_p2);
assign or_cond7_fu_1830_p2 = (rev2_fu_1821_p2 & tmp_30_fu_1826_p2);
assign or_cond8_118_fu_1840_p2 = (rev2_fu_1821_p2 & tmp_31_fu_1836_p2);
assign or_cond8_1_fu_1897_p2 = (rev4_fu_1878_p2 & tmp_275_1_fu_1893_p2);
assign or_cond8_2_fu_1954_p2 = (rev5_fu_1935_p2 & tmp_275_2_fu_1950_p2);
assign or_cond8_fu_1405_p2 = (sel_tmp16_fu_1388_p2 | sel_tmp14_fu_1373_p2);
assign or_cond_117_fu_1254_p2 = (icmp1_reg_3208 & tmp_253_not_fu_1249_p2);
assign or_cond_fu_1318_p2 = (sel_tmp7_fu_1301_p2 | sel_tmp2_fu_1286_p2);
assign p_assign_10_fu_1228_p3 = ((tmp_29_fu_1220_p3)? p_assign_s_fu_1203_p2: ImagLoc_y_2_fu_1209_p2);
assign p_assign_11_fu_1450_p2 = (tmp_281_0_0_cast_cast_cast_reg_3163 + tmp_282_0_2_cast63_cast_fu_1446_p1);
assign p_assign_1_fu_1622_p2 = (ap_const_lv13_0 - tmp_238_cast1_fu_1580_p1);
assign p_assign_2_fu_1636_p3 = ((tmp_35_fu_1628_p3)? p_assign_1_fu_1622_p2: ImagLoc_x_fu_1611_p2);
assign p_assign_3_fu_1701_p1 = $signed(tmp_10_reg_3399);
assign p_assign_3_fu_1701_p2 = (tmp_247_0_cast_cast_reg_3148 + p_assign_3_fu_1701_p1);
assign p_assign_4_fu_1089_p2 = (ap_const_lv13_3 - tmp7_cast1_fu_1081_p1);
assign p_assign_5_fu_1155_p3 = ((tmp_22_fu_1147_p3)? p_assign_4_fu_1089_p2: ImagLoc_y_fu_1111_p2);
assign p_assign_6_fu_1276_p2 = (tmp_281_0_0_cast_cast_cast_reg_3163 + tmp_282_0_0_cast_cast61_cast_fu_1272_p1);
assign p_assign_7_fu_1170_p2 = (p_assign_4_fu_1089_p2 + ap_const_lv13_1);
assign p_assign_8_fu_1195_p3 = ((tmp_27_fu_1187_p3)? p_assign_7_fu_1170_p2: ImagLoc_y_1_fu_1176_p2);
assign p_assign_9_fu_1363_p2 = (tmp_281_0_0_cast_cast_cast_reg_3163 + tmp_282_0_1_cast62_cast_fu_1359_p1);
assign p_assign_s_fu_1203_p2 = (p_assign_4_fu_1089_p2 + ap_const_lv13_2);
assign p_dst_data_stream_0_V_din = ((tmp_39_fu_2690_p2)? phitmp_fu_2700_p3: ap_const_lv8_0);
assign p_dst_data_stream_1_V_din = ((tmp_304_1_fu_2716_p2)? phitmp_1_fu_2726_p3: ap_const_lv8_0);
assign p_dst_data_stream_2_V_din = ((tmp_304_2_fu_2742_p2)? phitmp_2_fu_2752_p3: ap_const_lv8_0);
assign p_rec8_fu_956_p2 = (p_0202_rec_reg_676 + ap_const_lv2_1);
assign p_rec9_fu_968_p2 = (p_0206_rec_reg_687 + ap_const_lv2_1);
assign p_rec_fu_980_p2 = (p_0210_rec_reg_698 + ap_const_lv2_1);
assign p_shl1_fu_2374_p1 = $unsigned(tmp_40_fu_2366_p3);
assign p_shl2_fu_2440_p1 = $unsigned(tmp_43_fu_2432_p3);
assign p_shl_fu_2303_p1 = $unsigned(tmp_38_fu_2295_p3);
assign phitmp_1_fu_2726_p3 = ((icmp3_fu_2721_p2)? ap_const_lv8_FF: tmp_49_reg_3841);
assign phitmp_2_fu_2752_p3 = ((icmp4_fu_2747_p2)? ap_const_lv8_FF: tmp_54_reg_3856);
assign phitmp_fu_2700_p3 = ((icmp2_fu_2695_p2)? ap_const_lv8_FF: tmp_42_reg_3826);
assign ref_fu_1011_p2 = (rows_cast1_fu_986_p1 + ap_const_lv13_1FFF);
assign rev1_fu_1543_p2 = (ult_reg_3196 ^ ap_const_lv1_1);
assign rev2_fu_1821_p2 = (slt1_reg_3441 ^ ap_const_lv1_1);
assign rev3_fu_1659_p2 = (ult1_fu_1654_p2 ^ ap_const_lv1_1);
assign rev4_fu_1878_p2 = (slt2_reg_3458 ^ ap_const_lv1_1);
assign rev5_fu_1935_p2 = (slt3_reg_3475 ^ ap_const_lv1_1);
assign rev_fu_1522_p2 = (slt_reg_3275 ^ ap_const_lv1_1);
assign rows_cast1_fu_986_p1 = $unsigned(rows);
assign rows_cast_fu_1008_p1 = $unsigned(rows);
assign sel_tmp10_fu_1552_p2 = (tmp_14_reg_3228 == tmp_26_reg_3290? 1'b1: 1'b0);
assign sel_tmp11_fu_2237_p3 = ((sel_tmp10_reg_3326)? reg_941: k_buf_0_val_2_load_reg_3703);
assign sel_tmp12_fu_1556_p2 = (locy_0_0_t_fu_1548_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp13_fu_1368_p2 = (tmp_265_0_1_reg_3242 ^ ap_const_lv1_1);
assign sel_tmp14_fu_1373_p2 = (tmp_11_reg_3153 & sel_tmp13_fu_1368_p2);
assign sel_tmp15_fu_1382_p2 = (sel_tmp30_demorgan_fu_1378_p2 ^ ap_const_lv1_1);
assign sel_tmp16_fu_1388_p2 = (tmp_277_0_1_fu_1349_p2 & sel_tmp15_fu_1382_p2);
assign sel_tmp17_demorgan_fu_1291_p2 = (tmp_21_reg_3214 | tmp_11_reg_3153);
assign sel_tmp17_fu_1566_p2 = (tmp_14_reg_3228 == tmp_28_reg_3296? 1'b1: 1'b0);
assign sel_tmp18_fu_2251_p3 = ((sel_tmp17_reg_3340)? reg_941: k_buf_0_val_2_load_reg_3703);
assign sel_tmp19_fu_1570_p2 = (locy_0_1_t_fu_1562_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp1_fu_1281_p2 = (tmp_21_reg_3214 ^ ap_const_lv1_1);
assign sel_tmp20_fu_1455_p2 = (tmp_265_0_2_reg_3261 ^ ap_const_lv1_1);
assign sel_tmp21_fu_1460_p2 = (tmp_11_reg_3153 & sel_tmp20_fu_1455_p2);
assign sel_tmp22_fu_1469_p2 = (sel_tmp43_demorgan_fu_1465_p2 ^ ap_const_lv1_1);
assign sel_tmp23_fu_1475_p2 = (tmp_277_0_2_fu_1436_p2 & sel_tmp22_fu_1469_p2);
assign sel_tmp24_fu_2066_p3 = ((sel_tmp10_reg_3326)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp25_fu_2080_p3 = ((sel_tmp17_reg_3340)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp26_fu_2139_p3 = ((sel_tmp10_reg_3326)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp27_fu_2153_p3 = ((sel_tmp17_reg_3340)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp2_fu_1286_p2 = (tmp_11_reg_3153 & sel_tmp1_fu_1281_p2);
assign sel_tmp30_demorgan_fu_1378_p2 = (tmp_265_0_1_reg_3242 | tmp_11_reg_3153);
assign sel_tmp3_fu_1713_p2 = (tmp_6_reg_3382 ^ ap_const_lv1_1);
assign sel_tmp43_demorgan_fu_1465_p2 = (tmp_265_0_2_reg_3261 | tmp_11_reg_3153);
assign sel_tmp4_fu_1718_p2 = (tmp_7_reg_3142 & sel_tmp3_fu_1713_p2);
assign sel_tmp5_fu_1723_p3 = ((sel_tmp4_fu_1718_p2)? ap_const_lv15_0: sel_tmp_fu_1706_p3);
assign sel_tmp6_fu_1295_p2 = (sel_tmp17_demorgan_fu_1291_p2 ^ ap_const_lv1_1);
assign sel_tmp7_fu_1301_p2 = (tmp_24_fu_1262_p2 & sel_tmp6_fu_1295_p2);
assign sel_tmp8_demorgan_fu_1731_p2 = (tmp_6_reg_3382 | tmp_7_reg_3142);
assign sel_tmp8_fu_1735_p2 = (sel_tmp8_demorgan_fu_1731_p2 ^ ap_const_lv1_1);
assign sel_tmp9_fu_1741_p2 = (tmp_8_fu_1693_p2 & sel_tmp8_fu_1735_p2);
assign sel_tmp_fu_1706_p1 = $signed(ImagLoc_x_reg_3367);
assign sel_tmp_fu_1706_p3 = ((tmp_6_reg_3382)? sel_tmp_fu_1706_p1: p_assign_3_fu_1701_p2);
assign slt1_fu_1760_p0 = ImagLoc_x_0_0_cast_cast_fu_1684_p1;
assign slt1_fu_1760_p2 = ($signed(slt1_fu_1760_p0) < $signed(cols_cast2_reg_3114)? 1'b1: 1'b0);
assign slt2_fu_1782_p0 = ImagLoc_x_0_0_cast_cast_fu_1684_p1;
assign slt2_fu_1782_p2 = ($signed(slt2_fu_1782_p0) < $signed(cols_cast2_reg_3114)? 1'b1: 1'b0);
assign slt3_fu_1804_p0 = ImagLoc_x_0_0_cast_cast_fu_1684_p1;
assign slt3_fu_1804_p2 = ($signed(slt3_fu_1804_p0) < $signed(cols_cast2_reg_3114)? 1'b1: 1'b0);
assign slt_fu_1236_p2 = ($signed(ImagLoc_y_fu_1111_p2) < $signed(ref_reg_3108)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_2_fu_2243_p3 = ((sel_tmp12_reg_3333)? reg_936: sel_tmp11_fu_2237_p3);
assign src_kernel_win_0_val_1_0_2_fu_2257_p3 = ((sel_tmp19_reg_3347)? reg_936: sel_tmp18_fu_2251_p3);
assign src_kernel_win_1_val_0_0_2_fu_2073_p3 = ((sel_tmp12_reg_3333)? k_buf_1_val_1_q0: sel_tmp24_fu_2066_p3);
assign src_kernel_win_1_val_1_0_2_fu_2087_p3 = ((sel_tmp19_reg_3347)? k_buf_1_val_1_q0: sel_tmp25_fu_2080_p3);
assign src_kernel_win_2_val_0_0_2_fu_2146_p3 = ((sel_tmp12_reg_3333)? k_buf_2_val_1_q0: sel_tmp26_fu_2139_p3);
assign src_kernel_win_2_val_1_0_2_fu_2160_p3 = ((sel_tmp19_reg_3347)? k_buf_2_val_1_q0: sel_tmp27_fu_2153_p3);
assign sum_V_10_fu_2422_p2 = (op2_assign_2_0_2_cast_cast_fu_2418_p1 - tmp_312_2_0_0_cast_cast_fu_2414_p1);
assign sum_V_11_fu_2444_p0 = $signed(sum_V_10_fu_2422_p2);
assign sum_V_11_fu_2444_p2 = (sum_V_11_fu_2444_p0 - p_shl2_fu_2440_p1);
assign sum_V_12_fu_2642_p2 = (sum_V_11_reg_3811 + op2_assign_2_1_2_cast_cast_fu_2638_p1);
assign sum_V_13_fu_2660_p1 = $signed(op2_assign_5_fu_2650_p2);
assign sum_V_13_fu_2660_p2 = (sum_V_12_fu_2642_p2 + sum_V_13_fu_2660_p1);
assign sum_V_14_fu_2670_p2 = (sum_V_13_fu_2660_p2 + op2_assign_2_2_2_cast_cast_fu_2666_p1);
assign sum_V_1_fu_2307_p0 = $signed(sum_V_fu_2285_p2);
assign sum_V_1_fu_2307_p2 = (sum_V_1_fu_2307_p0 - p_shl_fu_2303_p1);
assign sum_V_2_fu_2510_p2 = (sum_V_1_reg_3791 + op2_assign_0_1_2_cast_cast_fu_2506_p1);
assign sum_V_3_fu_2528_p1 = $signed(op2_assign_1_fu_2518_p2);
assign sum_V_3_fu_2528_p2 = (sum_V_2_fu_2510_p2 + sum_V_3_fu_2528_p1);
assign sum_V_4_fu_2538_p2 = (sum_V_3_fu_2528_p2 + op2_assign_0_2_2_cast_cast_fu_2534_p1);
assign sum_V_5_fu_2356_p2 = (op2_assign_1_0_2_cast_cast_fu_2352_p1 - tmp_312_1_0_0_cast_cast_fu_2348_p1);
assign sum_V_6_fu_2378_p0 = $signed(sum_V_5_fu_2356_p2);
assign sum_V_6_fu_2378_p2 = (sum_V_6_fu_2378_p0 - p_shl1_fu_2374_p1);
assign sum_V_7_fu_2576_p2 = (sum_V_6_reg_3801 + op2_assign_1_1_2_cast_cast_fu_2572_p1);
assign sum_V_8_fu_2594_p1 = $signed(op2_assign_3_fu_2584_p2);
assign sum_V_8_fu_2594_p2 = (sum_V_7_fu_2576_p2 + sum_V_8_fu_2594_p1);
assign sum_V_9_fu_2604_p2 = (sum_V_8_fu_2594_p2 + op2_assign_1_2_2_cast_cast_fu_2600_p1);
assign sum_V_fu_2285_p2 = (op2_assign_0_0_2_cast_cast_fu_2281_p1 - tmp_312_0_0_0_cast_cast_fu_2277_p1);
assign tmp1_fu_1665_p2 = (icmp_fu_1605_p2 | tmp_33_reg_3307);
assign tmp2_fu_1670_p2 = (rev1_reg_3321 | rev3_fu_1659_p2);
assign tmp7_cast1_fu_1081_p1 = $unsigned(t_V_reg_709);
assign tmp7_cast_fu_1085_p1 = $unsigned(t_V_reg_709);
assign tmp_10_fu_1644_p2 = (p_assign_2_fu_1636_p3 ^ ap_const_lv13_1FFF);
assign tmp_11_fu_1055_p2 = (rows == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_12_fu_1872_p1 = $signed(x_reg_3412);
assign tmp_13_fu_1137_p2 = ($signed(ImagLoc_y_fu_1111_p2) < $signed(ref_reg_3108)? 1'b1: 1'b0);
assign tmp_14_fu_1163_p3 = ((tmp_13_fu_1137_p2)? ap_const_lv2_2: tmp_16_reg_3170);
assign tmp_15_fu_1060_p3 = {{rows}, {ap_const_lv1_0}};
assign tmp_16_fu_1071_p1 = ref_fu_1011_p2[1:0];
assign tmp_17_fu_1075_p2 = (tmp_fu_1030_p1 ^ ap_const_lv2_3);
assign tmp_18_fu_1755_p0 = ImagLoc_x_0_0_cast_cast_fu_1684_p1;
assign tmp_18_fu_1755_p2 = ($signed(tmp_18_fu_1755_p0) < $signed(cols_cast2_reg_3114)? 1'b1: 1'b0);
assign tmp_19_fu_1862_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_3367_pp0_it1);
assign tmp_1_fu_1033_p2 = (cols_cast1_fu_999_p1 + ap_const_lv13_1FFD);
assign tmp_20_fu_1765_p2 = ($signed(ImagLoc_x_reg_3367) < $signed(tmp_1_reg_3135)? 1'b1: 1'b0);
assign tmp_21_fu_1142_p2 = (ImagLoc_y_fu_1111_p2 < rows_cast1_reg_3076? 1'b1: 1'b0);
assign tmp_22_fu_1147_p3 = ImagLoc_y_fu_1111_p2[ap_const_lv32_C];
assign tmp_233_cast_cast_cast_fu_1026_p1 = $signed(tmp_s_fu_1020_p2);
assign tmp_238_cast1_fu_1580_p1 = $unsigned(t_V_2_reg_720);
assign tmp_23_fu_1868_p1 = $signed(x_reg_3412);
assign tmp_247_0_cast_cast_fu_1051_p1 = $unsigned(tmp_9_fu_1044_p3);
assign tmp_24_fu_1262_p0 = $signed(p_assign_5_reg_3221);
assign tmp_24_fu_1262_p2 = ($signed(tmp_24_fu_1262_p0) < $signed(rows_cast_reg_3101)? 1'b1: 1'b0);
assign tmp_253_not_fu_1249_p2 = ($signed(ImagLoc_y_reg_3201) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_259_2_fu_1241_p0 = $signed(ImagLoc_y_fu_1111_p2);
assign tmp_259_2_fu_1241_p2 = ($signed(tmp_259_2_fu_1241_p0) < $signed(heightloop_cast63_cast_reg_3083)? 1'b1: 1'b0);
assign tmp_25_fu_1267_p2 = (p_assign_5_reg_3221 ^ ap_const_lv13_1FFF);
assign tmp_260_1_fu_1929_p1 = $signed(x_reg_3412);
assign tmp_260_2_fu_1986_p1 = $signed(x_reg_3412);
assign tmp_265_0_1_fu_1182_p2 = (ImagLoc_y_1_fu_1176_p2 < rows_cast1_reg_3076? 1'b1: 1'b0);
assign tmp_265_0_2_fu_1215_p2 = (ImagLoc_y_2_fu_1209_p2 < rows_cast1_reg_3076? 1'b1: 1'b0);
assign tmp_266_1_fu_1777_p0 = ImagLoc_x_0_0_cast_cast_fu_1684_p1;
assign tmp_266_1_fu_1777_p2 = ($signed(tmp_266_1_fu_1777_p0) < $signed(cols_cast2_reg_3114)? 1'b1: 1'b0);
assign tmp_266_2_fu_1799_p0 = ImagLoc_x_0_0_cast_cast_fu_1684_p1;
assign tmp_266_2_fu_1799_p2 = ($signed(tmp_266_2_fu_1799_p0) < $signed(cols_cast2_reg_3114)? 1'b1: 1'b0);
assign tmp_267_1_fu_1919_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_3367_pp0_it1);
assign tmp_267_2_fu_1976_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_3367_pp0_it1);
assign tmp_268_1_fu_1787_p2 = ($signed(ImagLoc_x_reg_3367) < $signed(tmp_1_reg_3135)? 1'b1: 1'b0);
assign tmp_268_2_fu_1809_p2 = ($signed(ImagLoc_x_reg_3367) < $signed(tmp_1_reg_3135)? 1'b1: 1'b0);
assign tmp_26_fu_1339_p1 = newSel5_fu_1331_p3[1:0];
assign tmp_270_0_t_fu_1772_p2 = (tmp_36_fu_1769_p1 + tmp_17_reg_3175);
assign tmp_270_1_t_fu_1794_p2 = (tmp_44_fu_1791_p1 + tmp_17_reg_3175);
assign tmp_270_2_t_fu_1816_p2 = (tmp_50_fu_1813_p1 + tmp_17_reg_3175);
assign tmp_272_1_fu_1925_p1 = $signed(x_reg_3412);
assign tmp_272_2_fu_1982_p1 = $signed(x_reg_3412);
assign tmp_273_1_fu_1883_p2 = (tmp_233_cast_cast_cast_reg_3125 == x_reg_3412? 1'b1: 1'b0);
assign tmp_273_2_fu_1940_p2 = (tmp_233_cast_cast_cast_reg_3125 == x_reg_3412? 1'b1: 1'b0);
assign tmp_275_1_fu_1893_p2 = ($signed(tmp_233_cast_cast_cast_reg_3125) > $signed(x_reg_3412)? 1'b1: 1'b0);
assign tmp_275_2_fu_1950_p2 = ($signed(tmp_233_cast_cast_cast_reg_3125) > $signed(x_reg_3412)? 1'b1: 1'b0);
assign tmp_277_0_1_fu_1349_p0 = $signed(p_assign_8_reg_3249);
assign tmp_277_0_1_fu_1349_p2 = ($signed(tmp_277_0_1_fu_1349_p0) < $signed(rows_cast_reg_3101)? 1'b1: 1'b0);
assign tmp_277_0_2_fu_1436_p0 = $signed(p_assign_10_reg_3268);
assign tmp_277_0_2_fu_1436_p2 = ($signed(tmp_277_0_2_fu_1436_p0) < $signed(rows_cast_reg_3101)? 1'b1: 1'b0);
assign tmp_27_fu_1187_p3 = ImagLoc_y_1_fu_1176_p2[ap_const_lv32_C];
assign tmp_280_1_fu_2036_p1 = $signed(ap_reg_ppstg_x_reg_3412_pp0_it2);
assign tmp_280_2_fu_2104_p1 = $signed(ap_reg_ppstg_x_reg_3412_pp0_it2);
assign tmp_281_0_0_cast_cast_cast_fu_1067_p1 = $unsigned(tmp_15_fu_1060_p3);
assign tmp_282_0_0_cast_cast61_cast_fu_1272_p1 = $unsigned(tmp_25_fu_1267_p2);
assign tmp_282_0_1_cast62_cast_fu_1359_p1 = $unsigned(tmp_282_0_1_fu_1354_p2);
assign tmp_282_0_1_fu_1354_p2 = (p_assign_8_reg_3249 ^ ap_const_lv13_3);
assign tmp_282_0_2_cast63_cast_fu_1446_p1 = $unsigned(tmp_282_0_2_fu_1441_p2);
assign tmp_282_0_2_fu_1441_p2 = (p_assign_10_reg_3268 ^ ap_const_lv13_3);
assign tmp_289_0_t_fu_1857_p2 = (tmp_37_fu_1854_p1 + tmp_17_reg_3175);
assign tmp_289_1_t_fu_1914_p2 = (tmp_45_fu_1911_p1 + tmp_17_reg_3175);
assign tmp_289_2_t_fu_1971_p2 = (tmp_51_fu_1968_p1 + tmp_17_reg_3175);
assign tmp_28_fu_1426_p1 = newSel1_fu_1418_p3[1:0];
assign tmp_294_0_t_fu_1849_p2 = (tmp_41_fu_1846_p1 + tmp_17_reg_3175);
assign tmp_294_1_t_fu_1906_p2 = (tmp_47_fu_1903_p1 + tmp_17_reg_3175);
assign tmp_294_2_t_fu_1963_p2 = (tmp_53_fu_1960_p1 + tmp_17_reg_3175);
assign tmp_29_fu_1220_p3 = ImagLoc_y_2_fu_1209_p2[ap_const_lv32_C];
assign tmp_2_fu_1095_p2 = (tmp7_cast_fu_1085_p1 < heightloop_cast63_cast_reg_3083? 1'b1: 1'b0);
assign tmp_304_1_fu_2716_p2 = ($signed(sum_V_9_reg_3831) > $signed(11'b00000000000)? 1'b1: 1'b0);
assign tmp_304_2_fu_2742_p2 = ($signed(sum_V_14_reg_3846) > $signed(11'b00000000000)? 1'b1: 1'b0);
assign tmp_30_fu_1826_p2 = (tmp_233_cast_cast_cast_reg_3125 == x_reg_3412? 1'b1: 1'b0);
assign tmp_312_0_0_0_cast_cast_fu_2277_p1 = $unsigned(src_kernel_win_0_val_2_1_fu_254);
assign tmp_312_0_2_0_cast_cast_fu_2515_p1 = $unsigned(src_kernel_win_0_val_0_1_load_reg_3786);
assign tmp_312_1_0_0_cast_cast_fu_2348_p1 = $unsigned(src_kernel_win_1_val_2_1_fu_290);
assign tmp_312_1_2_0_cast_cast_fu_2581_p1 = $unsigned(src_kernel_win_1_val_0_1_load_reg_3796);
assign tmp_312_2_0_0_cast_cast_fu_2414_p1 = $unsigned(src_kernel_win_2_val_2_1_fu_306);
assign tmp_312_2_2_0_cast_cast_fu_2647_p1 = $unsigned(src_kernel_win_2_val_0_1_load_reg_3806);
assign tmp_31_fu_1836_p2 = ($signed(tmp_233_cast_cast_cast_reg_3125) > $signed(x_reg_3412)? 1'b1: 1'b0);
assign tmp_32_fu_2001_p1 = $signed(ap_reg_ppstg_x_reg_3412_pp0_it2);
assign tmp_33_fu_1517_p2 = ($signed(ImagLoc_y_reg_3201) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_34_fu_1513_p1 = newSel6_fu_1505_p3[1:0];
assign tmp_35_fu_1628_p3 = ImagLoc_x_fu_1611_p2[ap_const_lv32_C];
assign tmp_36_fu_1769_p1 = ImagLoc_x_reg_3367[1:0];
assign tmp_37_fu_1854_p1 = x_reg_3412[1:0];
assign tmp_38_fu_2295_p3 = {{src_kernel_win_0_val_1_1_fu_242}, {ap_const_lv1_0}};
assign tmp_39_fu_2690_p2 = ($signed(sum_V_4_reg_3816) > $signed(11'b00000000000)? 1'b1: 1'b0);
assign tmp_3_fu_1584_p2 = (tmp_238_cast1_fu_1580_p1 < widthloop_reg_3095? 1'b1: 1'b0);
assign tmp_40_fu_2366_p3 = {{src_kernel_win_1_val_1_1_fu_282}, {ap_const_lv1_0}};
assign tmp_41_fu_1846_p1 = x_reg_3412[1:0];
assign tmp_42_fu_2554_p1 = sum_V_4_fu_2538_p2[7:0];
assign tmp_43_fu_2432_p3 = {{src_kernel_win_2_val_1_1_fu_318}, {ap_const_lv1_0}};
assign tmp_44_fu_1791_p1 = ImagLoc_x_reg_3367[1:0];
assign tmp_45_fu_1911_p1 = x_reg_3412[1:0];
assign tmp_47_fu_1903_p1 = x_reg_3412[1:0];
assign tmp_49_fu_2620_p1 = sum_V_9_fu_2604_p2[7:0];
assign tmp_50_fu_1813_p1 = ImagLoc_x_reg_3367[1:0];
assign tmp_51_fu_1968_p1 = x_reg_3412[1:0];
assign tmp_53_fu_1960_p1 = x_reg_3412[1:0];
assign tmp_54_fu_2686_p1 = sum_V_14_fu_2670_p2[7:0];
assign tmp_6_fu_1617_p2 = (ImagLoc_x_fu_1611_p2 < cols_cast1_reg_3090? 1'b1: 1'b0);
assign tmp_7_fu_1039_p2 = (cols == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_8_fu_1693_p0 = $signed(p_assign_2_reg_3393);
assign tmp_8_fu_1693_p2 = ($signed(tmp_8_fu_1693_p0) < $signed(cols_cast2_reg_3114)? 1'b1: 1'b0);
assign tmp_9_fu_1044_p3 = {{cols}, {ap_const_lv1_0}};
assign tmp_fu_1030_p1 = cols[1:0];
assign tmp_s_fu_1020_p2 = (cols_cast1_fu_999_p1 + ap_const_lv13_1FFF);
assign tr1_fu_1121_p4 = {{ImagLoc_y_fu_1111_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr_fu_1595_p4 = {{t_V_2_reg_720[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult1_fu_1654_p2 = (tmp_238_cast1_fu_1580_p1 < widthloop_reg_3095? 1'b1: 1'b0);
assign ult_fu_1106_p2 = (tmp7_cast_fu_1085_p1 < heightloop_cast63_cast_reg_3083? 1'b1: 1'b0);
assign widthloop_fu_1002_p2 = (cols_cast1_fu_999_p1 + ap_const_lv13_2);
assign x_fu_1747_p1 = $signed(p_assign_2_reg_3393);
assign x_fu_1747_p3 = ((sel_tmp9_fu_1741_p2)? x_fu_1747_p1: sel_tmp5_fu_1723_p3);
always @ (posedge ap_clk)
begin
    rows_cast1_reg_3076[12] <= 1'b0;
    heightloop_cast63_cast_reg_3083[13] <= 1'b0;
    cols_cast1_reg_3090[12] <= 1'b0;
    rows_cast_reg_3101[13:12] <= 2'b00;
    cols_cast2_reg_3114[13:12] <= 2'b00;
    tmp_247_0_cast_cast_reg_3148[0] <= 1'b0;
    tmp_247_0_cast_cast_reg_3148[14:13] <= 2'b00;
    tmp_281_0_0_cast_cast_cast_reg_3163[0] <= 1'b0;
    tmp_281_0_0_cast_cast_cast_reg_3163[13] <= 1'b0;
end



endmodule //filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s

