Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Mon Mar 24 12:54:38 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file Throughput_top_timing_summary_routed.rpt -pb Throughput_top_timing_summary_routed.pb
| Design       : Throughput_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 8710 register/latch pins with no clock driven by: CLK_BUFG_inst/O and possible clock pin by: CLK 
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 26093 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 2 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 18 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.073        0.000                      0                   32        0.263        0.000                      0                   32        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
inst_top/inst_DMC/clk_in1  {0.000 5.000}      10.000          100.000         
  CLKFBOUT                 {0.000 25.000}     50.000          20.000          
  CLKOUT0                  {0.000 5.536}      11.072          90.316          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst_top/inst_DMC/clk_in1                                                                                                                                                    3.000        0.000                       0                     3  
  CLKFBOUT                                                                                                                                                                  47.845        0.000                       0                     3  
  CLKOUT0                        5.073        0.000                      0                   32        0.263        0.000                      0                   32        5.036        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst_top/inst_DMC/clk_in1
  To Clock:  inst_top/inst_DMC/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_top/inst_DMC/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { inst_top/inst_DMC/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 25 }
Period:             50.000
Sources:            { inst_top/inst_DMC/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y1    inst_top/inst_DMC/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X0Y0  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack        5.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 inst_top/Inst_PWM/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            inst_top/Inst_PWM/sampleEna44KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (CLKOUT0 rise@11.072ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 1.446ns (25.333%)  route 4.262ns (74.667%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 12.571 - 11.072 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_BUFG_inst/O
                         net (fo=8711, routed)        1.809     1.809    inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=32, routed)          1.706     1.708    inst_top/Inst_PWM/CLK
    SLICE_X88Y119                                                     r  inst_top/Inst_PWM/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDPE (Prop_fdpe_C_Q)         0.518     2.226 r  inst_top/Inst_PWM/cnt_reg[0]/Q
                         net (fo=10, routed)          0.759     2.985    inst_top/Inst_PWM/n_0_cnt_reg[0]
    SLICE_X88Y116        LUT3 (Prop_lut3_I1_O)        0.153     3.138 r  inst_top/Inst_PWM/cnt[7]_i_2/O
                         net (fo=4, routed)           0.439     3.576    inst_top/Inst_PWM/n_0_cnt[7]_i_2
    SLICE_X88Y117        LUT5 (Prop_lut5_I0_O)        0.323     3.899 f  inst_top/Inst_PWM/samplevalue[10]_i_2/O
                         net (fo=3, routed)           0.619     4.519    inst_top/Inst_PWM/n_0_samplevalue[10]_i_2
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.328     4.847 r  inst_top/Inst_PWM/samplevalue[10]_i_1/O
                         net (fo=12, routed)          2.445     7.292    inst_top/Inst_PWM/n_0_samplevalue[10]_i_1
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.124     7.416 r  inst_top/Inst_PWM/sampleEna44KHz_i_1/O
                         net (fo=1, routed)           0.000     7.416    inst_top/Inst_PWM/n_0_sampleEna44KHz_i_1
    SLICE_X43Y115        FDRE                                         r  inst_top/Inst_PWM/sampleEna44KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   11.072    11.072 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.072 r  CLK_BUFG_inst/O
                         net (fo=8711, routed)        1.683    12.755    inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.061 r  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.984    inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.075 r  inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=32, routed)          1.496    12.571    inst_top/Inst_PWM/CLK
    SLICE_X43Y115                                                     r  inst_top/Inst_PWM/sampleEna44KHz_reg/C
                         clock pessimism              0.006    12.577    
                         clock uncertainty           -0.117    12.460    
    SLICE_X43Y115        FDRE (Setup_fdre_C_D)        0.029    12.489    inst_top/Inst_PWM/sampleEna44KHz_reg
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            inst_top/Inst_PWM/sampleEna44KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_BUFG_inst/O
                         net (fo=8711, routed)        0.624     0.624    inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.562    inst_top/Inst_PWM/CLK
    SLICE_X43Y115                                                     r  inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=30, routed)          0.168     0.871    inst_top/Inst_PWM/buff_read
    SLICE_X43Y115        LUT3 (Prop_lut3_I1_O)        0.045     0.916 r  inst_top/Inst_PWM/sampleEna44KHz_i_1/O
                         net (fo=1, routed)           0.000     0.916    inst_top/Inst_PWM/n_0_sampleEna44KHz_i_1
    SLICE_X43Y115        FDRE                                         r  inst_top/Inst_PWM/sampleEna44KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_BUFG_inst/O
                         net (fo=8711, routed)        0.898     0.898    inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=32, routed)          0.827     0.829    inst_top/Inst_PWM/CLK
    SLICE_X43Y115                                                     r  inst_top/Inst_PWM/sampleEna44KHz_reg/C
                         clock pessimism             -0.268     0.562    
    SLICE_X43Y115        FDRE (Hold_fdre_C_D)         0.091     0.653    inst_top/Inst_PWM/sampleEna44KHz_reg
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 5.53613 }
Period:             11.072
Sources:            { inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     11.072  8.917    BUFGCTRL_X0Y0    inst_top/inst_DMC/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   11.072  202.288  MMCME2_ADV_X0Y0  inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X88Y116    inst_top/Inst_PWM/PWMout_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500     5.536   5.036    SLICE_X88Y119    inst_top/Inst_PWM/cnt_reg[0]/C



