vendor_name = ModelSim
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Simulation/Simulation_Pll.v
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/RTL/pll.v
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/IP_Core/PLL/PLL.qip
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/IP_Core/PLL/PLL.v
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/db/PLL.cbx.xml
source_file = 1, d:/applications/quartusii_v13.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/applications/quartusii_v13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/applications/quartusii_v13.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/applications/quartusii_v13.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/applications/quartusii_v13.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/applications/quartusii_v13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/db/pll_altpll.v
design_name = pll
instance = comp, \clock_multiple_2~output , clock_multiple_2~output, pll, 1
instance = comp, \clock_division_2~output , clock_division_2~output, pll, 1
instance = comp, \clock_phase_90~output , clock_phase_90~output, pll, 1
instance = comp, \clock_duty_cycle_20~output , clock_duty_cycle_20~output, pll, 1
instance = comp, \locked~output , locked~output, pll, 1
instance = comp, \system_clock~input , system_clock~input, pll, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|pll1 , PLL_inst|altpll_component|auto_generated|pll1, pll, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock_multiple_2 , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock_multiple_2, pll, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, pll, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, pll, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, pll, 1
