power_stage_debug.ato/PowerStageDebug/power_stage/ref/c_bypass: C1
power_stage_debug.ato/PowerStageDebug/power_stage/ref/filter/r: R1
power_stage_debug.ato/PowerStageDebug/power_stage/ref/filter/c: C2
power_stage_debug.ato/PowerStageDebug/power_stage/ref/half_ref/r_top: R2
power_stage_debug.ato/PowerStageDebug/power_stage/ref/half_ref/r_bt: R3
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_a/shunt: R4
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_a/amp: U1
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_a/c_bypass: C3
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_a/r_in_p: R5
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_a/r_in_n: R6
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_a/c_diff: C4
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_b/shunt: R7
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_b/amp: U2
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_b/c_bypass: C5
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_b/r_in_p: R8
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_b/r_in_n: R9
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_b/c_diff: C6
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_c/shunt: R10
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_c/amp: U3
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_c/c_bypass: C7
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_c/r_in_p: R11
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_c/r_in_n: R12
power_stage_debug.ato/PowerStageDebug/power_stage/current_sense_c/c_diff: C8
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_a/vdiv/r_top: R13
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_a/vdiv/r_bt: R14
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_a/c_filter: C9
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_b/vdiv/r_top: R15
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_b/vdiv/r_bt: R16
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_b/c_filter: C10
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_c/vdiv/r_top: R17
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_c/vdiv/r_bt: R18
power_stage_debug.ato/PowerStageDebug/power_stage/voltage_sense_c/c_filter: C11
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/gate_driver: U27
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/hs_fet: Q1
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/ls_fet: Q2
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/c_boot: C12
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/hs_gate_ilim_r: R19
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/ls_gate_ilim_r: R20
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/hs_gate_bleed_r: R21
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/ls_gate_bleed_r: R22
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/gate_driver: U28
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/hs_fet: Q3
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/ls_fet: Q4
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/c_boot: C13
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/hs_gate_ilim_r: R23
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/ls_gate_ilim_r: R24
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/hs_gate_bleed_r: R25
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/ls_gate_bleed_r: R26
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/gate_driver: U29
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/hs_fet: Q5
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/ls_fet: Q6
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/c_boot: C14
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/hs_gate_ilim_r: R27
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/ls_gate_ilim_r: R28
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/hs_gate_bleed_r: R29
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/ls_gate_bleed_r: R30
power_stage_debug.ato/PowerStageDebug/v_pwr_pad: U4
power_stage_debug.ato/PowerStageDebug/vcc_10v_pad: U5
power_stage_debug.ato/PowerStageDebug/vcc_3v3_pad: U6
power_stage_debug.ato/PowerStageDebug/gnd_pad0: U7
power_stage_debug.ato/PowerStageDebug/gnd_pad1: U8
power_stage_debug.ato/PowerStageDebug/gnd_pad2: U9
power_stage_debug.ato/PowerStageDebug/high_in_a_pad: U10
power_stage_debug.ato/PowerStageDebug/low_in_a_pad: U11
power_stage_debug.ato/PowerStageDebug/high_in_b_pad: U12
power_stage_debug.ato/PowerStageDebug/low_in_b_pad: U13
power_stage_debug.ato/PowerStageDebug/high_in_c_pad: U14
power_stage_debug.ato/PowerStageDebug/low_in_c_pad: U15
power_stage_debug.ato/PowerStageDebug/out_a_pad: U16
power_stage_debug.ato/PowerStageDebug/out_b_pad: U17
power_stage_debug.ato/PowerStageDebug/out_c_pad: U18
power_stage_debug.ato/PowerStageDebug/v_ref_pad: U19
power_stage_debug.ato/PowerStageDebug/half_v_ref_pad: U20
power_stage_debug.ato/PowerStageDebug/v_fb_a_pad: U21
power_stage_debug.ato/PowerStageDebug/v_fb_b_pad: U22
power_stage_debug.ato/PowerStageDebug/v_fb_c_pad: U23
power_stage_debug.ato/PowerStageDebug/i_fb_a_pad: U24
power_stage_debug.ato/PowerStageDebug/i_fb_b_pad: U25
power_stage_debug.ato/PowerStageDebug/i_fb_c_pad: U26
power_stage_debug.ato/PowerStageDebug/power_stage/ref/buffer: U30
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_c/input_bypass: C15
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_a/input_bypass: C16
power_stage_debug.ato/PowerStageDebug/power_stage/half_bridge_b/input_bypass: C17
power_stage_debug.ato/PowerStageDebug/power_stage/c_in_1: C18
power_stage_debug.ato/PowerStageDebug/power_stage/c_in_2: C19
power_stage_debug.ato/PowerStageDebug/power_stage/c_in_3: C20
