#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 13 09:45:13 2020
# Process ID: 15048
# Current directory: C:/Users/Student/Desktop/Project_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9920 C:\Users\Student\Desktop\Project_Demo\Project_Demo.xpr
# Log file: C:/Users/Student/Desktop/Project_Demo/vivado.log
# Journal file: C:/Users/Student/Desktop/Project_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Student/Desktop/Project_Demo/Project_Demo.xpr
INFO: [Project 1-313] Project file moved from 'E:/OneDrive - Habib University/Desktop/Project_Demo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.176 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-06:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1070.953 ; gain = 7.781
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2A4DA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2377.785 ; gain = 1306.832
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Dec 13 10:05:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 10:05:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 10:09:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Dec 13 10:23:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Dec 13 10:23:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 10:23:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 10:26:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Dec 13 11:06:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 11:06:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 11:10:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 11:21:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 11:21:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2A4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2A4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 13:11:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 13:11:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 14:18:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 14:18:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Dec 13 14:35:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 14:38:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 14:38:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Dec 13 14:49:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Dec 13 14:49:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 14:49:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 14:53:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 14:53:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 14:53:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 14:53:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Dec 13 15:01:23 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Dec 13 15:01:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 15:01:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Dec 13 15:03:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 15:05:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 15:16:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 15:16:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 15:31:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 15:31:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 15:37:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 15:37:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 15:48:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 15:48:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]'
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Dec 13 15:58:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 16:01:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 16:01:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_controller
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2797.852 ; gain = 248.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:1020]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:49]
	Parameter div_value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:49]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/keyboard_input.v:43]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/keyboard_input.v:21]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/keyboard_input.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/keyboard_input.v:80]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (3#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/keyboard_input.v:43]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:75]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (4#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:75]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:101]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (5#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:101]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:122]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (6#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:122]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:859]
	Parameter start bound to: 0 - type: integer 
	Parameter game bound to: 1 - type: integer 
	Parameter p1 bound to: 2 - type: integer 
	Parameter p2 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'startscreen' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:150]
INFO: [Synth 8-6155] done synthesizing module 'startscreen' (7#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:150]
INFO: [Synth 8-6157] synthesizing module 'p1screen' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:195]
INFO: [Synth 8-6155] done synthesizing module 'p1screen' (8#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:195]
INFO: [Synth 8-6157] synthesizing module 'p2screen' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:241]
INFO: [Synth 8-6155] done synthesizing module 'p2screen' (9#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:241]
INFO: [Synth 8-6157] synthesizing module 'maze' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:367]
INFO: [Synth 8-6155] done synthesizing module 'maze' (10#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:367]
INFO: [Synth 8-6157] synthesizing module 'crown' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:288]
INFO: [Synth 8-6155] done synthesizing module 'crown' (11#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:288]
INFO: [Synth 8-6157] synthesizing module 'tank1' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:520]
INFO: [Synth 8-6157] synthesizing module 'Fire1' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:412]
WARNING: [Synth 8-6090] variable 'y_pos' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:447]
WARNING: [Synth 8-6090] variable 'y_pos' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:450]
WARNING: [Synth 8-6090] variable 'x_pos' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:453]
WARNING: [Synth 8-6090] variable 'x_pos' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:456]
INFO: [Synth 8-6155] done synthesizing module 'Fire1' (12#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:412]
INFO: [Synth 8-6155] done synthesizing module 'tank1' (13#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:520]
INFO: [Synth 8-6157] synthesizing module 'tank2' [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:693]
INFO: [Synth 8-6155] done synthesizing module 'tank2' (14#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:693]
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen' (15#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:859]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (16#1) [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/sources_1/new/vga_controller.v:1020]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2852.480 ; gain = 303.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2870.414 ; gain = 321.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2870.414 ; gain = 321.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2870.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Student/Desktop/Project_Demo/Project_Demo.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2976.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2976.457 ; gain = 427.473
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 2976.457 ; gain = 594.355
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 19:20:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Dec 13 19:20:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 19:23:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Dec 13 19:25:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/synth_1/runme.log
[Sun Dec 13 19:25:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 13 19:27:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Student/Desktop/Project_Demo/Project_Demo.runs/impl_1/vga_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 19:30:10 2020...
