# RISC-V CPU System

..... is a 32 bits microcontroller class device that implements a CPU core based on the [RISC-V 32I Instruction Set](http://riscv.org/) 

Table of Contents
-----------------



Processor Details
-----------------
- 32-bit microcontroller class device: M mode only no memory protection.

- Single-issue in-order 5-stage pipeline, with full forwarding and hazard detection.

- RISC-V RV32I ISA v2.2, and priviledge mode v1.10.

- Exception/Interrupt handling.

- Two memory ports: [Wishbone B4](https://www.ohwr.org/attachments/179/wbspec_b4.pdf) interface.



Software Details
----------------



Directory Layout
----------------