CAPI=1
[main]
name = wallento:svchannels:wishbone

[fileset verilog]
files =
 rtl/verilog/wb_channel.sv
file_type = systemVerilogSource
usage = sim synth