
<html><head><title>Glossary</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-09-18" />
<meta name="CreateTime" content="1568827718" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the analog and mixed-signal aspects of the Cadence Verilog-AMS language. With Verilog-AMS, you can create and use modules that describe the high-level behavior and structure of analog, digital, and mixed-signal components and systems." />
<meta name="DocTitle" content="Cadence Verilog-AMS Language Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Glossary" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.1" />
<meta name="Keyword" content="verilogamsref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-18" />
<meta name="ModifiedTime" content="1568827718" />
<meta name="NextFile" content="verilogamsrefIX.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="appG.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence Verilog-AMS Language Reference -- Glossary" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="verilogamsref1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verilogamsrefTOC.html">Contents</a></li><li><a class="prev" href="appG.html" title="Updating Verilog-A Modules">Updating Verilog-A Modules</a></li><li style="float: right;"><a class="viewPrint" href="verilogamsref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="verilogamsrefIX.html" title="Index">Index</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence Verilog-AMS Language Reference<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>
<a id="pgfId-1031803"></a><hr />
Glossary<hr />
</h1>
<h4>
<a id="pgfId-1031804"></a><a id="marker-1046946"></a>A</h4>
<p><strong>
<a id="pgfId-1053481"></a><a id="84339"></a>ADC</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053491"></a>Abbreviation for Analog-to-Digital Converter.</p>
<p class="webflare-indent1">
<a id="pgfId-1053510"></a>A circuit that converts analog signals to discrete states or levels. The output numbers are usually power of two sent to a digital bus.</p>

<p><strong>
<a id="pgfId-1053536"></a><a id="69207"></a>AF</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053543"></a>A wave that can be heard by humans; frequency is in the range of 20-20,000 hertz.</p>

<p><strong>
<a id="pgfId-1051781"></a>analog context<a id="56602"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051782"></a>The context of statements that appear in the body of an <code>analog</code> block in a mixed-signal (analog-digital) model such as Verilog-AMS. Anything evaluated by the analog simulator, such as an analog simultaneous statement, in the VHDL-AMS model.</p>

<p><strong>
<a id="pgfId-1032246"></a>analog HDL</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031806"></a>An analog hardware description language for describing analog circuits and functions.</p>

<p><strong>
<a id="pgfId-1051787"></a><a id="marker-1046948"></a>analog port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051788"></a>A port whose connections are both analog.</p>

<p><strong>
<a id="pgfId-1051789"></a>analog signal</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051790"></a>A hierarchical collection of interconnected nets, where all the nets are of a continuous discipline.</p>

<h4>
<a id="pgfId-1031808"></a><a id="B"></a>B</h4>
<p><strong>
<a id="pgfId-1031810"></a><a id="marker-1031809"></a>behavioral description</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031811"></a>The mathematical mapping of inputs to outputs for a module, including intermediate variables and control flow.</p>

<p><strong>
<a id="pgfId-1031813"></a><a id="marker-1031812"></a>behavioral model</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031814"></a>A version of a module with a unique set of parameters designed to model a specific component.</p>

<p><strong>
<a id="pgfId-1031816"></a><a id="marker-1031815"></a>block</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031817"></a>A level within the behavioral description of a module, delimited by <code>begin</code> and <code>end</code>.</p>

<p><strong>
<a id="pgfId-1031819"></a><a id="marker-1031818"></a>branch</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031820"></a>A path between two nodes. Each branch has two associated quantities, a potential and a flow, with a reference direction for each.</p>

<h4>
<a id="pgfId-1031822"></a><a id="C"></a>C</h4>
<p><strong>
<a id="pgfId-1053571"></a><a id="66594"></a>CDF</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053589"></a>Abbreviation for Component Description Formats.</p>
<p class="webflare-indent1">
<a id="pgfId-1053590"></a>Properties attached to a library element or cell view. Cadence&#174; Virtuoso&#174; Analog Design Environment netlister uses CDF properties to dump the element instantiation in the simulation netlist.</p>

<p><strong>
<a id="pgfId-1031824"></a><a id="marker-1031823"></a>component</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031825"></a>The fundamental unit within a system. A component encapsulates behavior and structure. Modules and models can represent a single component, or a component with many subcomponents.</p>

<p><strong>
<a id="pgfId-1051795"></a>connect module</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051796"></a>A module automatically or manually inserted by using the <code>connect</code> statement, which contains the code required to translate and propagate signals between the analog and digital nets comprising a signal.</p>

<p><strong>
<a id="pgfId-1031827"></a><a id="marker-1031826"></a>constitutive relationships</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031828"></a>The expressions and statements that relate the outputs, inputs, and parameters of a module. These relationships constitute a behavioral description.</p>

<p><strong>
<a id="pgfId-1032707"></a>continuous context<a id="70145"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053671"></a>Same as analog context&#8212;the context of statements that appear in the body of an <code>analog</code> block in a mixed-signal (analog-digital) model such as Verilog-AMS. Anything evaluated by the analog simulator, such as an analog simultaneous statement, in the VHDL-AMS model.</p>

<p><strong>
<a id="pgfId-1053674"></a>continuous net</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053675"></a>A net of a continuous discipline.</p>

<p><strong>
<a id="pgfId-1051816"></a>continuous variable</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051817"></a>A variable whose value is calculated in the continuous domain.</p>

<p><strong>
<a id="pgfId-1032063"></a><a id="marker-1031829"></a>control flow</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031831"></a>The conditional and iterative statements that control the behavior of a module. These statements evaluate variables (counters, flags, and tokens) to control the operation of different sections of a behavioral description.</p>

<p><strong>
<a id="pgfId-1031834"></a><a id="marker-1031832"></a>child <a id="marker-1031833"></a>module</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031835"></a>A module instantiated inside the behavioral description of another, &#8220;parent&#8221; module.</p>

<h4>
<a id="pgfId-1031837"></a><a id="marker-1046952"></a><a id="D"></a>D</h4>
<p><strong>
<a id="pgfId-1053148"></a><a id="22174"></a>DAC</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053166"></a>Abbreviation for digital-to-analog converter.</p>
<p class="webflare-indent1">
<a id="pgfId-1053167"></a>A device that accepts a digital input and produces an analog output. For example, an 8-bit DAC would convert an input of 8 binary signals into a single analog (real) value.</p>

<p><strong>
<a id="pgfId-1053422"></a>DFII</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053429"></a>The former Cadence Design Framework II, which has now become Virtuoso Design Environment in IC 6.1.</p>

<p><strong>
<a id="pgfId-1053731"></a><a id="35558"></a>DNL</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053750"></a>Abbreviation for Differential Nonlinearity.</p>
<p class="webflare-indent1">
<a id="pgfId-1053751"></a>Classical static measurement for the ADC circuit that shows the difference between the ideal and measured ADC step width in least significant bit (LSB) units. The ADC DNL goal is to stay within Â± 0.5 LSB.</p>

<p><strong>
<a id="pgfId-1031839"></a><a id="marker-1031838"></a>declaration</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031840"></a>A definition of the properties of a variable, node, port, parameter, or net.</p>

<p><strong>
<a id="pgfId-1051822"></a>digital context</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051823"></a>The context of statements that appear in a location other than an <code>analog</code> block.</p>

<p><strong>
<a id="pgfId-1051824"></a>digital island</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051825"></a>The set of drivers and receivers interconnected by a digital net or a contiguous collection of digital nets.</p>

<p><strong>
<a id="pgfId-1051826"></a>digital port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051827"></a>A port whose connections are both digital.</p>

<p><strong>
<a id="pgfId-1051828"></a>digital signal</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051829"></a>A hierarchical collection of interconnected nets where all the nets are of a discrete discipline.</p>

<p><strong>
<a id="pgfId-1031842"></a><a id="marker-1031841"></a>discipline</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031843"></a>A user-defined binding of potential and flow natures and other attributes to a net. Disciplines are used to declare analog nets and can also be used as part of the declaration of digital nets.</p>

<p><strong>
<a id="pgfId-1051834"></a>discipline resolution</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051835"></a>The process of assigning a domain and discipline to nets whose domain and discipline are otherwise unknown (or whose discipline is <code>wire</code>.)</p>

<p><strong>
<a id="pgfId-1053698"></a>discrete context<a id="57170"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053699"></a>The context of statements that appear in a location other than an <code>analog</code> block, for example <code>initial</code> and <code>always</code> blocks, in mixed-signal (analog-digital) models such as Verilog-AMS. Anything evaluated by the digital simulator such as process blocks and signal assignment statements, in the VHDL-AMS model.</p>

<p><strong>
<a id="pgfId-1053700"></a>discrete net</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051839"></a>A net of a discrete discipline.</p>

<p><strong>
<a id="pgfId-1051840"></a>discrete variable</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051841"></a>A variable whose value is calculated in the discrete domain.</p>

<p><strong>
<a id="pgfId-1051842"></a>driver-receiver segregation<a id="marker-1051870"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051843"></a>The conceptual severing of the connections between drivers and receivers that occurs in mixed nets. When driver-receiver segregation occurs, digital signals propagate only through connect modules inserted between the drivers and receivers.</p>

<p><strong>
<a id="pgfId-1031846"></a><a id="marker-1031844"></a>dynamic <a id="marker-1031845"></a>expression</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031847"></a>An expression whose value is derived from the evaluation of a derivative (the <code>ddt</code><em>
 
function). Dynamic expressions define time-dependent module behavior. Some functions cannot operate on dynamic expressions.</em></p>

<h4>
<a id="pgfId-1031849"></a><a id="marker-1046954"></a><a id="E"></a>E</h4>
<p><strong>
<a id="pgfId-1031851"></a><a id="marker-1031850"></a>element</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031852"></a>The fundamental unit within a system, which encapsulates behavior and structure (also known as a <em>component</em>).</p>

<h4>
<a id="pgfId-1031854"></a><a id="marker-1046956"></a><a id="F"></a>F</h4>
<p><strong>
<a id="pgfId-1031856"></a><a id="marker-1031855"></a>flow</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031857"></a>One of the two fundamental quantities used to simulate the behavior of a system. In electrical systems, flow is current.</p>

<h4>
<a id="pgfId-1031859"></a><a id="marker-1046958"></a><a id="G"></a>G</h4>
<p><strong>
<a id="pgfId-1031862"></a><a id="marker-1031860"></a>global <a id="marker-1031861"></a>declarations</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031863"></a>Declarations of variables and parameters at the beginning of a behavioral description.</p>

<p><strong>
<a id="pgfId-1032211"></a>ground</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031865"></a>The reference node, which has a potential of zero.</p>

<p><strong>
<a id="pgfId-1031867"></a><a id="marker-1031866"></a>instance</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031868"></a>A named occurrence of a component created from a module definition. One module definition can occur in multiple instances. </p>

<p><strong>
<a id="pgfId-1031870"></a><a id="marker-1031869"></a>instantiation</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031871"></a>The process of creating an instance from a module definition or simulator primitive, and defining the connectivity and parameters of that instance. (Placing an instance in a circuit or system.)</p>

<h4>
<a id="pgfId-1032474"></a><a id="marker-1046960"></a>H</h4>
<p><strong>
<a id="pgfId-1032475"></a>hierarchical system</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032476"></a>A system in which the components are also systems.</p>

<h4>
<a id="pgfId-1031873"></a><a id="K"></a>K</h4>
<p><strong>
<a id="pgfId-1031876"></a><a id="marker-1031874"></a>Kirchhoff&#8217;s <a id="marker-1031875"></a>Laws</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031877"></a>Physical laws that define the interconnection relationships of nodes, branches, potentials, and flows. Kirchhoff&#8217;s Laws specify a conservation of flow in and out of a node and a conservation of potential around a loop of branches.</p>

<h4>
<a id="pgfId-1031879"></a><a id="marker-1046964"></a><a id="L"></a>L</h4>
<p><strong>
<a id="pgfId-1053219"></a><a id="49827"></a>LPF</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053237"></a>Abbreviation for low-pass filter.</p>
<p class="webflare-indent1">
<a id="pgfId-1053238"></a>An electronic filter that passes low-frequency signals but attenuates (reduces the amplitude of) signals with frequencies higher than the cutoff frequency.</p>

<p><strong>
<a id="pgfId-1031881"></a><a id="marker-1031880"></a>level</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032128"></a>One block within a behavioral description, delimited by a pair of matching keywords such as <code>begin</code>-<code>end</code>, <code>discipline</code>-<code>enddiscipline</code>.</p>

<p><strong>
<a id="pgfId-1032477"></a>leaf component</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032479"></a>A component that has no subcomponents.</p>

<h4>
<a id="pgfId-1032425"></a><a id="marker-1046966"></a><a id="M"></a>M</h4>
<p><strong>
<a id="pgfId-1051848"></a>mixed port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051849"></a>A port with one analog connection and one digital connection.</p>

<p><strong>
<a id="pgfId-1051850"></a>mixed signal</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051851"></a>A hierarchical collection of interconnected nets that includes nets associated with both continuous and discrete disciplines.</p>

<p><strong>
<a id="pgfId-1032143"></a><a id="marker-1032138"></a>module</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032140"></a>A definition of the interfaces and behavior of a component.</p>

<h4>
<a id="pgfId-1031889"></a><a id="marker-1046968"></a><a id="N"></a>N</h4>
<p><strong>
<a id="pgfId-1031891"></a><a id="marker-1031890"></a>nature</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031892"></a>A named collection of attributes consisting of units, tolerances, and access function names.</p>

<p><strong>
<a id="pgfId-1031894"></a><a id="marker-1031893"></a>NR method</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031896"></a><a id="marker-1031895"></a>Newton-Raphson method. A generalized method for solving systems of nonlinear algebraic equations by breaking them into a series of many small linear operations ideally suited for computer processing.</p>

<p><strong>
<a id="pgfId-1051856"></a>net</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1051857"></a>An expression, which can include registers and variables, and nets of both continuous and discrete disciplines.</p>

<p><strong>
<a id="pgfId-1031898"></a><a id="marker-1031897"></a>node</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031899"></a>A connection point of two or more branches in a graph. In an electrical system, and equipotential surface can be modeled as a node.</p>

<p><strong>
<a id="pgfId-1031903"></a>nondynamic expression</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031904"></a>An expression whose derivative with respect to time is zero for every point in time. </p>

<h4>
<a id="pgfId-1031906"></a><a id="marker-1046970"></a><a id="P"></a>P</h4>
<p><strong>
<a id="pgfId-1053260"></a><a id="96875"></a>PLL</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053278"></a>Abbreviation for phase locked loop.</p>
<p class="webflare-indent1">
<a id="pgfId-1053279"></a>A control system that generates a signal that is related to the phase of an input signal.</p>

<p><strong>
<a id="pgfId-1031908"></a><a id="marker-1031907"></a>parameter</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031909"></a>A variable used to characterize the behavior of an instance of a module. Parameters are defined in the first section of a module, the module interface declarations, and can be specified each time a module is instantiated.</p>

<p><strong>
<a id="pgfId-1031911"></a><a id="marker-1031910"></a>parameter declaration</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031912"></a>The statement in a module definition that defines the instance parameters of the module.</p>

<p><strong>
<a id="pgfId-1032069"></a>port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032070"></a>The physical connection of an expression in an instantiating (parent) module with an expression in an instantiated (child) module. A port of an instantiated module has two nets, the upper connection, which is a net in the instantiating module, and the lower connection, which is a net in the instantiated module.</p>

<p><strong>
<a id="pgfId-1031917"></a><a id="marker-1031916"></a>potential</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031918"></a>One of the two fundamental quantities used to simulate the behavior of a system. In electrical systems, potential is voltage. </p>

<p><strong>
<a id="pgfId-1031920"></a><a id="marker-1031919"></a>primitive</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031921"></a>A basic component that is defined entirely in terms of behavior, without reference to any other primitives.</p>

<p><strong>
<a id="pgfId-1031923"></a><a id="marker-1031922"></a>probe</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031924"></a>A branch introduced into a circuit (or system) that does not alter the circuit&#8217;s behavior, but lets the simulator read the potential or flow at that point.</p>

<h4>
<a id="pgfId-1031926"></a><a id="marker-1046972"></a><a id="R"></a>R</h4>
<p><strong>
<a id="pgfId-1053310"></a><a id="68801"></a>RF</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053328"></a>Abbreviation for radio frequency.</p>
<p class="webflare-indent1">
<a id="pgfId-1053329"></a>This is a specific range of an oscillating signal, usually in the 3 KHz-300 GHz range.</p>

<p><strong>
<a id="pgfId-1053348"></a><a id="37173"></a>rms</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053363"></a>Abbreviation for root-mean-squared.</p>
<p class="webflare-indent1">
<a id="pgfId-1053364"></a>A way to measure the average power.</p>

<p><strong>
<a id="pgfId-1031929"></a><a id="marker-1031927"></a>reference <a id="marker-1031928"></a>direction</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031930"></a>A convention for determining whether the flow through a branch, the potential across a branch, or the flow in or out of a terminal, is positive or negative.</p>

<p><strong>
<a id="pgfId-1031933"></a><a id="marker-1031931"></a>reference <a id="marker-1031932"></a>node</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031934"></a>The global node (which has a potential of zero) against which the potentials of all single nodes are measured. In an electrical system, the reference node is ground.</p>

<p><strong>
<a id="pgfId-1031937"></a><a id="marker-1031935"></a>run-time <a id="marker-1031936"></a>binding (of sources)</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031938"></a>The conditional introduction and removal of potential and flow sources during a simulation. A potential source can replace a flow source and vice versa.</p>

<h4>
<a id="pgfId-1031940"></a><a id="marker-1046974"></a><a id="S"></a>S</h4>
<p><strong>
<a id="pgfId-1031942"></a><a id="marker-1031941"></a>scope</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031943"></a>The current nesting level of a block. </p>

<p><strong>
<a id="pgfId-1031944"></a>seed</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031945"></a>A number used to initialize a random number generator, or a string used to initialize a list of automatically generated names, such as for a list of pins.</p>

<p><strong>
<a id="pgfId-1032092"></a>signal</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032451"></a>1. A hierarchical collection of nets that, because of port connections, are contiguous.</p>
<p class="webflare-indent1">
<a id="pgfId-1032452"></a>2. A single valued function of time, such as voltage or current in a transient simulation.</p>

<p><strong>
<a id="pgfId-1032454"></a><a id="marker-1032453"></a>structural definitions</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031948"></a>Instantiating modules inside other modules through the use of module definitions and declarations to create a hierarchical structure in the module&#8217;s behavioral description.</p>

<p><strong>
<a id="pgfId-1031950"></a><a id="marker-1031949"></a>source</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1031951"></a>A branch introduced between two nodes to contribute to the potential and flow of those nodes.</p>

<p><strong>
<a id="pgfId-1032472"></a>system</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032473"></a>A collection of interconnected components that produces a response when acted upon by a stimulus.</p>

<h4>
<a id="pgfId-1031958"></a><a id="marker-1046976"></a><a id="T"></a><a id="V"></a>V</h4>
<p><strong>
<a id="pgfId-1053383"></a><a id="83156"></a>VCO</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1053401"></a>Abbreviation for Voltage Controlled Oscillator.</p>
<p class="webflare-indent1">
<a id="pgfId-1053402"></a>An oscillator whose frequency can be controlled by a voltage input.</p>

<p><strong>
<a id="pgfId-1031960"></a><a id="marker-1031959"></a>Verilog&#174;-A</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032056"></a>A language for the behavioral description of continuous-time systems that uses a syntax similar to digital Verilog.</p>

<p><strong>
<a id="pgfId-1032057"></a>Verilog-AMS</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032060"></a>A mixed-signal language for the behavioral description of continuous-time and discrete-time systems that uses a syntax similar to digital Verilog.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appG.html" id="prev" title="Updating Verilog-A Modules">Updating Verilog-A Modules</a></em></b><b><em><a href="verilogamsrefIX.html" id="nex" title="Index">Index</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>