#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 11 00:02:43 2024
# Process ID: 546169
# Current directory: /home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.runs/synth_1
# Command line: vivado -log osc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source osc.tcl
# Log file: /home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.runs/synth_1/osc.vds
# Journal file: /home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source osc.tcl -notrace
Command: synth_design -top osc -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 546339
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2290.484 ; gain = 0.000 ; free physical = 194 ; free virtual = 11120
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'osc' [/home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.srcs/sources_1/new/osc.vhd:16]
	Parameter ADC_Word_Width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'osc' (1#1) [/home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.srcs/sources_1/new/osc.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2290.484 ; gain = 0.000 ; free physical = 749 ; free virtual = 11711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2290.484 ; gain = 0.000 ; free physical = 943 ; free virtual = 11852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2290.484 ; gain = 0.000 ; free physical = 943 ; free virtual = 11852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.484 ; gain = 0.000 ; free physical = 1013 ; free virtual = 11922
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.srcs/constrs_1/new/pin_assignment.xdc]
Finished Parsing XDC File [/home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.srcs/constrs_1/new/pin_assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.srcs/constrs_1/new/pin_assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/osc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/osc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.srcs/constrs_1/new/clocks.xdc]
Finished Parsing XDC File [/home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.srcs/constrs_1/new/clocks.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.523 ; gain = 0.000 ; free physical = 998 ; free virtual = 11904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.523 ; gain = 0.000 ; free physical = 998 ; free virtual = 11904
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 978 ; free virtual = 11910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 984 ; free virtual = 11892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 1035 ; free virtual = 11912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 1035 ; free virtual = 11913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 1063 ; free virtual = 11940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 879 ; free virtual = 11857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 879 ; free virtual = 11857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 857 ; free virtual = 11841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 904 ; free virtual = 11854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 904 ; free virtual = 11854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 904 ; free virtual = 11854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 904 ; free virtual = 11854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 904 ; free virtual = 11854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 904 ; free virtual = 11854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2320.523 ; gain = 30.039 ; free physical = 904 ; free virtual = 11854
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2320.523 ; gain = 0.000 ; free physical = 962 ; free virtual = 11918
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2320.531 ; gain = 30.039 ; free physical = 962 ; free virtual = 11918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.531 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11994
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2320.531 ; gain = 0.000 ; free physical = 1003 ; free virtual = 11960
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2320.531 ; gain = 30.047 ; free physical = 1161 ; free virtual = 12129
INFO: [Common 17-1381] The checkpoint '/home/michael/Dokumente/Freizeit-Projekte/RedPitaya/Oscillscope/fpga/osc.runs/synth_1/osc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file osc_utilization_synth.rpt -pb osc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 00:03:33 2024...
