Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Dec 19 14:48:36 2018
| Host             : LAPTOP-6V6JU18H running 64-bit major release  (build 9200)
| Command          : 
| Design           : SingleScycleCPU
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.752 |
| Dynamic (W)              | 5.622 |
| Device Static (W)        | 0.130 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 58.8  |
| Junction Temperature (C) | 51.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.509 |      463 |       --- |             --- |
|   LUT as Logic           |     1.391 |      222 |     63400 |            0.35 |
|   CARRY4                 |     0.083 |       17 |     15850 |            0.11 |
|   LUT as Distributed RAM |     0.021 |       48 |     19000 |            0.25 |
|   Register               |     0.008 |       76 |    126800 |            0.06 |
|   BUFG                   |     0.007 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       15 |       --- |             --- |
| Signals                  |     2.298 |      481 |       --- |             --- |
| Block RAM                |     0.250 |        2 |       135 |            1.48 |
| I/O                      |     1.565 |       34 |       210 |           16.19 |
| Static Power             |     0.130 |          |           |                 |
| Total                    |     5.752 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.147 |       4.105 |      0.042 |
| Vccaux    |       1.800 |     0.076 |       0.055 |      0.021 |
| Vcco33    |       3.300 |     0.428 |       0.424 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.021 |       0.020 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| SingleScycleCPU                         |     5.622 |
|   InsMem                                |     3.120 |
|     rom                                 |     1.275 |
|       U0                                |     1.275 |
|         inst_blk_mem_gen                |     1.275 |
|           gnativebmg.native_blk_mem_gen |     1.275 |
|             valid.cstr                  |     1.275 |
|               ramloop[0].ram.r          |     1.275 |
|                 prim_init.ram           |     1.275 |
|   alu                                   |     0.138 |
|   datamemeory                           |     0.137 |
|     ram                                 |     0.137 |
|       U0                                |     0.137 |
|         inst_blk_mem_gen                |     0.137 |
|           gnativebmg.native_blk_mem_gen |     0.137 |
|             valid.cstr                  |     0.137 |
|               ramloop[0].ram.r          |     0.137 |
|                 prim_init.ram           |     0.137 |
|   ioport                                |     0.026 |
|   pc                                    |     0.475 |
|   stack                                 |     0.053 |
|     register_reg_r1_0_31_0_5            |     0.009 |
|     register_reg_r1_0_31_12_17          |     0.003 |
|     register_reg_r1_0_31_18_23          |     0.003 |
|     register_reg_r1_0_31_24_29          |     0.003 |
|     register_reg_r1_0_31_30_31          |     0.004 |
|     register_reg_r1_0_31_6_11           |     0.003 |
|     register_reg_r2_0_31_0_5            |     0.007 |
|     register_reg_r2_0_31_12_17          |     0.005 |
|     register_reg_r2_0_31_18_23          |     0.004 |
|     register_reg_r2_0_31_24_29          |     0.005 |
|     register_reg_r2_0_31_30_31          |     0.002 |
|     register_reg_r2_0_31_6_11           |     0.006 |
+-----------------------------------------+-----------+


