Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  6 02:00:00 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: minesweeper/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: minesweeper/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.503      -97.955                    336                 1405        0.059        0.000                      0                 1405        3.000        0.000                       0                   986  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.503      -97.955                    336                 1405        0.059        0.000                      0                 1405        6.712        0.000                       0                   982  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          336  Failing Endpoints,  Worst Slack       -1.503ns,  Total Violation      -97.955ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.503ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.998ns  (logic 9.188ns (57.434%)  route 6.810ns (42.566%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 13.903 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.163 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=3, routed)           0.924    15.088    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y22         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.539    13.903    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.463    
                         clock uncertainty           -0.130    14.332    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.584    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                         -15.088    
  -------------------------------------------------------------------
                         slack                                 -1.503    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.932ns  (logic 9.180ns (57.619%)  route 6.752ns (42.381%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 13.903 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.155 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=3, routed)           0.867    15.022    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y22         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.539    13.903    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.463    
                         clock uncertainty           -0.130    14.332    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.583    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -15.022    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.896ns  (logic 9.104ns (57.273%)  route 6.792ns (42.727%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.079 r  minesweeper/td/fd_img_rom_i_1/O[2]
                         net (fo=3, routed)           0.907    14.986    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.544    13.908    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.468    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.594    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 9.084ns (57.182%)  route 6.802ns (42.818%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.059 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=3, routed)           0.917    14.976    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.544    13.908    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.468    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    13.600    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -14.976    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.847ns  (logic 9.180ns (57.928%)  route 6.667ns (42.072%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.155 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=3, routed)           0.782    14.937    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.544    13.908    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.468    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.588    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.836ns  (logic 9.188ns (58.018%)  route 6.648ns (41.982%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.163 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=3, routed)           0.763    14.926    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.544    13.908    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.468    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.589    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -14.926    
  -------------------------------------------------------------------
                         slack                                 -1.337    

Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.764ns  (logic 9.104ns (57.750%)  route 6.660ns (42.250%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 13.903 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.079 r  minesweeper/td/fd_img_rom_i_1/O[2]
                         net (fo=3, routed)           0.775    14.854    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.539    13.903    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.463    
                         clock uncertainty           -0.130    14.332    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.589    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 -1.265    

Slack (VIOLATED) :        -1.256ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.753ns  (logic 9.180ns (58.275%)  route 6.573ns (41.725%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.155 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=3, routed)           0.688    14.843    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y21         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.542    13.906    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.466    
                         clock uncertainty           -0.130    14.335    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.586    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                 -1.256    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 9.084ns (57.799%)  route 6.633ns (42.201%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 13.903 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.840 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.840    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.059 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=3, routed)           0.747    14.806    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y22         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.539    13.903    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.463    
                         clock uncertainty           -0.130    14.332    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    13.595    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.635ns  (logic 8.975ns (57.405%)  route 6.660ns (42.595%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.630    -0.910    xvga1/clk_65mhz
    SLICE_X15Y105        FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=20, routed)          0.854     0.363    xvga1/Q[1]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.322     0.685 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.500     1.186    xvga1/image_addr_i_48_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I3_O)        0.326     1.512 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.512    xvga1/image_addr_i_52_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.062 r  xvga1/image_addr_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.062    xvga1/image_addr_i_35_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  xvga1/image_addr_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.176    xvga1/image_addr_i_28_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.398 f  xvga1/image_addr_i_27/O[0]
                         net (fo=11, routed)          0.703     3.100    xvga1/image_addr_i_27_n_7
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.299     3.399 r  xvga1/image_addr_i_44/O
                         net (fo=3, routed)           0.472     3.872    xvga1/image_addr_i_44_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  xvga1/image_addr_i_57/O
                         net (fo=1, routed)           0.000     3.996    xvga1/image_addr_i_57_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.487 r  xvga1/image_addr_i_43/CO[1]
                         net (fo=1, routed)           0.408     4.895    xvga1/image_addr_i_43_n_2
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.329     5.224 r  xvga1/image_addr_i_29/O
                         net (fo=10, routed)          0.644     5.867    xvga1/image_addr_i_29_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124     5.991 r  xvga1/image_addr_i_30/O
                         net (fo=2, routed)           0.806     6.798    xvga1/minesweeper/td/B__0[1]
    SLICE_X14Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  xvga1/image_addr_i_21/O
                         net (fo=1, routed)           0.000     6.922    xvga1/image_addr_i_21_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.455 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.455    xvga1/image_addr_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.707     8.381    minesweeper/td/A[11]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.393 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.791    13.183    minesweeper/td/image_addr__0[5]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.124    13.307 r  minesweeper/td/fd_img_rom_i_13/O
                         net (fo=1, routed)           0.000    13.307    minesweeper/td/fd_img_rom_i_13_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  minesweeper/td/fd_img_rom_i_2/O[3]
                         net (fo=3, routed)           0.774    14.725    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         1.544    13.908    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.468    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    13.588    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                 -1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.090%)  route 0.239ns (62.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.557    -0.607    MouseCtl/clk_65mhz
    SLICE_X53Y107        FDRE                                         r  MouseCtl/y_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  MouseCtl/y_pos_reg[9]/Q
                         net (fo=4, routed)           0.239    -0.227    MouseCtl/y_pos[9]
    SLICE_X42Y107        FDRE                                         r  MouseCtl/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.831    -0.842    MouseCtl/clk_65mhz
    SLICE_X42Y107        FDRE                                         r  MouseCtl/ypos_reg[9]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X42Y107        FDRE (Hold_fdre_C_D)         0.052    -0.286    MouseCtl/ypos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.204ns (38.776%)  route 0.322ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.605    -0.559    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204    -0.355 r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=6, routed)           0.322    -0.033    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.888    -0.785    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.276    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.093    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.204ns (38.661%)  route 0.324ns (61.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.605    -0.559    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204    -0.355 r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=6, routed)           0.324    -0.031    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.889    -0.784    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.275    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.092    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.179%)  route 0.330ns (61.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.605    -0.559    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.355 r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=6, routed)           0.330    -0.025    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.888    -0.785    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.276    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.093    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.204ns (38.068%)  route 0.332ns (61.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.605    -0.559    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.355 r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=6, routed)           0.332    -0.023    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.889    -0.784    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.275    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.092    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MouseCtl/left_down_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.446%)  route 0.257ns (64.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.560    -0.604    MouseCtl/clk_65mhz
    SLICE_X48Y105        FDCE                                         r  MouseCtl/left_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  MouseCtl/left_down_reg/Q
                         net (fo=2, routed)           0.257    -0.206    MouseCtl/left_down_reg_n_0
    SLICE_X54Y107        FDRE                                         r  MouseCtl/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.826    -0.846    MouseCtl/clk_65mhz
    SLICE_X54Y107        FDRE                                         r  MouseCtl/left_reg/C
                         clock pessimism              0.504    -0.342    
    SLICE_X54Y107        FDRE (Hold_fdre_C_D)         0.059    -0.283    MouseCtl/left_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.204ns (36.831%)  route 0.350ns (63.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.605    -0.559    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204    -0.355 r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=6, routed)           0.350    -0.005    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.889    -0.784    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.275    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.092    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.204ns (36.831%)  route 0.350ns (63.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.605    -0.559    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204    -0.355 r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=6, routed)           0.350    -0.005    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.888    -0.785    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.276    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.093    minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.352%)  route 0.264ns (58.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.559    -0.605    MouseCtl/clk_65mhz
    SLICE_X55Y102        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  MouseCtl/FSM_onehot_state_reg[17]/Q
                         net (fo=3, routed)           0.264    -0.200    MouseCtl/Inst_Ps2Interface/Q[17]
    SLICE_X51Y103        LUT5 (Prop_lut5_I4_O)        0.045    -0.155 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X51Y103        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.829    -0.844    MouseCtl/clk_65mhz
    SLICE_X51Y103        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[18]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y103        FDCE (Hold_fdce_C_D)         0.091    -0.249    MouseCtl/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.999%)  route 0.245ns (54.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.559    -0.605    MouseCtl/clk_65mhz
    SLICE_X50Y103        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  MouseCtl/FSM_onehot_state_reg[19]/Q
                         net (fo=6, routed)           0.245    -0.196    MouseCtl/FSM_onehot_state_reg_n_0_[19]
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.151 r  MouseCtl/write_data_i_1/O
                         net (fo=1, routed)           0.000    -0.151    MouseCtl/write_data
    SLICE_X53Y101        FDRE                                         r  MouseCtl/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=981, routed)         0.828    -0.844    MouseCtl/clk_65mhz
    SLICE_X53Y101        FDRE                                         r  MouseCtl/write_data_reg/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.092    -0.248    MouseCtl/write_data_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y37     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y37     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y36     minesweeper/td/zero_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y36     minesweeper/td/zero_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     minesweeper/td/zero_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     minesweeper/td/zero_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y22     minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y22     minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y113    minesweeper/hcount_reg[1][10]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y113    minesweeper/hcount_reg[1][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y113    minesweeper/hcount_reg[1][10]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y113    minesweeper/hcount_reg[1][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y111    minesweeper/hcount_reg[1][3]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



