// Seed: 1473726482
module module_0 (
    output supply1 id_0,
    output tri id_1
);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd43
) (
    output wand id_0,
    input  wor  _id_1
);
  wire [{  id_1  {  id_1  }  } : -1] id_3;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    output tri1 id_2
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic [7:0] id_4;
  wire [-1 : 1] id_5;
  assign id_4[-1'd0] = -1;
  wire id_6;
  id_7 :
  assert property (@(posedge id_5) 1'd0 & id_6)
  else $clog2(76);
  ;
endmodule
