INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/test_bench_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_init
