Compiling process started (2024-08-28 17:28:33), please wait...<br><font color="blue">
------------------------------------------------hil0------------------------------------------------</font><br><font color="blue">Compiling model for device with id 0 
</font><br><font color="blue">PWM Modulators scheduling completed.</font><br><font color="green"><font color=blue><br>Circuit is not divided.<br></font></font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 0:</font></font><br><font color="green"><font color=blue>   <a href='show://component/L1'>L1</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/C1'>C1</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/V_out'>V_out</a></font></font><br><font color="green"> </font><br><font color="blue">Communication lines scheduling completed.</font><br><font color="blue">
Running Device specific hw utilization analysis:</font><br><font color="blue">	Standard processing core utilization:		1 out of 3	33.33%</font><br><font color="blue">	Machine solver utilization:          		0 out of 1	0.0%</font><br><font color="blue">	DC-DC converter solvers utilization: 		0 out of 0	0.0%</font><br><font color="blue">	Signal generator utilization:        		2 out of 10	20.0%</font><br><font color="blue">	Look up tables utilization:          		0 out of 8	0.0%</font><br><font color="blue">	PWM modulator utilization:   				1 out of 12	8.33%</font><br><font color="blue">	PWM analyzer utilization:    				0 out of 4	0.0%</font><br><font color="blue">	Parallel DTV Conv. Detectors utilization:	0 out of 0	0.0%</font><br><font color="blue">
Running core0 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	1 out of 3	33.33%</font><br><font color="blue">	Contactor utilization:                   	0 out of 6	0.0%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 0	0.0%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 0	0.0%</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Machine losses calculation scheduling completed.</font><br><font color="blue">
Calculating continuous state space matrices for core0...</font><br><font color="orange">Bad voltage loop consisting of <a href='show://component/Buck1'>Buck1</a>, <a href='show://component/VL'>VL</a> and <a href='show://component/C1'>C1</a> detected. The Passive Components.Capacitor: <a href='show://component/C1'>C1</a> is degenerated, for the switch permutation (0 1). </font><br><font color="orange">Bad voltage loop consisting of <a href='show://component/Buck1'>Buck1</a>, <a href='show://component/Ia1'>Ia1</a>, <a href='show://component/Vs2'>Vs2</a> detected. The Basic Electrical.el_switch: Buck1.S2 inside <a href='show://component/Buck1'>Buck1</a> is degenerated, for the switch permutation (1 1). </font><br><font color="blue">
Discretization of state space matrices...</font><br><font color="blue">Simulation step set to 	 5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 5e-07 s</font><br><font color="blue">
Memory utilization analysis...</font><br><font color="blue">	Matrix memory utilization of core0 is 		0.73%</font><br><font color="blue">
Timing constraint analysis...</font><br><font color="blue">	Time slot utilization of core0 is 	57.5%</font><br><font color="blue">	Time slot utilization of other functional units is 	85.0%</font><br><font color="blue">Timing constraints met!</font><br><font color="blue">
Losses calculation scheduling completed.</font><br><font color="blue">
Machine dynamic model scheduling completed.</font><br><font color="blue">
Writing device configuration files...</font><br><font color="green">
Electrical part of compiler successfully finished.
</font><br><font color="blue">
Starting code generation for user 0 CPU</font><br><font color="blue">	Signal processing IO variables utilization:   	2 out of 4194304</font><br><font color="blue">	Signal processing Probes utilization: 			0 out of 512</font><br><font color="blue">	Signal processing Digital Probes utilization: 	0 out of 128</font><br><font color="blue">	Signal processing tunable parameters utilization: 0 out of 4194304</font><br><font color="blue">	C code generated successfully!</font><br><font color="blue">	Starting compilation of generated C code...</font><br><font color="blue">	Total utilization of the internal memory: 	39 out of 254 kB (15.54%)</font><br><font color="blue">		Code segment size:						28 out of 254 kB (11.22%)</font><br><font color="blue">		Data segment size:						11 out of 254 kB (4.32%)</font><br><font color="blue">	C code compilation was successful!
</font><br><font color="blue">
Compiling model for device with id 0 finished successfully</font><br><font color="blue">----------------------------------------------------------------------------------------------------</font><br><font color="green">
Compilation finished successfully.</font><br>Compiling process finished.<br>