// ICD-free D3D9->SPIR-V translator tests.
// Calls svga3_translate_shader_d3d9 directly without a Vulkan device.
// Optionally validates output with spirv-val when available.
// Covers issue #9: DCL-declared OUTPUT routing, SM3 implicit o0/o1.
#include <cstdio>
#include <cstdint>
#include <cstdlib>
#include <cstring>
#include <vector>
#include <string>
#include <iostream>
#include <unordered_map>
#include <set>
#include "vmsvga/svga3d_shaderdefs.h"
#include "vmsvga/svga3d_reg.h"
#include "internal/svga3_shader_translator.h"

using namespace svga3_vlkn;

#define TEST_CHECK(cond, msg) do { \
    if (cond) { std::cout << "  [PASS] " << msg << std::endl; } \
    else { std::cerr << "  [FAIL] " << msg << " (" << __FILE__ << ":" << __LINE__ << ")" << std::endl; return 1; } \
} while(0)

// Correct D3D9 token macros
#define D3D9_DST(regType, regNum, mask) \
    (0x80000000u | (((regType) & 0x7) << 28) | ((((regType) >> 3) & 0x3) << 11) | (((mask) & 0xF) << 16) | ((regNum) & 0x7FF))
#define D3D9_SRC(regType, regNum, swiz) \
    (0x80000000u | (((regType) & 0x7) << 28) | ((((regType) >> 3) & 0x3) << 11) | (((swiz) & 0xFF) << 16) | ((regNum) & 0x7FF))

// D3DSPR values (from translator)
#define D3DSPR_TEMP_VAL 0
#define D3DSPR_INPUT_VAL 1
#define D3DSPR_CONST_VAL 2
#define D3DSPR_RASTOUT_VAL 4
#define D3DSPR_OUTPUT_VAL 6
#define D3DSPR_CONSTINT_VAL 7
#define D3DSPR_COLOROUT_VAL 8
#define D3DSPR_LOOP_VAL 15
#define D3DSPR_MISCTYPE_VAL 17
#define D3DSPR_PREDICATE_VAL 19

static bool spirv_val_available() {
    return system("which spirv-val >/dev/null 2>&1") == 0;
}

/* Returns: 1=pass, 0=fail, -1=skip (spirv-val not available) */
static int validate_spirv(const std::vector<uint32_t>& spirv, const char* tag) {
    if (!spirv_val_available()) {
        std::cout << "  [SKIP] spirv-val not available for " << tag << std::endl;
        return -1;
    }
    char path[64];
    snprintf(path, sizeof(path), "/tmp/novulkan_%s.spv", tag);
    FILE* f = fopen(path, "wb");
    if (!f) return 0;
    fwrite(spirv.data(), 4, spirv.size(), f);
    fclose(f);
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "spirv-val %s >/dev/null 2>&1", path);
    return system(cmd) == 0 ? 1 : 0;
}

#define TEST_CHECK_SPIRV(spirv, tag, msg) do { \
    int vres = validate_spirv(spirv, tag); \
    if (vres == 0) { std::cerr << "  [FAIL] " << msg << " (" << __FILE__ << ":" << __LINE__ << ")" << std::endl; return 1; } \
    else if (vres == 1) { std::cout << "  [PASS] " << msg << std::endl; } \
} while(0)

/* ---------------------------------------------------------------------------
 * Value-flow assertions (replaces decoration-grep routing checks).
 *
 * The old spirv-dis based check only proved a BuiltIn/Location decoration
 * existed somewhere in the module. A misrouted store (e.g. implicit o0 going
 * to a texcoord shadow while the Position output keeps its decoration) passed
 * it. The walker below parses the SPIR-V word stream and proves the value
 * stored to an output is actually derived from a shader input, following
 * OpLoad/OpStore chains through the translator's Function-class shadows and
 * through composite/arithmetic ops (e.g. the position y-flip epilogue).
 * ------------------------------------------------------------------------- */
namespace {

struct SpirvFlow {
    std::unordered_map<uint32_t, uint32_t> defOp;   // result id -> opcode
    std::unordered_map<uint32_t, std::vector<uint32_t>> defArgs; // result id -> id operands
    std::unordered_map<uint32_t, uint32_t> varClass; // var id -> storage class
    std::unordered_map<uint32_t, uint32_t> varType;  // var id -> type id
    std::unordered_map<uint32_t, uint32_t> constU32;  // constant id -> u32 value
    std::unordered_map<uint32_t, uint32_t> pointee;  // pointer type id -> pointee type id
    std::unordered_map<uint64_t, uint32_t> memberBuiltin; // (typeId<<32|member) -> builtin
    std::unordered_map<uint32_t, uint32_t> locDecor; // var id -> Location value
    std::unordered_map<uint32_t, uint32_t> builtinDecor; // var id -> BuiltIn value
    std::set<uint32_t> allOps;                       // every opcode present
    std::set<uint32_t> extInstNums;                  // OpExtInst instruction numbers used
    struct Store { uint32_t ptr, val; };
    std::vector<Store> stores;
    struct Access { uint32_t base, indexId; };
    std::unordered_map<uint32_t, Access> access;     // access-chain result -> base/index

    bool parse(const std::vector<uint32_t>& w) {
        if (w.size() < 5 || w[0] != 0x07230203) return false;
        size_t i = 5; // skip header
        while (i < w.size()) {
            uint32_t word0 = w[i];
            uint32_t wc = word0 >> 16, op = word0 & 0xFFFF;
            if (wc == 0 || i + wc > w.size()) return false;
            allOps.insert(op);
            auto at = [&](size_t k) -> uint32_t { return w[i + k]; };
            switch (op) {
            case 59: // OpVariable: type, id, storage, [init]
                if (wc >= 4) { varType[at(2)] = at(1); varClass[at(2)] = at(3); }
                break;
            case 71: // OpDecorate: target, decoration, [literals]
                if (wc >= 4 && at(2) == 30) locDecor[at(1)] = at(3); // Location
                if (wc >= 4 && at(2) == 11) builtinDecor[at(1)] = at(3); // BuiltIn
                break;
            case 72: // OpMemberDecorate: target, member, decoration, [literals]
                if (wc >= 5 && at(3) == 11) // Decoration BuiltIn; literal is the BuiltIn value
                    memberBuiltin[((uint64_t)at(1) << 32) | at(2)] = at(4);
                break;
            case 43: // OpConstant: type, id, value...
                if (wc >= 4) constU32[at(2)] = at(3);
                break;
            case 32: // OpTypePointer: id, storage, pointee type
                if (wc >= 4) pointee[at(1)] = at(3);
                break;
            case 65: // OpAccessChain: type, id, base, idx...
                if (wc >= 5) { access[at(2)] = {at(3), at(4)}; defOp[at(2)] = op; }
                break;
            case 62: // OpStore: ptr, value
                if (wc >= 3) stores.push_back({at(1), at(2)});
                break;
            case 61: // OpLoad: type, id, ptr
                if (wc >= 4) { defOp[at(2)] = op; defArgs[at(2)] = {at(3)}; }
                break;
            case 80: // OpCompositeConstruct
            case 79: // OpVectorShuffle
            case 81: // OpCompositeExtract
            case 127: // OpFNegate
            case 129: // OpFAdd
            case 133: // OpFMul
            case 131: // OpFSub (builder header SpvOpFSub; was mislabeled 124)
            case 126: // OpFDiv
            case 148: // OpDot
            case 169: // OpSelect
            case 180: // OpFOrdEqual
            case 182: // OpFOrdNotEqual
            case 184: // OpFOrdLessThan
            case 186: // OpFOrdGreaterThan
            case 188: // OpFOrdLessThanEqual
            case 190: // OpFOrdGreaterThanEqual
                if (wc >= 4) {
                    defOp[at(2)] = op;
                    defArgs[at(2)] = std::vector<uint32_t>(w.begin() + i + 3, w.begin() + i + wc);
                }
                break;
            case 11: // OpExtInstImport: id, name... (no value flow)
                break;
            case 12: // OpExtInst: type, id, set, inst, operands...
                if (wc >= 6) {
                    defOp[at(2)] = op;
                    defArgs[at(2)] = std::vector<uint32_t>(w.begin() + i + 5, w.begin() + i + wc);
                    extInstNums.insert(at(4));
                }
                break;
            default:
                break;
            }
            i += wc;
        }
        return true;
    }

    /* Does the value `id` derive from an OpLoad of an Input-class variable? */
    bool flowsFromInput(uint32_t id, int depth, std::set<uint32_t>& seenVars) const {
        if (depth > 64) return false;
        auto it = defOp.find(id);
        if (it == defOp.end()) return false;
        uint32_t op = it->second;
        auto ia = defArgs.find(id);
        if (ia == defArgs.end()) return false;
        const auto& args = ia->second;
        if (op == 61) { // OpLoad
            uint32_t ptr = args[0];
            uint32_t var = ptr;
            auto ac = access.find(ptr);
            if (ac != access.end()) var = ac->second.base;
            auto vc = varClass.find(var);
            if (vc == varClass.end()) return false;
            if (vc->second == 1) return true; // Input
            if (vc->second == 7) { // Function shadow: follow stores into it
                if (!seenVars.insert(var).second) return false;
                for (const auto& s : stores)
                    if (s.ptr == var && flowsFromInput(s.val, depth + 1, seenVars)) return true;
                return false;
            }
            return false;
        }
        // Composite / arithmetic: value flows if any vector operand does.
        for (uint32_t a : args)
            if (flowsFromInput(a, depth + 1, seenVars)) return true;
        return false;
    }

    bool flowsFromInput(uint32_t id) const {
        std::set<uint32_t> seen;
        return flowsFromInput(id, 0, seen);
    }

    /* Access-chain id through which BuiltIn Position is stored, or 0. */
    uint32_t positionStorePtr() const {
        for (const auto& kv : access) {
            auto vt = varType.find(kv.second.base);
            if (vt == varType.end()) continue;
            uint32_t structId = vt->second;
            auto pt = pointee.find(structId); // resolve pointer -> struct
            if (pt != pointee.end()) structId = pt->second;
            auto cv = constU32.find(kv.second.indexId);
            if (cv == constU32.end()) continue;
            uint64_t key = ((uint64_t)structId << 32) | cv->second;
            auto mb = memberBuiltin.find(key);
            if (mb != memberBuiltin.end() && mb->second == 0) { // BuiltIn Position
                auto vc = varClass.find(kv.second.base);
                if (vc != varClass.end() && vc->second == 3) return kv.first;
            }
        }
        return 0;
    }

    /* Output variable id decorated Location N, or 0. */
    uint32_t locationVar(uint32_t loc) const {
        for (const auto& kv : locDecor) {
            if (kv.second != loc) continue;
            auto vc = varClass.find(kv.first);
            if (vc != varClass.end() && vc->second == 3) return kv.first;
        }
        return 0;
    }

    uint32_t storedValue(uint32_t ptr) const {
        for (const auto& s : stores)
            if (s.ptr == ptr) return s.val;
        return 0;
    }

    bool hasOpcode(uint32_t op) const { return allOps.count(op) != 0; }
    bool hasExtInst(uint32_t n) const { return extInstNums.count(n) != 0; }

    /* How many variables are decorated with the given BuiltIn value. */
    int builtinVarCount(uint32_t builtin) const {
        int n = 0;
        for (const auto& kv : builtinDecor)
            if (kv.second == builtin) ++n;
        return n;
    }

    /* Does value `id` derive from an instruction with opcode `targetOp`,
     * following loads/stores through Function-class shadow variables (the
     * same chain discipline as flowsFromInput)? Used to prove e.g. that the
     * value reaching oC0 passed through the SETP comparison (through the
     * predicate variable and the predicated select), not merely that the
     * opcode exists somewhere in the module. */
    bool derivesFromOp(uint32_t id, uint32_t targetOp, int depth,
                       std::set<uint32_t>& seenVars) const {
        if (depth > 64) return false;
        auto it = defOp.find(id);
        if (it == defOp.end()) return false;
        if (it->second == targetOp) return true;
        auto ia = defArgs.find(id);
        if (ia == defArgs.end()) return false;
        const auto& args = ia->second;
        if (it->second == 61) { // OpLoad
            uint32_t ptr = args[0];
            auto vc = varClass.find(ptr);
            if (vc != varClass.end() && vc->second == 7) { // Function shadow
                if (!seenVars.insert(ptr).second) return false;
                for (const auto& s : stores)
                    if (s.ptr == ptr && derivesFromOp(s.val, targetOp, depth + 1, seenVars))
                        return true;
            }
            return false;
        }
        for (uint32_t a : args)
            if (derivesFromOp(a, targetOp, depth + 1, seenVars)) return true;
        return false;
    }

    bool derivesFromOp(uint32_t id, uint32_t targetOp) const {
        std::set<uint32_t> seen;
        return derivesFromOp(id, targetOp, 0, seen);
    }
};

/* 1 = value flows from an input, 0 = no flow (misrouted/unwritten), -1 = malformed */
static int check_position_flow(const std::vector<uint32_t>& spirv) {
    SpirvFlow g;
    if (!g.parse(spirv)) return -1;
    uint32_t ptr = g.positionStorePtr();
    if (!ptr) return -1;
    uint32_t val = g.storedValue(ptr);
    if (!val) return 0;
    return g.flowsFromInput(val) ? 1 : 0;
}

static int check_location_flow(const std::vector<uint32_t>& spirv, uint32_t loc) {
    SpirvFlow g;
    if (!g.parse(spirv)) return -1;
    uint32_t var = g.locationVar(loc);
    if (!var) return -1;
    uint32_t val = g.storedValue(var);
    if (!val) return 0;
    return g.flowsFromInput(val) ? 1 : 0;
}

/* 1 = value stored at Location `loc` derives from opcode `op`, 0 = no, -1 = malformed */
static int check_location_derives(const std::vector<uint32_t>& spirv, uint32_t loc, uint32_t op) {
    SpirvFlow g;
    if (!g.parse(spirv)) return -1;
    uint32_t var = g.locationVar(loc);
    if (!var) return -1;
    uint32_t val = g.storedValue(var);
    if (!val) return 0;
    return g.derivesFromOp(val, op) ? 1 : 0;
}

static bool module_has_opcode(const std::vector<uint32_t>& spirv, uint32_t op) {
    SpirvFlow g;
    if (!g.parse(spirv)) return false;
    return g.hasOpcode(op);
}

static bool module_has_extinst(const std::vector<uint32_t>& spirv, uint32_t n) {
    SpirvFlow g;
    if (!g.parse(spirv)) return false;
    return g.hasExtInst(n);
}

static int module_builtin_count(const std::vector<uint32_t>& spirv, uint32_t builtin) {
    SpirvFlow g;
    if (!g.parse(spirv)) return -1;
    return g.builtinVarCount(builtin);
}

} // namespace

#define TEST_CHECK_VALUE_FLOW(spirv, tag, msg) do { \
    int fres_ = check_position_flow(spirv); \
    if (fres_ != 1) { std::cerr << "  [FAIL] " << msg << " (flow=" << fres_ << ") (" << __FILE__ << ":" << __LINE__ << ")" << std::endl; return 1; } \
    std::cout << "  [PASS] " << msg << std::endl; \
} while(0)

#define TEST_CHECK_LOCATION_FLOW(spirv, tag, loc, msg) do { \
    int fres_ = check_location_flow(spirv, loc); \
    if (fres_ != 1) { std::cerr << "  [FAIL] " << msg << " (flow=" << fres_ << ") (" << __FILE__ << ":" << __LINE__ << ")" << std::endl; return 1; } \
    std::cout << "  [PASS] " << msg << std::endl; \
} while(0)

#define TEST_CHECK_NO_POSITION_FLOW(spirv, tag, msg) do { \
    int fres_ = check_position_flow(spirv); \
    if (fres_ != 0) { std::cerr << "  [FAIL] " << msg << " (flow=" << fres_ << ", expected no flow) (" << __FILE__ << ":" << __LINE__ << ")" << std::endl; return 1; } \
    std::cout << "  [PASS] " << msg << std::endl; \
} while(0)

int main() {
    std::cout << "ICD-free D3D9->SPIR-V translator tests (issue #9)..." << std::endl;

    {
        const uint32_t shader[]{0xfffe0300,66|(3<<24),D3D9_DST(0,0,15),D3D9_SRC(1,0,0xe4),D3D9_SRC(10,0,0xe4),0xffff};
        std::vector<uint32_t> spirv; std::string error;
        TEST_CHECK(svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS,shader,6,spirv,error) == SVGA3_VLKN_ERROR_UNSUPPORTED_SHADER,
            "Vertex texture sampling rejected with zero VTF cap");
    }
    // Shader model and operand contracts fail before emitting SPIR-V.
    for (uint32_t version : {0xffff0101u,0xffff0104u,0xfffe0101u,0xffff0400u}) {
        const uint32_t shader[]{version,0xffff};
        std::vector<uint32_t> spirv; std::string error;
        TEST_CHECK(svga3_translate_shader_d3d9(version >> 16 == 0xfffe ? SVGA3D_SHADERTYPE_VS : SVGA3D_SHADERTYPE_PS,
            shader,2,spirv,error) == SVGA3_VLKN_ERROR_UNSUPPORTED_SHADER, "Reject unsupported shader model");
    }
    for (uint32_t predicatedOp : {2u,3u,5u,4u,7u,32u}) {
        unsigned natural = predicatedOp == 4 ? 4 : predicatedOp == 7 ? 2 : 3;
        std::vector<uint32_t> shader{0xffff0300, predicatedOp | ((natural+1)<<24) | (1u<<28),
            D3D9_DST(0,0,15),D3D9_SRC(19,0,0)};
        for (unsigned i=1;i<natural;++i) shader.push_back(D3D9_SRC(2,0,0xe4));
        shader.push_back(0xffff);
        std::vector<uint32_t> spirv; std::string error;
        TEST_CHECK(svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS,shader.data(),shader.size(),spirv,error) == SVGA3_VLKN_ERROR_UNSUPPORTED_SHADER,
            "Reject unsupported ALU predication");
    }
    {
        const uint32_t shader[]{0xffff0300,1|(2<<24),D3D9_DST(0,0,15)|(1u<<13),D3D9_SRC(2,0,0xe4),0xffff};
        std::vector<uint32_t> spirv; std::string error;
        TEST_CHECK(svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS,shader,5,spirv,error) != SVGA3_VLKN_SUCCESS,
            "Reject relative destinations");
    }
    for (uint32_t index : {16u,31u,32u}) {
        const uint32_t shader[]{0xffff0300,1|(2<<24),D3D9_DST(0,index,15),D3D9_SRC(2,0,0xe4),
            1|(2<<24),D3D9_DST(8,0,15),D3D9_SRC(0,index,0xe4),0xffff};
        std::vector<uint32_t> spirv; std::string error;
        auto status = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS,shader,8,spirv,error);
        TEST_CHECK((status == SVGA3_VLKN_SUCCESS) == (index < 32), "Temporary register range matches 32-register cap");
        if (index<32) TEST_CHECK_SPIRV(spirv,"temps32","Upper temporary registers pass spirv-val");
    }
    {
        const uint32_t shader[]{0xffff0200,37|(4<<24),D3D9_DST(8,0,3),D3D9_SRC(2,0,0),D3D9_SRC(2,1,0xe4),D3D9_SRC(2,2,0xe4),0xffff};
        std::vector<uint32_t> spirv; std::string error;
        TEST_CHECK(svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS,shader,7,spirv,error) == SVGA3_VLKN_SUCCESS,
            "SM2 SINCOS accepts its three source operands");
        TEST_CHECK_SPIRV(spirv,"sincos2","SM2 SINCOS passes spirv-val");
    }

    // Test 1: Mesa-style DCL-declared OUTPUT with TEMP-encoded MOV dst
    {
        const uint32_t vs[] = {
            0xFFFE0300, // vs_3_0
            (31) | (2 << 24), // DCL
            0x80000000 | 0,   // POSITION
            D3D9_DST(D3DSPR_OUTPUT_VAL, 0, 0xF), // o0
            (31) | (2 << 24), // DCL
            0x80000000 | 5,   // TEXCOORD0
            D3D9_DST(D3DSPR_INPUT_VAL, 0, 0xF), // v0
            (1) | (2 << 24),  // MOV
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF), // r0 (Mesa-style misencoding)
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4), // v0
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS, vs,
                                              sizeof(vs)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "Mesa-style DCL/TEMP VS translates");
        TEST_CHECK(!spirv.empty(), "Mesa-style VS SPIR-V non-empty");
        TEST_CHECK_SPIRV(spirv, "mesa_dcl", "Mesa-style VS passes spirv-val");
        TEST_CHECK_VALUE_FLOW(spirv, "mesa_dcl", "Mesa-style DCL/TEMP VS value flows v0->Position");
    }

    // Test 2: SM3 implicit o0 (no DCL) - should treat r0 as position
    {
        const uint32_t vs[] = {
            0xFFFE0300, // vs_3_0
            // No DCLs - implicit o0=position
            (1) | (2 << 24),  // MOV
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF), // r0 (implicit o0)
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4), // v0
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS, vs,
                                              sizeof(vs)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "SM3 implicit o0 VS translates");
        TEST_CHECK_SPIRV(spirv, "implicit_o0", "Implicit o0 VS passes spirv-val");
        TEST_CHECK_VALUE_FLOW(spirv, "implicit_o0", "Implicit o0 VS value flows v0->Position");
    }

    // Test 2b: SM3 implicit o1 (no DCL) - should treat r1 as color output
    {
        const uint32_t vs[] = {
            0xFFFE0300, // vs_3_0
            // No DCLs - implicit o1=color
            (1) | (2 << 24),  // MOV
            D3D9_DST(D3DSPR_TEMP_VAL, 1, 0xF), // r1 (implicit o1)
            D3D9_SRC(D3DSPR_INPUT_VAL, 1, 0xE4), // v1
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS, vs,
                                              sizeof(vs)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "SM3 implicit o1 VS translates");
        TEST_CHECK(!spirv.empty(), "Implicit o1 VS SPIR-V non-empty");
        TEST_CHECK_SPIRV(spirv, "implicit_o1", "Implicit o1 VS passes spirv-val");
        TEST_CHECK_LOCATION_FLOW(spirv, "implicit_o1", 0, "Implicit o1 VS value flows v1->Location 0 (color)");
        /* Negative control: this shader never writes position, so the
         * position-flow assertion must report no flow (proves it is not vacuous). */
        TEST_CHECK_NO_POSITION_FLOW(spirv, "implicit_o1", "Implicit o1 VS has no Position flow (negative control)");
    }

    // Test 3: Normal OUTPUT (not TEMP) still works
    {
        const uint32_t vs[] = {
            0xFFFE0300,
            (31) | (2 << 24),
            0x80000000 | 0,
            D3D9_DST(D3DSPR_OUTPUT_VAL, 0, 0xF), // o0
            (1) | (2 << 24),  // MOV
            D3D9_DST(D3DSPR_OUTPUT_VAL, 0, 0xF), // o0 (correct encoding)
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4),
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS, vs,
                                              sizeof(vs)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "Normal OUTPUT VS translates");
        TEST_CHECK_SPIRV(spirv, "normal_out", "Normal OUTPUT VS passes spirv-val");
        TEST_CHECK_VALUE_FLOW(spirv, "normal_out", "Normal OUTPUT VS value flows v0->Position");
    }

    // Test 4: DCL-less SM3 VS writing real OUTPUT registers (o0=position).
    // Same bug class as the TEMP-encoded implicit outputs: without DCLs the
    // translator must still route o0->Position, o1->color.
    {
        const uint32_t vs[] = {
            0xFFFE0300, // vs_3_0, no DCLs
            (1) | (2 << 24),  // MOV
            D3D9_DST(D3DSPR_OUTPUT_VAL, 0, 0xF), // o0 (position, OUTPUT-encoded)
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4), // v0
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS, vs,
                                              sizeof(vs)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "DCL-less OUTPUT-encoded VS translates");
        TEST_CHECK_SPIRV(spirv, "dclless_out", "DCL-less OUTPUT VS passes spirv-val");
        TEST_CHECK_VALUE_FLOW(spirv, "dclless_out", "DCL-less OUTPUT o0 value flows v0->Position");
    }

    /* DCL-less SM3 VS that explicitly writes oPos: oT0 (regtype 6, regNum 0)
     * is a genuine texcoord, NOT the implicit position. This is the
     * test_shader_execution VS1 pattern; an earlier over-broad version of the
     * implicit-output fix rerouted oT0 to Position and broke its rendering. */
    {
        const uint32_t vs[] = {
            0xFFFE0300, // vs_3_0
            (20) | (3 << 24), // M4X4
            D3D9_DST(D3DSPR_RASTOUT_VAL, 0, 0xF), // oPos
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4), // v0
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4), // c0
            (1) | (2 << 24), // MOV
            D3D9_DST(D3DSPR_OUTPUT_VAL, 0, 0xF), // oT0 (regtype 6 == OUTPUT)
            D3D9_SRC(D3DSPR_INPUT_VAL, 1, 0xE4), // v1
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS, vs,
                                              sizeof(vs)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "oPos+oT0 VS translates");
        TEST_CHECK_SPIRV(spirv, "opos_ot0", "oPos+oT0 VS passes spirv-val");
        TEST_CHECK_VALUE_FLOW(spirv, "opos_ot0", "oPos+oT0 VS value flows v0->Position");
        TEST_CHECK_LOCATION_FLOW(spirv, "opos_ot0", 2, "oPos+oT0 VS value flows v1->Location 2 (texcoord0)");
        int colorFlow = check_location_flow(spirv, 0);
        if (colorFlow != 0) {
            std::cerr << "  [FAIL] oT0 must not flow to color Location 0 (flow=" << colorFlow << ")" << std::endl;
            return 1;
        }
        std::cout << "  [PASS] oT0 does not flow to color Location 0" << std::endl;
    }

    /* ------------------------------------------------------------------
     * MISCTYPE: vPos must reach oC0 through the FragCoord builtin, and the
     * builtin must be declared only when used (gating). Regression for the
     * loop-scene FIFO abort: FragCoord-reading PS shaders used to fail
     * translation outright ("Unsupported register type 17"). */
    {
        const uint32_t ps[] = {
            0xFFFF0300, // ps_3_0
            (1) | (2 << 24), // MOV
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF), // r0
            D3D9_SRC(D3DSPR_MISCTYPE_VAL, 0, 0xE4), // vPos
            (1) | (2 << 24), // MOV
            D3D9_DST(D3DSPR_COLOROUT_VAL, 0, 0xF), // oC0
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4), // r0
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS, ps,
                                              sizeof(ps)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "vPos PS translates");
        TEST_CHECK_SPIRV(spirv, "vpos", "vPos PS passes spirv-val");
        TEST_CHECK_LOCATION_FLOW(spirv, "vpos", 0, "vPos value flows FragCoord->oC0");
        TEST_CHECK(module_builtin_count(spirv, 15) == 1, "vPos PS declares exactly one FragCoord builtin");
        TEST_CHECK(module_builtin_count(spirv, 17) == 0, "vPos PS declares no FrontFacing builtin (gated)");
        /* SVGA vPos is the integer pixel coordinate while Vulkan
         * FragCoord is the pixel center; this MOV-only shader can only
         * gain an OpFSub from the vPos bias correction. Without it the
         * guest's own +0.5 fixup lands on pixel corners and every
         * FragCoord-driven scene validates wrong. */
        TEST_CHECK(module_has_opcode(spirv, 131), "vPos delivery subtracts half-texel bias (OpFSub)");
    }

    /* vFace: +1/-1 select driven by the FrontFacing builtin (value 17 —
     * the header briefly carried 23 = HelperInvocation; pin the number). */
    {
        const uint32_t ps[] = {
            0xFFFF0300, // ps_3_0
            (1) | (2 << 24), // MOV
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF), // r0
            D3D9_SRC(D3DSPR_MISCTYPE_VAL, 1, 0xE4), // vFace
            (1) | (2 << 24), // MOV
            D3D9_DST(D3DSPR_COLOROUT_VAL, 0, 0xF), // oC0
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4), // r0
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS, ps,
                                              sizeof(ps)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "vFace PS translates");
        TEST_CHECK_SPIRV(spirv, "vface", "vFace PS passes spirv-val");
        TEST_CHECK_LOCATION_FLOW(spirv, "vface", 0, "vFace value flows FrontFacing->oC0");
        TEST_CHECK(module_builtin_count(spirv, 17) == 1, "vFace PS declares exactly one FrontFacing (17) builtin");
        TEST_CHECK(module_builtin_count(spirv, 15) == 0, "vFace PS declares no FragCoord builtin (gated)");
    }

    /* Gating negative control: a PS that reads neither misc register must
     * declare no fragment builtins at all. */
    {
        const uint32_t ps[] = {
            0xFFFF0300, // ps_3_0
            (31) | (2 << 24), // DCL
            0x80000000 | 5,   // TEXCOORD0
            D3D9_DST(D3DSPR_INPUT_VAL, 0, 0xF), // v0
            (1) | (2 << 24), // MOV
            D3D9_DST(D3DSPR_COLOROUT_VAL, 0, 0xF), // oC0
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4), // v0
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS, ps,
                                              sizeof(ps)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "plain PS translates");
        TEST_CHECK(module_builtin_count(spirv, 15) == 0, "plain PS declares no FragCoord builtin");
        TEST_CHECK(module_builtin_count(spirv, 17) == 0, "plain PS declares no FrontFacing builtin");
    }

    // Mesa emits SLT for the time conditions in glmark2 Ideas' vertex shaders.
    {
        const uint32_t vs[] = {
            0xfffe0300, (31)|(2<<24), 0x80000000, D3D9_DST(1,0,15),
            (31)|(2<<24), 0x80000000, D3D9_DST(6,0,15),
            (12)|(3<<24), D3D9_DST(0,0,15), D3D9_SRC(2,0,0xe4), D3D9_SRC(2,1,0xe4),
            (1)|(2<<24), D3D9_DST(6,0,15), D3D9_SRC(0,0,0xe4), 0xffff
        };
        std::vector<uint32_t> spirv;std::string err;
        TEST_CHECK(svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS,vs,sizeof(vs)/4,spirv,err)==SVGA3_VLKN_SUCCESS,"SLT vertex condition translates");
        TEST_CHECK_SPIRV(spirv,"slt","SLT vertex condition passes spirv-val");
    }

    /* Stage A opcodes: SGE / EXP / POW / SINCOS / DEFI-adjacent float ops.
     * Asserts translation, spirv-val, the concrete SPIR-V ops emitted, and
     * that the SGE comparison result actually reaches oC0 (derivation chain
     * through the adds), not just that the opcode exists in the module. */
    {
        const uint32_t ps[] = {
            0xFFFF0300, // ps_3_0
            (81) | (5 << 24), // DEF c0 = (0.5, 2.0, 0.25, 1.0)
            D3D9_DST(D3DSPR_CONST_VAL, 0, 0xF),
            0x3F000000, 0x40000000, 0x3E800000, 0x3F800000,
            (81) | (5 << 24), // DEF c1 = (0.25, 0.5, 2.0, 1.0)
            D3D9_DST(D3DSPR_CONST_VAL, 1, 0xF),
            0x3E800000, 0x3F000000, 0x40000000, 0x3F800000,
            (13) | (3 << 24), // SGE r0, c0, c1
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_CONST_VAL, 1, 0xE4),
            (14) | (2 << 24), // EXP r1, c0
            D3D9_DST(D3DSPR_TEMP_VAL, 1, 0xF),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            (32) | (3 << 24), // POW r2, c0, c1
            D3D9_DST(D3DSPR_TEMP_VAL, 2, 0xF),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_CONST_VAL, 1, 0xE4),
            (37) | (2 << 24), // SINCOS r3, c0
            D3D9_DST(D3DSPR_TEMP_VAL, 3, 0xF),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            (2) | (3 << 24), // ADD r0, r0, r1
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_TEMP_VAL, 1, 0xE4),
            (2) | (3 << 24), // ADD r0, r0, r2
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_TEMP_VAL, 2, 0xE4),
            (2) | (3 << 24), // ADD r0, r0, r3
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_TEMP_VAL, 3, 0xE4),
            (1) | (2 << 24), // MOV oC0, r0
            D3D9_DST(D3DSPR_COLOROUT_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4),
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS, ps,
                                              sizeof(ps)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "Stage A (SGE/EXP/POW/SINCOS) PS translates");
        TEST_CHECK_SPIRV(spirv, "stage_a", "Stage A PS passes spirv-val");
        TEST_CHECK(module_has_extinst(spirv, 29), "EXP emitted as GLSL Exp2 (29)");
        TEST_CHECK(module_has_extinst(spirv, 26), "POW emitted as GLSL Pow (26)");
        TEST_CHECK(module_has_extinst(spirv, 13), "SINCOS emitted GLSL Sin (13)");
        TEST_CHECK(module_has_extinst(spirv, 14), "SINCOS emitted GLSL Cos (14)");
        TEST_CHECK(check_location_derives(spirv, 0, 190) == 1,
                   "oC0 value derives from SGE's OpFOrdGreaterThanEqual");
    }

    /* Stage B: DEFI + LOOP/ENDLOOP (the glmark2 loop shaders' shape). */
    {
        const uint32_t vs[] = {
            0xFFFE0300, // vs_3_0
            (31) | (2 << 24), // DCL POSITION v0
            0x80000000 | 0,
            D3D9_DST(D3DSPR_INPUT_VAL, 0, 0xF),
            (31) | (2 << 24), // DCL POSITION oPos
            0x80000000 | 0,
            D3D9_DST(D3DSPR_RASTOUT_VAL, 0, 0xF),
            (48) | (5 << 24), // DEFI i0 = (count 2, start 0, step 1, -)
            D3D9_DST(D3DSPR_CONSTINT_VAL, 0, 0xF),
            2, 0, 1, 0,
            (27) | (2 << 24), // LOOP aL, i0
            D3D9_DST(D3DSPR_LOOP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_CONSTINT_VAL, 0, 0xE4),
            (1) | (2 << 24), // MOV r0, v0
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4),
            (29), // ENDLOOP
            (1) | (2 << 24), // MOV oPos, r0
            D3D9_DST(D3DSPR_RASTOUT_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4),
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS, vs,
                                              sizeof(vs)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "DEFI+LOOP VS translates");
        TEST_CHECK_SPIRV(spirv, "loop", "DEFI+LOOP VS passes spirv-val");
        TEST_CHECK(module_has_opcode(spirv, 246), "LOOP lowered with OpLoopMerge");
        TEST_CHECK_VALUE_FLOW(spirv, "loop", "LOOP VS value flows v0->Position through the loop body");
    }

    /* Stage B: IFC + BREAK inside a LOOP (structured selection in a loop). */
    {
        const uint32_t vs[] = {
            0xFFFE0300, // vs_3_0
            (31) | (2 << 24), // DCL POSITION v0
            0x80000000 | 0,
            D3D9_DST(D3DSPR_INPUT_VAL, 0, 0xF),
            (31) | (2 << 24), // DCL POSITION oPos
            0x80000000 | 0,
            D3D9_DST(D3DSPR_RASTOUT_VAL, 0, 0xF),
            (48) | (5 << 24), // DEFI i0 = (count 255, start 0, step 1, -)
            D3D9_DST(D3DSPR_CONSTINT_VAL, 0, 0xF),
            255, 0, 1, 0,
            (27) | (2 << 24), // LOOP aL, i0
            D3D9_DST(D3DSPR_LOOP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_CONSTINT_VAL, 0, 0xE4),
            (41) | (2 << 24) | (4 << 16), // IFC_LT r0, c0
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            (44), // BREAK
            (43), // ENDIF
            (1) | (2 << 24), // MOV r0, v0
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4),
            (29), // ENDLOOP
            (1) | (2 << 24), // MOV oPos, r0
            D3D9_DST(D3DSPR_RASTOUT_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4),
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_VS, vs,
                                              sizeof(vs)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "LOOP+IFC+BREAK VS translates");
        TEST_CHECK_SPIRV(spirv, "loop_ifc", "LOOP+IFC+BREAK VS passes spirv-val");
        TEST_CHECK(module_has_opcode(spirv, 246), "IFC-in-loop module has OpLoopMerge");
        TEST_CHECK(module_has_opcode(spirv, 247), "IFC lowered with OpSelectionMerge");
        TEST_CHECK_VALUE_FLOW(spirv, "loop_ifc", "LOOP+IFC+BREAK VS value flows v0->Position");
    }

    /* Stage B: SETP + predicated MOV. The oC0 value must derive from the
     * SETP float comparison itself (through the predicate variable and the
     * predicated select), proving the predicate gates the write. */
    {
        const uint32_t ps[] = {
            0xFFFF0300, // ps_3_0
            (31) | (2 << 24), // DCL TEXCOORD0 v0
            0x80000000 | 5,
            D3D9_DST(D3DSPR_INPUT_VAL, 0, 0xF),
            (81) | (5 << 24), // DEF c0 = (0.5, 0.5, 0.5, 0.5)
            D3D9_DST(D3DSPR_CONST_VAL, 0, 0xF),
            0x3F000000, 0x3F000000, 0x3F000000, 0x3F000000,
            (81) | (5 << 24), // DEF c1 = (1, 1, 1, 1)
            D3D9_DST(D3DSPR_CONST_VAL, 1, 0xF),
            0x3F800000, 0x3F800000, 0x3F800000, 0x3F800000,
            (81) | (5 << 24), // DEF c2 = (2, 2, 2, 2)
            D3D9_DST(D3DSPR_CONST_VAL, 2, 0xF),
            0x40000000, 0x40000000, 0x40000000, 0x40000000,
            (94) | (3 << 24) | (4 << 16), // SETP_LT p0, v0, c0
            D3D9_DST(D3DSPR_PREDICATE_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_INPUT_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            (1) | (2 << 24), // MOV r0, c1
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_CONST_VAL, 1, 0xE4),
            (1) | (3 << 24) | (1u << 28), // (p0) MOV r0, c2
            D3D9_DST(D3DSPR_TEMP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_PREDICATE_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_CONST_VAL, 2, 0xE4),
            (1) | (2 << 24), // MOV oC0, r0
            D3D9_DST(D3DSPR_COLOROUT_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_TEMP_VAL, 0, 0xE4),
            0x0000FFFF
        };
        std::vector<uint32_t> spirv;
        std::string err;
        auto st = svga3_translate_shader_d3d9(SVGA3D_SHADERTYPE_PS, ps,
                                              sizeof(ps)/sizeof(uint32_t), spirv, err);
        TEST_CHECK(st == SVGA3_VLKN_SUCCESS, "SETP+predicated MOV PS translates");
        TEST_CHECK_SPIRV(spirv, "setp", "SETP+predicated MOV PS passes spirv-val");
        TEST_CHECK(module_has_opcode(spirv, 184), "SETP_LT emitted OpFOrdLessThan");
        TEST_CHECK(check_location_derives(spirv, 0, 169) == 1,
                   "oC0 value derives from the predicated OpSelect");
        TEST_CHECK(check_location_derives(spirv, 0, 184) == 1,
                   "oC0 value derives from the SETP comparison through the predicate");
    }

    /* Malformed Stage-B programs must fail closed, never emit SPIR-V. */
    {
        auto rejected = [](const uint32_t* sh, size_t n, SVGA3dShaderType ty) {
            std::vector<uint32_t> spv;
            std::string err;
            return svga3_translate_shader_d3d9(ty, sh, (uint32_t)n, spv, err) != SVGA3_VLKN_SUCCESS;
        };
        const uint32_t breakOutside[] = { 0xFFFF0300, (44), 0x0000FFFF };
        TEST_CHECK(rejected(breakOutside, 3, SVGA3D_SHADERTYPE_PS),
                   "BREAK outside any loop is rejected");
        const uint32_t endloopAlone[] = { 0xFFFE0300, (29), 0x0000FFFF };
        TEST_CHECK(rejected(endloopAlone, 3, SVGA3D_SHADERTYPE_VS),
                   "ENDLOOP without LOOP is rejected");
        const uint32_t elseAlone[] = { 0xFFFF0300, (42), 0x0000FFFF };
        TEST_CHECK(rejected(elseAlone, 3, SVGA3D_SHADERTYPE_PS),
                   "ELSE without IF is rejected");
        const uint32_t loopNoDefi[] = {
            0xFFFE0300,
            (27) | (2 << 24), // LOOP aL, i0 (never defined)
            D3D9_DST(D3DSPR_LOOP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_CONSTINT_VAL, 0, 0xE4),
            (29), // ENDLOOP
            0x0000FFFF
        };
        TEST_CHECK(rejected(loopNoDefi, sizeof(loopNoDefi)/sizeof(uint32_t), SVGA3D_SHADERTYPE_VS),
                   "LOOP over an undefined DEFI register is rejected");
        const uint32_t loopUnclosed[] = {
            0xFFFE0300,
            (48) | (5 << 24), // DEFI i0 = (1, 0, 1, 0)
            D3D9_DST(D3DSPR_CONSTINT_VAL, 0, 0xF),
            1, 0, 1, 0,
            (27) | (2 << 24), // LOOP aL, i0
            D3D9_DST(D3DSPR_LOOP_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_CONSTINT_VAL, 0, 0xE4),
            0x0000FFFF // no ENDLOOP
        };
        TEST_CHECK(rejected(loopUnclosed, sizeof(loopUnclosed)/sizeof(uint32_t), SVGA3D_SHADERTYPE_VS),
                   "Unclosed LOOP at END is rejected");
        const uint32_t setpBadRelop[] = {
            0xFFFF0300,
            (94) | (3 << 24) | (9 << 16), // SETP with comparison function 9 (invalid)
            D3D9_DST(D3DSPR_PREDICATE_VAL, 0, 0xF),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            0x0000FFFF
        };
        TEST_CHECK(rejected(setpBadRelop, sizeof(setpBadRelop)/sizeof(uint32_t), SVGA3D_SHADERTYPE_PS),
                   "SETP with an invalid comparison function is rejected");
        const uint32_t predMovToConstant[] = {
            0xFFFF0300,
            (1) | (3 << 24) | (1u << 28), // (p0) MOV c1, c0 — constants are read-only
            D3D9_DST(D3DSPR_CONST_VAL, 1, 0xF),
            D3D9_SRC(D3DSPR_PREDICATE_VAL, 0, 0xE4),
            D3D9_SRC(D3DSPR_CONST_VAL, 0, 0xE4),
            0x0000FFFF
        };
        TEST_CHECK(rejected(predMovToConstant, sizeof(predMovToConstant)/sizeof(uint32_t), SVGA3D_SHADERTYPE_PS),
                   "Predicated MOV to a read-only destination is rejected");
    }

    std::cout << "All ICD-free translator tests PASSED!" << std::endl;
    return 0;
}
