<div id="pf3e" class="pf w0 h0" data-page-no="3e"><div class="pc pc3e w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg3e.png"/><div class="t m0 x83 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-17.<span class="_ _1a"> </span>Reference links to related information (continued)</div><div class="t m0 x37 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x9a h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Crossbar switch slave<span class="_ _bb"> </span>Peripheral bridge<span class="_ _bc"> </span><span class="fc1">Peripheral bridge</span></div><div class="t m0 x33 h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">2-ported peripheral<span class="_ _42"> </span>GPIO controller<span class="_ _bd"> </span><span class="fc1">GPIO controleer</span></div><div class="t m0 x9 h1b y42b ff1 fsc fc0 sc0 ls0 ws0">3.4.6.1<span class="_ _b"> </span>Crossbar-Light Switch Master Assignments</div><div class="t m0 x9 hf y42c ff3 fs5 fc0 sc0 ls0 ws0">The masters connected to the crossbar switch are assigned as follows:</div><div class="t m0 x9a h6 y42d ff1 fs3 fc0 sc0 ls0 ws0">Master module<span class="_ _ac"> </span>Master port number</div><div class="t m0 x89 h7 y42e ff2 fs4 fc0 sc0 ls0 ws0">ARM core unified bus<span class="_ _be"> </span>0</div><div class="t m0 x89 h7 y42f ff2 fs4 fc0 sc0 ls0 ws1c1">DMA 2</div><div class="t m0 x89 h7 y430 ff2 fs4 fc0 sc0 ls0 ws0">USB OTG<span class="_ _bf"> </span>3</div><div class="t m0 x9 h1b y431 ff1 fsc fc0 sc0 ls0 ws0">3.4.6.2<span class="_ _b"> </span>Crossbar Switch Slave Assignments</div><div class="t m0 x9 hf y432 ff3 fs5 fc0 sc0 ls0 ws0">This device contains 3 slaves connected to the crossbar switch.</div><div class="t m0 x9 hf y433 ff3 fs5 fc0 sc0 ls0 ws0">The slave assignment is as follows:</div><div class="t m0 x9a h6 y434 ff1 fs3 fc0 sc0 ls0 ws0">Slave module<span class="_ _c0"> </span>Slave port number</div><div class="t m0 x89 h7 y435 ff2 fs4 fc0 sc0 ls0 ws0">Flash memory controller<span class="_ _b9"> </span>0</div><div class="t m0 x89 h7 y436 ff2 fs4 fc0 sc0 ls0 ws0">SRAM controller<span class="_ _c1"> </span>1</div><div class="t m0 x89 h7 y437 ff2 fs4 fc0 sc0 ls0 ws0">Peripheral bridge 0<span class="_ _c2"> </span>2</div><div class="t m0 x9 he y438 ff1 fs1 fc0 sc0 ls0 ws0">3.4.7<span class="_ _b"> </span>Peripheral Bridge Configuration</div><div class="t m0 x9 hf y439 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y43a ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">System Modules</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">62<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf3e" data-dest-detail='[62,"XYZ",null,265.5,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.537000px;bottom:675.600000px;width:68.526000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf63" data-dest-detail='[99,"XYZ",null,366,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.288000px;bottom:660.100000px;width:65.025000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
