# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_7.srcs/sources_1/new/bin_cnt1.vhd" \
"../../../../lab_7.srcs/sources_1/new/clock_enable.vhd" \
"../../../../lab_7.srcs/sources_1/new/hex_7seg1.vhd" \
"../../../../lab_7.srcs/sources_1/new/driver_7seg_4digits.vhd" \
"../../../../lab_7.srcs/sim_1/new/tb_driver_7seg_4digits.vhd" \

# Do not sort compile order
nosort
