Elias Ahmed , Jonathan Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.3, p.288-298, March 2004[doi>10.1109/TVLSI.2004.824300]
Altera. 2008. Avalon Interface Specifications. Manual MNL-AVABUSREF-2.0.
ARM. 2001. Amba Specification. Manual ARM IHI 0011A.
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Chin, S. Y. L. and Wilton, S. J. E.2007. Memory footprint reduction for FPGA routing algorithms. InProceedings of the International Conference on Field-Programmable Technology (ICFPT). 1--8.
Philip Christie , Dirk Stroobandt, The interpretation and application of Rent's rule, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.639-648, Dec. 2000[doi>10.1109/92.902258]
Das, J., Wilton, S. J., Leong, P., and Luk, W.2009. Modeling post-techmapping and post-clustering FPGA circuit depth. InProceedings of the IEEE International Conference on Field Programmable Logic and Applications (FPL). 205--211.
eASIC. 2008. ePrize1. http://code.google.com/p/eprize1/.
Wei Mark Fang , Jonathan Rose, Modeling routing demand for early-stage FPGA architecture development, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344694]
D. Ghosh , N. Kapur , J. Harlow, III , F. Brglez, Synthesis of wiring signature-invariant equivalence class circuit mutants and applications to benchmarking, Proceedings of the conference on Design, automation and test in Europe, p.656-663, February 23-26, 1998, Le Palais des Congrés de Paris, France
Gladston, S., Hoffman, B., and Gregoire, N.2001. SXP (Simple eXtensible Pipeline) Processor. http://opencores.org/project.exp.
David Grant , Guy Lemieux, Perturb+mutate: Semisynthetic circuit generation for incremental placement and routing, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.1 n.3, p.1-24, September 2008[doi>10.1145/1391732.1391736]
Harlow, J. and Brglez, F.1997. Synthesis of ESI equivalence class combinational circuit mutants. Tech. rep. 1997-TR@CBL-07-Harlow, North Carolina State University. http://www.cbl.ncsu.edu/publications.
M. D. Hutton , J. Rose , J. P. Grossman , D. G. Corneil, Characterization and parameterized generation of synthetic combinational benchmark circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.985-996, November 2006[doi>10.1109/43.728919]
M. D. Hutton , J. S. Rose , D. G. Corneil, Automatic generation of synthetic sequential benchmark circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.8, p.928-940, November 2006[doi>10.1109/TCAD.2002.800456]
Karypis, G. and Kumar, V.1999. Multilevel k-way hypergraph partitioning. Tech. rep. 98-036, University of Minnesota.
P. D. Kundarewich , J. Rose, Synthetic circuit generation using clustering and iteration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.6, p.869-887, November 2006[doi>10.1109/TCAD.2004.828132]
Ian Kuon , Jonathan Rose, Area and delay trade-offs in the circuit and architecture design of FPGAs, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344695]
Lupas, O.2004. Serial UART. http://opencores.org/project.uart.
Marinissen, E. J., Iyengar, V., and Chakrabarty, K.2007. ITC’02 SOC test benchmarks. http://www.hitech-projects.com/itc02socbenchm/.
Mark, C.2008. A system-level synthetic circuit generator for FPGA architectural analysis. Ph.D. dissertation, University of British Columbia.
Mark, C., Shui, A., and Wilton, S. J. E.2008. A system-level stochastic circuit generator for FPGA architecture evaluation. InProceedings of the International Conference on Field-Programmable Technology (ICFPT’08). 25--32.
J. Pistorius , E. Legai , M. Minoux, PartGen: a generator of very large circuits to benchmark the partitioning of FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.11, p.1314-1321, November 2006[doi>10.1109/43.892855]
D. Stroobandt , P. Verplaetse , J. van Campenhout, Generating synthetic benchmark circuits for evaluating CAD tools, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.1011-1022, November 2006[doi>10.1109/43.863641]
Trimberger, S.2007. Keynote talk: Redefining the FPGA. InProceedings of the International Conference on Field-Programmable Logic and Applications.
Verplaetse, P., Campenhout, J. V., and Stroobandt, D.2000. On synthetic benchmark generation methods. InProceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 213--216.
Steven Joseph Edward Wilton , Jonathan Rose , Zvenko Vranesic, Architectures and algorithms for field-programmable gate arrays with embedded memory, University of Toronto, Toronto, Ont., Canada, 1997
Xilinx. 2006. Virtex-5 family review. Data Sheet DS100.
Yang, S.1991. Logic Synthesis and Optimization Benchmarks User Guide, Versions 3.0. http://books.google.ca/books?id=7ruGuAAACAAJ.
Zarkesh-Ha, P., Davis, J. A., Loh, W., and Meindl, J. D.1998. On a pin versus gate relationship for heterogeneous systems: Heterogeneous Rent’s rule. InProceedings of the Custom Integrated Circuits Conference (CICC). 93--96.
