<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="multi_core_multi_ram_ip.cpp:23:20" msg_id="214-232" msg_severity="INFO" msg_body="Access global_value is in the conditional branch" resolution="214-232" ID="if.else.load.2" BundleName="gmem" VarName="data_ram" LoopLoc="multi_core_multi_ram_ip.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="multi_core_multi_ram_ip(int, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="multi_core_multi_ram_ip.cpp:23:20" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.then.store.1" BundleName="gmem" VarName="data_ram" LoopLoc="multi_core_multi_ram_ip.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="multi_core_multi_ram_ip(int, int*, int*)"/>
</VitisHLS:BurstInfo>

