Analysis & Synthesis report for ProjektSYCYF
Sat May 22 21:58:03 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 Patches 1.49 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "ProjektSYCYF:dsp|korelator:kor|regPrzes:rega"
 10. Port Connectivity Checks: "ProjektSYCYF:dsp|korelator:kor|counter:tima"
 11. Port Connectivity Checks: "ProjektSYCYF:dsp|korelator:kor"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                               ;
+---------------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 22 21:58:03 2021                    ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 Patches 1.49 SJ Lite Edition ;
; Revision Name                   ; ProjektSYCYF                                             ;
; Top-level Entity Name           ; ProjektSYCYFTest                                         ;
; Family                          ; Cyclone V                                                ;
; Logic utilization (in ALMs)     ; N/A                                                      ;
; Total registers                 ; 0                                                        ;
; Total pins                      ; 11                                                       ;
; Total virtual pins              ; 0                                                        ;
; Total block memory bits         ; 0                                                        ;
; Total DSP Blocks                ; 0                                                        ;
; Total HSSI RX PCSs              ; 0                                                        ;
; Total HSSI PMA RX Deserializers ; 0                                                        ;
; Total HSSI TX PCSs              ; 0                                                        ;
; Total HSSI PMA TX Serializers   ; 0                                                        ;
; Total PLLs                      ; 0                                                        ;
; Total DLLs                      ; 0                                                        ;
+---------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; ProjektSYCYFTest   ; ProjektSYCYF       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; ProjektSYCYFTest.v               ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v ;         ;
; Timer.v                          ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/Timer.v            ;         ;
; regPrzes.v                       ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/regPrzes.v         ;         ;
; ProjektSYCYF.v                   ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYF.v     ;         ;
; myout.v                          ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/myout.v            ;         ;
; monitor.v                        ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/monitor.v          ;         ;
; korelator.v                      ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/korelator.v        ;         ;
; detector.v                       ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/detector.v         ;         ;
; counter.v                        ; yes             ; User Verilog HDL File  ; C:/FPGAProjects/ProjektSYCYFBenchtest/counter.v          ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 11    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 11    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
; |ProjektSYCYFTest          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 11   ; 0            ; |ProjektSYCYFTest   ; ProjektSYCYFTest ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProjektSYCYF:dsp|korelator:kor|regPrzes:rega"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProjektSYCYF:dsp|korelator:kor|counter:tima"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tim  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProjektSYCYF:dsp|korelator:kor"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "out[24..24]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 11                              ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 Patches 1.49 SJ Lite Edition
    Info: Processing started: Sat May 22 21:57:47 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjektSYCYF -c ProjektSYCYF
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file projektsycyftest.v
    Info (12023): Found entity 1: ProjektSYCYFTest File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer File: C:/FPGAProjects/ProjektSYCYFBenchtest/Timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regprzes.v
    Info (12023): Found entity 1: regPrzes File: C:/FPGAProjects/ProjektSYCYFBenchtest/regPrzes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file projektsycyf.v
    Info (12023): Found entity 1: ProjektSYCYF File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myout.v
    Info (12023): Found entity 1: myOut File: C:/FPGAProjects/ProjektSYCYFBenchtest/myout.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file monitor.v
    Info (12023): Found entity 1: monitor File: C:/FPGAProjects/ProjektSYCYFBenchtest/monitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file korelator.v
    Info (12023): Found entity 1: korelator File: C:/FPGAProjects/ProjektSYCYFBenchtest/korelator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file generator.v
    Info (12023): Found entity 1: generator File: C:/FPGAProjects/ProjektSYCYFBenchtest/generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file detector.v
    Info (12023): Found entity 1: detector File: C:/FPGAProjects/ProjektSYCYFBenchtest/detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/FPGAProjects/ProjektSYCYFBenchtest/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/FPGAProjects/ProjektSYCYFBenchtest/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conclove.v
    Info (12023): Found entity 1: conclove File: C:/FPGAProjects/ProjektSYCYFBenchtest/conclove.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_div.v
    Info (12023): Found entity 1: clk_div File: C:/FPGAProjects/ProjektSYCYFBenchtest/clk_div.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at regPrzes.v(136): created implicit net for "out" File: C:/FPGAProjects/ProjektSYCYFBenchtest/regPrzes.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at korelator.v(62): created implicit net for "detect" File: C:/FPGAProjects/ProjektSYCYFBenchtest/korelator.v Line: 62
Info (12127): Elaborating entity "ProjektSYCYFTest" for the top level hierarchy
Info (12128): Elaborating entity "ProjektSYCYF" for hierarchy "ProjektSYCYF:dsp" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 11
Info (12128): Elaborating entity "korelator" for hierarchy "ProjektSYCYF:dsp|korelator:kor" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYF.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at korelator.v(62): object "detect" assigned a value but never read File: C:/FPGAProjects/ProjektSYCYFBenchtest/korelator.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at korelator.v(37): object "sin0" assigned a value but never read File: C:/FPGAProjects/ProjektSYCYFBenchtest/korelator.v Line: 37
Warning (10230): Verilog HDL assignment warning at korelator.v(62): truncated value with size 32 to match size of target (1) File: C:/FPGAProjects/ProjektSYCYFBenchtest/korelator.v Line: 62
Info (12128): Elaborating entity "counter" for hierarchy "ProjektSYCYF:dsp|korelator:kor|counter:tima" File: C:/FPGAProjects/ProjektSYCYFBenchtest/korelator.v Line: 58
Warning (10230): Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (5) File: C:/FPGAProjects/ProjektSYCYFBenchtest/counter.v Line: 20
Warning (10230): Verilog HDL assignment warning at counter.v(25): truncated value with size 32 to match size of target (1) File: C:/FPGAProjects/ProjektSYCYFBenchtest/counter.v Line: 25
Info (12128): Elaborating entity "regPrzes" for hierarchy "ProjektSYCYF:dsp|korelator:kor|regPrzes:rega" File: C:/FPGAProjects/ProjektSYCYFBenchtest/korelator.v Line: 59
Warning (10036): Verilog HDL or VHDL warning at regPrzes.v(136): object "out" assigned a value but never read File: C:/FPGAProjects/ProjektSYCYFBenchtest/regPrzes.v Line: 136
Warning (10858): Verilog HDL warning at regPrzes.v(48): object outr used but never assigned File: C:/FPGAProjects/ProjektSYCYFBenchtest/regPrzes.v Line: 48
Warning (10230): Verilog HDL assignment warning at regPrzes.v(136): truncated value with size 8 to match size of target (1) File: C:/FPGAProjects/ProjektSYCYFBenchtest/regPrzes.v Line: 136
Info (12128): Elaborating entity "timer" for hierarchy "ProjektSYCYF:dsp|timer:tima" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYF.v Line: 18
Warning (10230): Verilog HDL assignment warning at Timer.v(13): truncated value with size 32 to match size of target (14) File: C:/FPGAProjects/ProjektSYCYFBenchtest/Timer.v Line: 13
Warning (10230): Verilog HDL assignment warning at Timer.v(18): truncated value with size 32 to match size of target (14) File: C:/FPGAProjects/ProjektSYCYFBenchtest/Timer.v Line: 18
Info (12128): Elaborating entity "detector" for hierarchy "ProjektSYCYF:dsp|detector:detec" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYF.v Line: 20
Warning (10230): Verilog HDL assignment warning at detector.v(6): truncated value with size 32 to match size of target (1) File: C:/FPGAProjects/ProjektSYCYFBenchtest/detector.v Line: 6
Info (12128): Elaborating entity "myOut" for hierarchy "ProjektSYCYF:dsp|myOut:outm" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYF.v Line: 22
Info (12128): Elaborating entity "monitor" for hierarchy "monitor:monit" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 12
Warning (12158): Entity "monitor" contains only dangling pins File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 12
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 2
    Warning (15610): No output dependent on input pin "rst" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 3
    Warning (15610): No output dependent on input pin "ena" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 4
    Warning (15610): No output dependent on input pin "rec[0]" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 6
    Warning (15610): No output dependent on input pin "rec[1]" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 6
    Warning (15610): No output dependent on input pin "rec[2]" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 6
    Warning (15610): No output dependent on input pin "rec[3]" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 6
    Warning (15610): No output dependent on input pin "rec[4]" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 6
    Warning (15610): No output dependent on input pin "rec[5]" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 6
    Warning (15610): No output dependent on input pin "rec[6]" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 6
    Warning (15610): No output dependent on input pin "rec[7]" File: C:/FPGAProjects/ProjektSYCYFBenchtest/ProjektSYCYFTest.v Line: 6
Info (21057): Implemented 11 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Sat May 22 21:58:03 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:38


