{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574551230636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574551230652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 18:20:30 2019 " "Processing started: Sat Nov 23 18:20:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574551230652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551230652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551230652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574551233105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574551233105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adaptor/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adaptor/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "VGA_Adaptor/vga_adapter/vga_pll.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551244105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551244105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adaptor/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adaptor/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_Adaptor/vga_adapter/vga_controller.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551244246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551244246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adaptor/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adaptor/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "VGA_Adaptor/vga_adapter/vga_address_translator.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551244371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551244371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adaptor/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adaptor/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "VGA_Adaptor/vga_adapter/vga_adapter.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551244511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551244511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file image_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_ram " "Found entity 1: image_ram" {  } { { "image_ram.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/image_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551244637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551244637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(135) " "Verilog HDL information at display.v(135): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 135 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574551244746 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(155) " "Verilog HDL information at display.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574551244746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CONTRAST contrast display.v(294) " "Verilog HDL Declaration information at display.v(294): object \"CONTRAST\" differs only in case from object \"contrast\" in the same scope" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574551244746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLUR blur display.v(295) " "Verilog HDL Declaration information at display.v(295): object \"BLUR\" differs only in case from object \"blur\" in the same scope" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574551244746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 6 6 " "Found 6 design units, including 6 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551245043 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551245043 ""} { "Info" "ISGN_ENTITY_NAME" "3 ctrlpath " "Found entity 3: ctrlpath" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551245043 ""} { "Info" "ISGN_ENTITY_NAME" "4 image_process " "Found entity 4: image_process" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551245043 ""} { "Info" "ISGN_ENTITY_NAME" "5 grey_scale " "Found entity 5: grey_scale" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551245043 ""} { "Info" "ISGN_ENTITY_NAME" "6 Contrast_add " "Found entity 6: Contrast_add" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551245043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551245043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574551246980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "display.v" "VGA" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551247183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "VGA_Adaptor/vga_adapter/vga_adapter.v" "user_input_translator" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551247277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "VGA_Adaptor/vga_adapter/vga_adapter.v" "VideoMemory" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551247558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "VGA_Adaptor/vga_adapter/vga_adapter.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551247590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551247590 ""}  } { { "VGA_Adaptor/vga_adapter/vga_adapter.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574551247590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_s9m1.tdf 1 1 " "Using design file db/altsyncram_s9m1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9m1 " "Found entity 1: altsyncram_s9m1" {  } { { "altsyncram_s9m1.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551247824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574551247824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s9m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated " "Elaborating entity \"altsyncram_s9m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551247887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_7la.tdf 1 1 " "Using design file db/decode_7la.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "decode_7la.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551248121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574551248121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|decode_7la:decode2\"" {  } { { "altsyncram_s9m1.tdf" "decode2" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551248183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_01a.tdf 1 1 " "Using design file db/decode_01a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "decode_01a.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551248418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574551248418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "altsyncram_s9m1.tdf" "rden_decode_b" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551248480 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_5hb.tdf 1 1 " "Using design file db/mux_5hb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "mux_5hb.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551248777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574551248777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|mux_5hb:mux3\"" {  } { { "altsyncram_s9m1.tdf" "mux3" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551248840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "VGA_Adaptor/vga_adapter/vga_adapter.v" "mypll" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551249059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "VGA_Adaptor/vga_adapter/vga_pll.v" "altpll_component" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551249293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "VGA_Adaptor/vga_adapter/vga_pll.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551249324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551249324 ""}  } { { "VGA_Adaptor/vga_adapter/vga_pll.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574551249324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altpll_80u.tdf 1 1 " "Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "altpll_80u.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551249543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574551249543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551249605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "VGA_Adaptor/vga_adapter/vga_adapter.v" "controller" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551249746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:m0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:m0\"" {  } { { "display.v" "m0" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551249902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 display.v(175) " "Verilog HDL assignment warning at display.v(175): truncated value with size 32 to match size of target (15)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551249902 "|display|datapath:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_ram datapath:m0\|image_ram:m0 " "Elaborating entity \"image_ram\" for hierarchy \"datapath:m0\|image_ram:m0\"" {  } { { "display.v" "m0" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551250074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\"" {  } { { "image_ram.v" "altsyncram_component" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/image_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551250184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\"" {  } { { "image_ram.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/image_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551250215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 160x120_8bit.mif " "Parameter \"init_file\" = \"160x120_8bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20000 " "Parameter \"numwords_a\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551250215 ""}  } { { "image_ram.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/image_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574551250215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_uqo1.tdf 1 1 " "Using design file db/altsyncram_uqo1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqo1 " "Found entity 1: altsyncram_uqo1" {  } { { "altsyncram_uqo1.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/altsyncram_uqo1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551250449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574551250449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqo1 datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated " "Elaborating entity \"altsyncram_uqo1\" for hierarchy \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551250512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_process datapath:m0\|image_process:m1 " "Elaborating entity \"image_process\" for hierarchy \"datapath:m0\|image_process:m1\"" {  } { { "display.v" "m1" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551252996 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "blur display.v(299) " "Verilog HDL warning at display.v(299): object blur used but never assigned" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 299 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574551252996 "|display|datapath:m0|image_process:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blur 0 display.v(299) " "Net \"blur\" at display.v(299) has no driver or initial value, using a default initial value '0'" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 299 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574551253012 "|display|datapath:m0|image_process:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_scale datapath:m0\|image_process:m1\|grey_scale:g0 " "Elaborating entity \"grey_scale\" for hierarchy \"datapath:m0\|image_process:m1\|grey_scale:g0\"" {  } { { "display.v" "g0" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551253168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(339) " "Verilog HDL assignment warning at display.v(339): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253168 "|display|datapath:m0|image_process:m1|grey_scale:g0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(340) " "Verilog HDL assignment warning at display.v(340): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253168 "|display|datapath:m0|image_process:m1|grey_scale:g0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(341) " "Verilog HDL assignment warning at display.v(341): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253168 "|display|datapath:m0|image_process:m1|grey_scale:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contrast_add datapath:m0\|image_process:m1\|Contrast_add:g1 " "Elaborating entity \"Contrast_add\" for hierarchy \"datapath:m0\|image_process:m1\|Contrast_add:g1\"" {  } { { "display.v" "g1" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(376) " "Verilog HDL assignment warning at display.v(376): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(380) " "Verilog HDL assignment warning at display.v(380): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 display.v(382) " "Verilog HDL assignment warning at display.v(382): truncated value with size 16 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(385) " "Verilog HDL assignment warning at display.v(385): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(389) " "Verilog HDL assignment warning at display.v(389): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 display.v(391) " "Verilog HDL assignment warning at display.v(391): truncated value with size 16 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(394) " "Verilog HDL assignment warning at display.v(394): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(398) " "Verilog HDL assignment warning at display.v(398): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 display.v(400) " "Verilog HDL assignment warning at display.v(400): truncated value with size 16 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(408) " "Verilog HDL assignment warning at display.v(408): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 display.v(412) " "Verilog HDL assignment warning at display.v(412): truncated value with size 16 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(414) " "Verilog HDL assignment warning at display.v(414): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 display.v(418) " "Verilog HDL assignment warning at display.v(418): truncated value with size 16 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(420) " "Verilog HDL assignment warning at display.v(420): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 display.v(424) " "Verilog HDL assignment warning at display.v(424): truncated value with size 16 to match size of target (8)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempR1 display.v(373) " "Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable \"tempR1\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 373 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_out display.v(373) " "Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable \"r_out\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 373 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempG1 display.v(373) " "Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable \"tempG1\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 373 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574551253340 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_out display.v(373) " "Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable \"g_out\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 373 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempB1 display.v(373) " "Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable \"tempB1\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 373 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_out display.v(373) " "Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable \"b_out\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 373 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[0\] display.v(393) " "Inferred latch for \"tempB1\[0\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[1\] display.v(393) " "Inferred latch for \"tempB1\[1\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[2\] display.v(393) " "Inferred latch for \"tempB1\[2\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[3\] display.v(393) " "Inferred latch for \"tempB1\[3\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[4\] display.v(393) " "Inferred latch for \"tempB1\[4\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[5\] display.v(393) " "Inferred latch for \"tempB1\[5\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[6\] display.v(393) " "Inferred latch for \"tempB1\[6\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[7\] display.v(393) " "Inferred latch for \"tempB1\[7\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[8\] display.v(393) " "Inferred latch for \"tempB1\[8\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[9\] display.v(393) " "Inferred latch for \"tempB1\[9\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[10\] display.v(393) " "Inferred latch for \"tempB1\[10\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[11\] display.v(393) " "Inferred latch for \"tempB1\[11\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[12\] display.v(393) " "Inferred latch for \"tempB1\[12\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[13\] display.v(393) " "Inferred latch for \"tempB1\[13\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[14\] display.v(393) " "Inferred latch for \"tempB1\[14\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB1\[15\] display.v(393) " "Inferred latch for \"tempB1\[15\]\" at display.v(393)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 393 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[0\] display.v(384) " "Inferred latch for \"tempG1\[0\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[1\] display.v(384) " "Inferred latch for \"tempG1\[1\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[2\] display.v(384) " "Inferred latch for \"tempG1\[2\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[3\] display.v(384) " "Inferred latch for \"tempG1\[3\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[4\] display.v(384) " "Inferred latch for \"tempG1\[4\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[5\] display.v(384) " "Inferred latch for \"tempG1\[5\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[6\] display.v(384) " "Inferred latch for \"tempG1\[6\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[7\] display.v(384) " "Inferred latch for \"tempG1\[7\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[8\] display.v(384) " "Inferred latch for \"tempG1\[8\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[9\] display.v(384) " "Inferred latch for \"tempG1\[9\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[10\] display.v(384) " "Inferred latch for \"tempG1\[10\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[11\] display.v(384) " "Inferred latch for \"tempG1\[11\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[12\] display.v(384) " "Inferred latch for \"tempG1\[12\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[13\] display.v(384) " "Inferred latch for \"tempG1\[13\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[14\] display.v(384) " "Inferred latch for \"tempG1\[14\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempG1\[15\] display.v(384) " "Inferred latch for \"tempG1\[15\]\" at display.v(384)" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551253355 "|display|datapath:m0|image_process:m1|Contrast_add:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlpath ctrlpath:m1 " "Elaborating entity \"ctrlpath\" for hierarchy \"ctrlpath:m1\"" {  } { { "display.v" "m1" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551253512 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display.v(235) " "Verilog HDL Case Statement warning at display.v(235): incomplete case statement has no default case item" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 235 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574551253527 "|display|ctrlpath:m1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display.v(235) " "Verilog HDL Case Statement information at display.v(235): all case item expressions in this case statement are onehot" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 235 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574551253527 "|display|ctrlpath:m1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:m0\|image_process:m1\|grey_scale:g0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:m0\|image_process:m1\|grey_scale:g0\|Div0\"" {  } { { "display.v" "Div0" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 339 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551255340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:m0\|image_process:m1\|grey_scale:g0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:m0\|image_process:m1\|grey_scale:g0\|Div1\"" {  } { { "display.v" "Div1" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 339 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551255340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:m0\|image_process:m1\|grey_scale:g0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:m0\|image_process:m1\|grey_scale:g0\|Div2\"" {  } { { "display.v" "Div2" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551255340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:m0\|image_process:m1\|grey_scale:g0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:m0\|image_process:m1\|grey_scale:g0\|Div3\"" {  } { { "display.v" "Div3" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551255340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:m0\|image_process:m1\|grey_scale:g0\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:m0\|image_process:m1\|grey_scale:g0\|Div4\"" {  } { { "display.v" "Div4" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551255340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:m0\|image_process:m1\|grey_scale:g0\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:m0\|image_process:m1\|grey_scale:g0\|Div5\"" {  } { { "display.v" "Div5" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551255340 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574551255340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:m0\|image_process:m1\|grey_scale:g0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath:m0\|image_process:m1\|grey_scale:g0\|lpm_divide:Div0\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 339 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551255606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:m0\|image_process:m1\|grey_scale:g0\|lpm_divide:Div0 " "Instantiated megafunction \"datapath:m0\|image_process:m1\|grey_scale:g0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551255606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551255606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551255606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551255606 ""}  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 339 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574551255606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "lpm_divide_lbm.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551255809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551255809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "sign_div_unsign_rlh.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551256121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551256121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "alt_u_div_sve.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551256434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551256434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:m0\|image_process:m1\|grey_scale:g0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"datapath:m0\|image_process:m1\|grey_scale:g0\|lpm_divide:Div1\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 339 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551256652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:m0\|image_process:m1\|grey_scale:g0\|lpm_divide:Div1 " "Instantiated megafunction \"datapath:m0\|image_process:m1\|grey_scale:g0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551256652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551256652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551256652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574551256652 ""}  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 339 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574551256652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "lpm_divide_hbm.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551256871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551256871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "sign_div_unsign_9nh.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551257184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551257184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "alt_u_div_o2f.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574551257559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551257559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574551261981 "|display|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574551261981 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574551262184 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574551264653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/output_files/display.map.smsg " "Generated suppressed messages file //SRVA/Homes\$/tianyix2/Desktop/fp_3.3/output_files/display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551265059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574551266934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574551266934 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1574551267465 ""}  } { { "altpll_80u.tdf" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1574551267465 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551268215 "|display|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551268215 "|display|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551268215 "|display|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551268215 "|display|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551268215 "|display|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551268215 "|display|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551268215 "|display|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "display.v" "" { Text "//SRVA/Homes\$/tianyix2/Desktop/fp_3.3/display.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574551268215 "|display|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574551268215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4289 " "Implemented 4289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574551268231 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574551268231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4097 " "Implemented 4097 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574551268231 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574551268231 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574551268231 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574551268231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574551268231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "800 " "Peak virtual memory: 800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574551268559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 18:21:08 2019 " "Processing ended: Sat Nov 23 18:21:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574551268559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574551268559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574551268559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574551268559 ""}
