Release 12.4 Map M.81d (nt64)
Xilinx Mapping Report File for Design 'toplevel'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail
-ir off -pr off -lc off -power off -o toplevel_map.ncd toplevel.ngd toplevel.pcf
 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.52.76.2 $
Mapped Date    : Sun Nov 10 17:25:55 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:   22
Slice Logic Utilization:
  Number of Slice Registers:                   782 out of  18,224    4%
    Number used as Flip Flops:                 782
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        863 out of   9,112    9%
    Number used as logic:                      719 out of   9,112    7%
      Number using O6 output only:             573
      Number using O5 output only:               6
      Number using O5 and O6:                  140
      Number used as ROM:                        0
    Number used as Memory:                     116 out of   2,176    5%
      Number used as Dual Port RAM:            116
        Number using O6 output only:            20
        Number using O5 output only:             4
        Number using O5 and O6:                 92
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:     28
      Number with same-slice register load:     27
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   334 out of   2,278   14%
  Number of LUT Flip Flop pairs used:        1,134
    Number with an unused Flip Flop:           425 out of   1,134   37%
    Number with an unused LUT:                 271 out of   1,134   23%
    Number of fully used LUT-FF pairs:         438 out of   1,134   38%
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              66 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       138 out of     232   59%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          3 out of      64    4%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            4 out of      32   12%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.14

Peak Memory Usage:  408 MB
Total REAL time to MAP completion:  1 mins 18 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS23_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS24_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS34_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS6_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS7_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS32_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS22_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS33_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS25_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS35_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS8_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS14_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS21_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS15_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/Mram_REGS2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/Mram_REGS1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@xilinx.license.idi.ntnu.no'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
INFO:LIT:243 - Logical network dmem_address_wr_com<31> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<30> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<29> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<28> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<27> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<26> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<25> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<24> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<23> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<22> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<21> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<20> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<19> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<18> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<17> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<16> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<15> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<14> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<13> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<12> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<11> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<10> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<9> has no load.
INFO:LIT:243 - Logical network dmem_address_wr_com<8> has no load.
INFO:LIT:243 - Logical network instr_data2<31> has no load.
INFO:LIT:243 - Logical network instr_data2<30> has no load.
INFO:LIT:243 - Logical network instr_data2<29> has no load.
INFO:LIT:243 - Logical network instr_data2<28> has no load.
INFO:LIT:243 - Logical network instr_data2<27> has no load.
INFO:LIT:243 - Logical network instr_data2<26> has no load.
INFO:LIT:243 - Logical network instr_data2<15> has no load.
INFO:LIT:243 - Logical network instr_data2<14> has no load.
INFO:LIT:243 - Logical network instr_data2<13> has no load.
INFO:LIT:243 - Logical network instr_data2<12> has no load.
INFO:LIT:243 - Logical network instr_data2<11> has no load.
INFO:LIT:243 - Logical network instr_data2<10> has no load.
INFO:LIT:243 - Logical network instr_data2<9> has no load.
INFO:LIT:243 - Logical network instr_data2<8> has no load.
INFO:LIT:243 - Logical network instr_data2<7> has no load.
INFO:LIT:243 - Logical network instr_data2<6> has no load.
INFO:LIT:243 - Logical network instr_addr2<31> has no load.
INFO:LIT:243 - Logical network instr_addr2<30> has no load.
INFO:LIT:243 - Logical network instr_addr2<29> has no load.
INFO:LIT:243 - Logical network instr_addr2<28> has no load.
INFO:LIT:243 - Logical network instr_addr2<27> has no load.
INFO:LIT:243 - Logical network instr_addr2<26> has no load.
INFO:LIT:243 - Logical network instr_addr2<25> has no load.
INFO:LIT:243 - Logical network instr_addr2<24> has no load.
INFO:LIT:243 - Logical network instr_addr2<23> has no load.
INFO:LIT:243 - Logical network instr_addr2<22> has no load.
INFO:LIT:243 - Logical network instr_addr2<21> has no load.
INFO:LIT:243 - Logical network instr_addr2<20> has no load.
INFO:LIT:243 - Logical network instr_addr2<19> has no load.
INFO:LIT:243 - Logical network instr_addr2<18> has no load.
INFO:LIT:243 - Logical network instr_addr2<17> has no load.
INFO:LIT:243 - Logical network instr_addr2<16> has no load.
INFO:LIT:243 - Logical network instr_addr2<15> has no load.
INFO:LIT:243 - Logical network instr_addr2<14> has no load.
INFO:LIT:243 - Logical network instr_addr2<13> has no load.
INFO:LIT:243 - Logical network instr_addr2<12> has no load.
INFO:LIT:243 - Logical network instr_addr2<11> has no load.
INFO:LIT:243 - Logical network instr_addr2<10> has no load.
INFO:LIT:243 - Logical network instr_addr2<9> has no load.
INFO:LIT:243 - Logical network instr_addr2<8> has no load.
INFO:LIT:243 - Logical network bus_address_in<0> has no load.
INFO:LIT:243 - Logical network bus_address_in<1> has no load.
INFO:LIT:243 - Logical network bus_address_in<2> has no load.
INFO:LIT:243 - Logical network bus_address_in<3> has no load.
INFO:LIT:243 - Logical network bus_address_in<4> has no load.
INFO:LIT:243 - Logical network bus_address_in<5> has no load.
INFO:LIT:243 - Logical network bus_address_in<6> has no load.
INFO:LIT:243 - Logical network bus_address_in<7> has no load.
INFO:LIT:243 - Logical network bus_address_in<8> has no load.
INFO:LIT:243 - Logical network bus_address_in<9> has no load.
INFO:LIT:243 - Logical network bus_address_in<10> has no load.
INFO:LIT:243 - Logical network bus_address_in<11> has no load.
INFO:LIT:243 - Logical network bus_address_in<12> has no load.
INFO:LIT:243 - Logical network bus_address_in<13> has no load.
INFO:LIT:243 - Logical network bus_address_in<14> has no load.
INFO:LIT:243 - Logical network bus_address_in<15> has no load.
INFO:LIT:243 - Logical network bus_address_in<16> has no load.
INFO:LIT:243 - Logical network bus_address_in<17> has no load.
INFO:LIT:243 - Logical network bus_address_in<18> has no load.
INFO:LIT:243 - Logical network bus_address_in<19> has no load.
INFO:LIT:243 - Logical network bus_address_in<20> has no load.
INFO:LIT:243 - Logical network bus_address_in<21> has no load.
INFO:LIT:243 - Logical network bus_address_in<22> has no load.
INFO:LIT:243 - Logical network bus_address_in<23> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<71> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<70> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<69> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<68> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<67> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<66> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<65> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<64> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<63> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IFIDs<62> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/IDEXs<138> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/Ops<3> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS92/SPO has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS91/SPO has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS261/SPO has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS161/SPO has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS162/SPO has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS362/SPO has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS262/SPO has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS361/SPO has
   no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/Mram_REGS31/SPO has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/Mram_REGS32/SPO has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/Mram_REGS33/SPO has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/Mram_REGS34/SPO has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/SPO has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS2/SPO has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/Addressincrementer/CAUX<0> has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/Addressincrementer/COUT has no
   load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/ALUTD/LAST_ALU4B/COUT<3> has no
   load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/ALUTD/LAST_ALU4B/COUT<1> has no
   load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/ALUTD/LAST_ALU4B/COUT<0> has no
   load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/ALUTD/LAST_ALU4B/G has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/ALUTD/LAST_ALU4B/P has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[7].NEXT_ALU4B/COUT<3> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[7].NEXT_ALU4B/COUT<1> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[7].NEXT_ALU4B/COUT<0> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[6].NEXT_ALU4B/COUT<3> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[6].NEXT_ALU4B/COUT<1> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[6].NEXT_ALU4B/COUT<0> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[5].NEXT_ALU4B/COUT<3> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[5].NEXT_ALU4B/COUT<1> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[5].NEXT_ALU4B/COUT<0> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[4].NEXT_ALU4B/COUT<3> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[4].NEXT_ALU4B/COUT<1> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[4].NEXT_ALU4B/COUT<0> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[3].NEXT_ALU4B/COUT<3> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[3].NEXT_ALU4B/COUT<1> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[3].NEXT_ALU4B/COUT<0> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[2].NEXT_ALU4B/COUT<3> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[2].NEXT_ALU4B/COUT<1> has no load.
INFO:LIT:243 - Logical network
   MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[2].NEXT_ALU4B/COUT<0> has no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU4B/COUT<3> has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU4B/COUT<1> has
   no load.
INFO:LIT:243 - Logical network MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU4B/COUT<0> has
   no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  13 block(s) optimized away
  16 signal(s) removed
  52 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "instr_data2<31>" is unused and has been removed.
The signal "instr_data2<30>" is unused and has been removed.
The signal "instr_data2<29>" is unused and has been removed.
The signal "instr_data2<28>" is unused and has been removed.
The signal "instr_data2<27>" is unused and has been removed.
The signal "instr_data2<26>" is unused and has been removed.
The signal "instr_data2<15>" is unused and has been removed.
The signal "instr_data2<14>" is unused and has been removed.
The signal "instr_data2<13>" is unused and has been removed.
The signal "instr_data2<12>" is unused and has been removed.
The signal "instr_data2<11>" is unused and has been removed.
The signal "instr_data2<10>" is unused and has been removed.
The signal "instr_data2<9>" is unused and has been removed.
The signal "instr_data2<8>" is unused and has been removed.
The signal "instr_data2<7>" is unused and has been removed.
The signal "instr_data2<6>" is unused and has been removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		DATA_MEM/XST_GND
VCC 		DATA_MEM/XST_VCC
GND 		INST_MEM/XST_GND
VCC 		INST_MEM/XST_VCC
GND 		MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/XST_GND
GND 		MIPS_SC_PROCESSOR/Branch_predicition_unit/XST_GND
VCC 		MIPS_SC_PROCESSOR/Branch_predicition_unit/XST_VCC
GND 		MIPS_SC_PROCESSOR/PATH2_ALU/XST_GND
VCC 		MIPS_SC_PROCESSOR/PATH2_ALU/XST_VCC
GND 		MIPS_SC_PROCESSOR/REGISTER_F/XST_GND
GND 		MIPS_SC_PROCESSOR/XST_GND
VCC 		MIPS_SC_PROCESSOR/XST_VCC
GND 		TDT4255_COM/XST_GND

Redundant Block(s):
TYPE 		BLOCK
INV 		DATA_MEM/CLK_inv_INV_0
INV 		INST_MEM/CLK_inv_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv1_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv2_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv3_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv4_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv5_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv6_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv7_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv8_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv9_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv10_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv11_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv12_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv13_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv14_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv15_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv16_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv17_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv18_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv19_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv20_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv21_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv22_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv23_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv24_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv25_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv26_INV_0
INV 		MIPS_SC_PROCESSOR/REGISTER_F/CLK_inv27_INV_0
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output251
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output241
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output221
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output211
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output201
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output191
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output181
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output171
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output161
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output151
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output141
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output131
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output111
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output101
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output91
LUT3 		MIPS_SC_PROCESSOR/BranchTAKEN_MUX/Mmux_output81
LUT1 		MIPS_SC_PROCESSOR/Madd_imem_address2_cy<1>_rt
LUT1 		MIPS_SC_PROCESSOR/Madd_imem_address2_cy<2>_rt
LUT1 		MIPS_SC_PROCESSOR/Madd_imem_address2_cy<3>_rt
LUT1 		MIPS_SC_PROCESSOR/Madd_imem_address2_cy<4>_rt
LUT1 		MIPS_SC_PROCESSOR/Madd_imem_address2_cy<5>_rt
LUT1 		MIPS_SC_PROCESSOR/Madd_imem_address2_cy<6>_rt

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| bus_address_in<24>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_address_in<25>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_address_in<26>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_address_in<27>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_address_in<28>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_address_in<29>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_address_in<30>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_address_in<31>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<0>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<1>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<2>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<3>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<4>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<5>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<6>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<7>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<8>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<9>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<10>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<11>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<12>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<13>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<14>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<15>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<16>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<17>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<18>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<19>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<20>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<21>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<22>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<23>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<24>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<25>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<26>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<27>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<28>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<29>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<30>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_in<31>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| bus_data_out<0>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<1>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<2>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<3>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<4>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<5>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<6>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<7>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<8>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<9>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<10>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<11>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<12>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<13>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<14>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<15>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<16>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<17>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<18>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<19>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<20>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<21>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<22>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<23>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<24>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<25>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<26>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<27>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<28>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<29>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<30>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| bus_data_out<31>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<0>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<1>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<2>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<3>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<4>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<5>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<6>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<7>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<8>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<9>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<10>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<11>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<12>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<13>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<14>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<15>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<16>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<17>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<18>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<19>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<20>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<21>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<22>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<23>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<24>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<25>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<26>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<27>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<28>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<29>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<30>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| command<31>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| reset                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| status<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<8>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<9>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<10>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<11>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<12>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<13>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<14>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<15>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<16>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<17>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<18>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<19>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<20>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<21>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<22>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<23>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<24>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<25>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<26>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<27>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<28>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<29>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<30>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| status<31>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------

Section 12 - Control Set Information
------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                    | Set Signal | Enable Signal                           | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------+
| clk_BUFGP    |                                 |            | MIPS_SC_PROCESSOR/buffer_write          | 7                | 34             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/EXMEM/reset_1 |            |                                         | 21               | 47             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/EXMEM/reset_2 |            |                                         | 15               | 47             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IDEX/reset_1  |            |                                         | 13               | 50             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IDEX/reset_2  |            |                                         | 12               | 50             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IDEX/reset_3  |            |                                         | 9                | 38             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IDEX/reset_4  |            |                                         | 11               | 38             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IDEX/reset_5  |            |                                         | 11               | 39             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IDEXreset     |            |                                         | 9                | 33             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IFID/reset_1  |            | MIPS_SC_PROCESSOR/IFID/write_enable_1   | 11               | 36             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IFID/reset_2  |            | MIPS_SC_PROCESSOR/IFID/write_enable_2   | 15               | 36             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/IFIDreset     |            | MIPS_SC_PROCESSOR/IFIDwrite             | 11               | 34             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/MEMWB/reset_1 |            |                                         | 10               | 37             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/reset_1       |            |                                         | 14               | 44             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/reset_2       |            |                                         | 10               | 35             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/reset_3       |            | MIPS_SC_PROCESSOR/EXMEM_data_out<172>_1 | 8                | 32             |
| clk_BUFGP    | MIPS_SC_PROCESSOR/reset_4       |            | MIPS_SC_PROCESSOR/EXMEMs<172>           | 8                | 32             |
| clk_BUFGP    | TDT4255_COM/_n0076_inv_0        |            |                                         | 9                | 40             |
| clk_BUFGP    | TDT4255_COM/_n0087_inv_0        |            |                                         | 2                | 8              |
| clk_BUFGP    | TDT4255_COM/_n0090_inv_0        |            |                                         | 14               | 32             |
| clk_BUFGP    | TDT4255_COM/state<2>_0          |            |                                         | 1                | 1              |
| clk_BUFGP    | reset_IBUF                      |            | MIPS_SC_PROCESSOR/control_enable        | 19               | 32             |
| clk_BUFGP    | reset_IBUF_1                    |            |                                         | 4                | 7              |
| clk_BUFGP    | reset_IBUF_1                    |            | TDT4255_COM/_n0108_inv                  | 5                | 32             |
+-------------------------------------------------------------------------------------------------------------------------------------------+
| ~clk_BUFGP   |                                 |            | MIPS_SC_PROCESSOR/MEMWBs<69>            | 23               | 176            |
+-------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                     | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| toplevel/                  |           | 23/679        | 0/782         | 28/829        | 0/116         | 0/3       | 0/4     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel                                                              |
| +DATA_MEM                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/DATA_MEM                                                     |
| +INST_MEM                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/INST_MEM                                                     |
| +MIPS_SC_PROCESSOR         |           | 26/618        | 0/662         | 59/771        | 0/116         | 0/0       | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR                                            |
| ++ALUOpModule              |           | 3/3           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUOpModule                                |
| ++ALUTD                    |           | 20/100        | 0/0           | 23/141        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD                                      |
| +++BEGIN_ALU4B             |           | 7/11          | 0/0           | 7/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU4B                          |
| ++++FULLADDER_ALU          |           | 4/4           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU4B/FULLADDER_ALU            |
| +++GEN_ALU[2].NEXT_ALU4B   |           | 4/10          | 0/0           | 6/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[2].NEXT_ALU4B                |
| ++++FULLADDER_ALU          |           | 6/6           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[2].NEXT_ALU4B/FULLADDER_ALU  |
| +++GEN_ALU[3].NEXT_ALU4B   |           | 5/9           | 0/0           | 6/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[3].NEXT_ALU4B                |
| ++++FULLADDER_ALU          |           | 4/4           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[3].NEXT_ALU4B/FULLADDER_ALU  |
| +++GEN_ALU[4].NEXT_ALU4B   |           | 5/9           | 0/0           | 6/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[4].NEXT_ALU4B                |
| ++++FULLADDER_ALU          |           | 4/4           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[4].NEXT_ALU4B/FULLADDER_ALU  |
| +++GEN_ALU[5].NEXT_ALU4B   |           | 5/10          | 0/0           | 6/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[5].NEXT_ALU4B                |
| ++++FULLADDER_ALU          |           | 5/5           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[5].NEXT_ALU4B/FULLADDER_ALU  |
| +++GEN_ALU[6].NEXT_ALU4B   |           | 5/10          | 0/0           | 6/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[6].NEXT_ALU4B                |
| ++++FULLADDER_ALU          |           | 5/5           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[6].NEXT_ALU4B/FULLADDER_ALU  |
| +++GEN_ALU[7].NEXT_ALU4B   |           | 5/11          | 0/0           | 6/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[7].NEXT_ALU4B                |
| ++++FULLADDER_ALU          |           | 6/6           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/GEN_ALU[7].NEXT_ALU4B/FULLADDER_ALU  |
| +++LAST_ALU4B              |           | 6/10          | 0/0           | 6/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/LAST_ALU4B                           |
| ++++FULLADDER_ALU          |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALUTD/LAST_ALU4B/FULLADDER_ALU             |
| ++ALU_INPUT_MUX            |           | 16/16         | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ALU_INPUT_MUX                              |
| ++Addressincrementer       |           | 0/59          | 0/0           | 0/59          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer                         |
| +++GEN_ADDER[10].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[10].NEXT_FA   |
| +++GEN_ADDER[11].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[11].NEXT_FA   |
| +++GEN_ADDER[12].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[12].NEXT_FA   |
| +++GEN_ADDER[13].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[13].NEXT_FA   |
| +++GEN_ADDER[14].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[14].NEXT_FA   |
| +++GEN_ADDER[15].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[15].NEXT_FA   |
| +++GEN_ADDER[16].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[16].NEXT_FA   |
| +++GEN_ADDER[17].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[17].NEXT_FA   |
| +++GEN_ADDER[18].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[18].NEXT_FA   |
| +++GEN_ADDER[19].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[19].NEXT_FA   |
| +++GEN_ADDER[1].NEXT_FA    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[1].NEXT_FA    |
| +++GEN_ADDER[20].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[20].NEXT_FA   |
| +++GEN_ADDER[21].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[21].NEXT_FA   |
| +++GEN_ADDER[22].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[22].NEXT_FA   |
| +++GEN_ADDER[23].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[23].NEXT_FA   |
| +++GEN_ADDER[24].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[24].NEXT_FA   |
| +++GEN_ADDER[25].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[25].NEXT_FA   |
| +++GEN_ADDER[26].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[26].NEXT_FA   |
| +++GEN_ADDER[27].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[27].NEXT_FA   |
| +++GEN_ADDER[28].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[28].NEXT_FA   |
| +++GEN_ADDER[29].NEXT_FA   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[29].NEXT_FA   |
| +++GEN_ADDER[2].NEXT_FA    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[2].NEXT_FA    |
| +++GEN_ADDER[30].NEXT_FA   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[30].NEXT_FA   |
| +++GEN_ADDER[31].NEXT_FA   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[31].NEXT_FA   |
| +++GEN_ADDER[3].NEXT_FA    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[3].NEXT_FA    |
| +++GEN_ADDER[4].NEXT_FA    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[4].NEXT_FA    |
| +++GEN_ADDER[5].NEXT_FA    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[5].NEXT_FA    |
| +++GEN_ADDER[6].NEXT_FA    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[6].NEXT_FA    |
| +++GEN_ADDER[7].NEXT_FA    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[7].NEXT_FA    |
| +++GEN_ADDER[8].NEXT_FA    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[8].NEXT_FA    |
| +++GEN_ADDER[9].NEXT_FA    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Addressincrementer/GEN_ADDER[9].NEXT_FA    |
| ++BRANCH_PREDICTION_BUFFER |           | 2/2           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER                   |
| ++BRANCH_TARGET_BUFFER     |           | 4/4           | 0/0           | 16/16         | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER                       |
| ++Branch_MUX               |           | 10/10         | 0/0           | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Branch_MUX                                 |
| ++Branch_predicition_unit  |           | 9/9           | 0/0           | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Branch_predicition_unit                    |
| ++CONTROL_OUTPUT           |           | 5/5           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/CONTROL_OUTPUT                             |
| ++CONTROL_UNIT             |           | 5/5           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/CONTROL_UNIT                               |
| ++COUNTER                  |           | 19/19         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/COUNTER                                    |
| ++DETECTION_UNIT           |           | 7/7           | 0/0           | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/DETECTION_UNIT                             |
| ++EXMEM                    |           | 52/52         | 138/138       | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/EXMEM                                      |
| ++ForwardmuxA              |           | 28/28         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ForwardmuxA                                |
| ++ForwardmuxB              |           | 15/15         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/ForwardmuxB                                |
| ++Forwardunit              |           | 9/9           | 0/0           | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Forwardunit                                |
| ++HI                       |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/HI                                         |
| ++IDEX                     |           | 67/67         | 248/248       | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/IDEX                                       |
| ++IFID                     |           | 40/40         | 106/106       | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/IFID                                       |
| ++JUMP_MUX                 |           | 19/19         | 0/0           | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/JUMP_MUX                                   |
| ++LO                       |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/LO                                         |
| ++MEMWB                    |           | 21/21         | 72/72         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/MEMWB                                      |
| ++PATH2_ALU                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 4/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/PATH2_ALU                                  |
| ++REGISTER_F               |           | 59/59         | 0/0           | 220/220       | 92/92         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/REGISTER_F                                 |
| ++REVERT_PREDICTION_MUX    |           | 9/9           | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/REVERT_PREDICTION_MUX                      |
| ++Regdest_MUX              |           | 13/13         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Regdest_MUX                                |
| ++Vliwcore2                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/Vliwcore2                                  |
| ++WRITEREG_MUX1            |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/WRITEREG_MUX1                              |
| ++global_prediction        |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/MIPS_SC_PROCESSOR/global_prediction                          |
| +TDT4255_COM               |           | 38/38         | 120/120       | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | toplevel/TDT4255_COM                                                  |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
