
adxl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036b0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b10  080037c0  080037c0  000137c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080042d0  080042d0  000142d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080042d4  080042d4  000142d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  080042d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000458  2000007c  08004354  0002007c  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  200004d4  08004354  000204d4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005687  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001413  00000000  00000000  0002572c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005f8  00000000  00000000  00026b40  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000520  00000000  00000000  00027138  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002701  00000000  00000000  00027658  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001fe6  00000000  00000000  00029d59  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002bd3f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001bd0  00000000  00000000  0002bdbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002d98c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	080037a8 	.word	0x080037a8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	080037a8 	.word	0x080037a8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__gedf2>:
 80008e4:	f04f 3cff 	mov.w	ip, #4294967295
 80008e8:	e006      	b.n	80008f8 <__cmpdf2+0x4>
 80008ea:	bf00      	nop

080008ec <__ledf2>:
 80008ec:	f04f 0c01 	mov.w	ip, #1
 80008f0:	e002      	b.n	80008f8 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__cmpdf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000900:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000904:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800090e:	d01b      	beq.n	8000948 <__cmpdf2+0x54>
 8000910:	b001      	add	sp, #4
 8000912:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000916:	bf0c      	ite	eq
 8000918:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800091c:	ea91 0f03 	teqne	r1, r3
 8000920:	bf02      	ittt	eq
 8000922:	ea90 0f02 	teqeq	r0, r2
 8000926:	2000      	moveq	r0, #0
 8000928:	4770      	bxeq	lr
 800092a:	f110 0f00 	cmn.w	r0, #0
 800092e:	ea91 0f03 	teq	r1, r3
 8000932:	bf58      	it	pl
 8000934:	4299      	cmppl	r1, r3
 8000936:	bf08      	it	eq
 8000938:	4290      	cmpeq	r0, r2
 800093a:	bf2c      	ite	cs
 800093c:	17d8      	asrcs	r0, r3, #31
 800093e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000942:	f040 0001 	orr.w	r0, r0, #1
 8000946:	4770      	bx	lr
 8000948:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800094c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000950:	d102      	bne.n	8000958 <__cmpdf2+0x64>
 8000952:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000956:	d107      	bne.n	8000968 <__cmpdf2+0x74>
 8000958:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d1d6      	bne.n	8000910 <__cmpdf2+0x1c>
 8000962:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000966:	d0d3      	beq.n	8000910 <__cmpdf2+0x1c>
 8000968:	f85d 0b04 	ldr.w	r0, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop

08000970 <__aeabi_cdrcmple>:
 8000970:	4684      	mov	ip, r0
 8000972:	4610      	mov	r0, r2
 8000974:	4662      	mov	r2, ip
 8000976:	468c      	mov	ip, r1
 8000978:	4619      	mov	r1, r3
 800097a:	4663      	mov	r3, ip
 800097c:	e000      	b.n	8000980 <__aeabi_cdcmpeq>
 800097e:	bf00      	nop

08000980 <__aeabi_cdcmpeq>:
 8000980:	b501      	push	{r0, lr}
 8000982:	f7ff ffb7 	bl	80008f4 <__cmpdf2>
 8000986:	2800      	cmp	r0, #0
 8000988:	bf48      	it	mi
 800098a:	f110 0f00 	cmnmi.w	r0, #0
 800098e:	bd01      	pop	{r0, pc}

08000990 <__aeabi_dcmpeq>:
 8000990:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000994:	f7ff fff4 	bl	8000980 <__aeabi_cdcmpeq>
 8000998:	bf0c      	ite	eq
 800099a:	2001      	moveq	r0, #1
 800099c:	2000      	movne	r0, #0
 800099e:	f85d fb08 	ldr.w	pc, [sp], #8
 80009a2:	bf00      	nop

080009a4 <__aeabi_dcmplt>:
 80009a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a8:	f7ff ffea 	bl	8000980 <__aeabi_cdcmpeq>
 80009ac:	bf34      	ite	cc
 80009ae:	2001      	movcc	r0, #1
 80009b0:	2000      	movcs	r0, #0
 80009b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b6:	bf00      	nop

080009b8 <__aeabi_dcmple>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff ffe0 	bl	8000980 <__aeabi_cdcmpeq>
 80009c0:	bf94      	ite	ls
 80009c2:	2001      	movls	r0, #1
 80009c4:	2000      	movhi	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmpge>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffce 	bl	8000970 <__aeabi_cdrcmple>
 80009d4:	bf94      	ite	ls
 80009d6:	2001      	movls	r0, #1
 80009d8:	2000      	movhi	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmpgt>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffc4 	bl	8000970 <__aeabi_cdrcmple>
 80009e8:	bf34      	ite	cc
 80009ea:	2001      	movcc	r0, #1
 80009ec:	2000      	movcs	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmpun>:
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	d102      	bne.n	8000a04 <__aeabi_dcmpun+0x10>
 80009fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a02:	d10a      	bne.n	8000a1a <__aeabi_dcmpun+0x26>
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x20>
 8000a0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a12:	d102      	bne.n	8000a1a <__aeabi_dcmpun+0x26>
 8000a14:	f04f 0000 	mov.w	r0, #0
 8000a18:	4770      	bx	lr
 8000a1a:	f04f 0001 	mov.w	r0, #1
 8000a1e:	4770      	bx	lr

08000a20 <__aeabi_d2iz>:
 8000a20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a24:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a28:	d215      	bcs.n	8000a56 <__aeabi_d2iz+0x36>
 8000a2a:	d511      	bpl.n	8000a50 <__aeabi_d2iz+0x30>
 8000a2c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a34:	d912      	bls.n	8000a5c <__aeabi_d2iz+0x3c>
 8000a36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a46:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4a:	bf18      	it	ne
 8000a4c:	4240      	negne	r0, r0
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d105      	bne.n	8000a68 <__aeabi_d2iz+0x48>
 8000a5c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a60:	bf08      	it	eq
 8000a62:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_frsub>:
 8000a70:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a74:	e002      	b.n	8000a7c <__addsf3>
 8000a76:	bf00      	nop

08000a78 <__aeabi_fsub>:
 8000a78:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a7c <__addsf3>:
 8000a7c:	0042      	lsls	r2, r0, #1
 8000a7e:	bf1f      	itttt	ne
 8000a80:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a84:	ea92 0f03 	teqne	r2, r3
 8000a88:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a8c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a90:	d06a      	beq.n	8000b68 <__addsf3+0xec>
 8000a92:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a96:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a9a:	bfc1      	itttt	gt
 8000a9c:	18d2      	addgt	r2, r2, r3
 8000a9e:	4041      	eorgt	r1, r0
 8000aa0:	4048      	eorgt	r0, r1
 8000aa2:	4041      	eorgt	r1, r0
 8000aa4:	bfb8      	it	lt
 8000aa6:	425b      	neglt	r3, r3
 8000aa8:	2b19      	cmp	r3, #25
 8000aaa:	bf88      	it	hi
 8000aac:	4770      	bxhi	lr
 8000aae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ab2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aba:	bf18      	it	ne
 8000abc:	4240      	negne	r0, r0
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ac6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000aca:	bf18      	it	ne
 8000acc:	4249      	negne	r1, r1
 8000ace:	ea92 0f03 	teq	r2, r3
 8000ad2:	d03f      	beq.n	8000b54 <__addsf3+0xd8>
 8000ad4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad8:	fa41 fc03 	asr.w	ip, r1, r3
 8000adc:	eb10 000c 	adds.w	r0, r0, ip
 8000ae0:	f1c3 0320 	rsb	r3, r3, #32
 8000ae4:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aec:	d502      	bpl.n	8000af4 <__addsf3+0x78>
 8000aee:	4249      	negs	r1, r1
 8000af0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000af4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000af8:	d313      	bcc.n	8000b22 <__addsf3+0xa6>
 8000afa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000afe:	d306      	bcc.n	8000b0e <__addsf3+0x92>
 8000b00:	0840      	lsrs	r0, r0, #1
 8000b02:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b06:	f102 0201 	add.w	r2, r2, #1
 8000b0a:	2afe      	cmp	r2, #254	; 0xfe
 8000b0c:	d251      	bcs.n	8000bb2 <__addsf3+0x136>
 8000b0e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b16:	bf08      	it	eq
 8000b18:	f020 0001 	biceq.w	r0, r0, #1
 8000b1c:	ea40 0003 	orr.w	r0, r0, r3
 8000b20:	4770      	bx	lr
 8000b22:	0049      	lsls	r1, r1, #1
 8000b24:	eb40 0000 	adc.w	r0, r0, r0
 8000b28:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	d1ed      	bne.n	8000b0e <__addsf3+0x92>
 8000b32:	fab0 fc80 	clz	ip, r0
 8000b36:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b3a:	ebb2 020c 	subs.w	r2, r2, ip
 8000b3e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b42:	bfaa      	itet	ge
 8000b44:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b48:	4252      	neglt	r2, r2
 8000b4a:	4318      	orrge	r0, r3
 8000b4c:	bfbc      	itt	lt
 8000b4e:	40d0      	lsrlt	r0, r2
 8000b50:	4318      	orrlt	r0, r3
 8000b52:	4770      	bx	lr
 8000b54:	f092 0f00 	teq	r2, #0
 8000b58:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b5c:	bf06      	itte	eq
 8000b5e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b62:	3201      	addeq	r2, #1
 8000b64:	3b01      	subne	r3, #1
 8000b66:	e7b5      	b.n	8000ad4 <__addsf3+0x58>
 8000b68:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b6c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b70:	bf18      	it	ne
 8000b72:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b76:	d021      	beq.n	8000bbc <__addsf3+0x140>
 8000b78:	ea92 0f03 	teq	r2, r3
 8000b7c:	d004      	beq.n	8000b88 <__addsf3+0x10c>
 8000b7e:	f092 0f00 	teq	r2, #0
 8000b82:	bf08      	it	eq
 8000b84:	4608      	moveq	r0, r1
 8000b86:	4770      	bx	lr
 8000b88:	ea90 0f01 	teq	r0, r1
 8000b8c:	bf1c      	itt	ne
 8000b8e:	2000      	movne	r0, #0
 8000b90:	4770      	bxne	lr
 8000b92:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b96:	d104      	bne.n	8000ba2 <__addsf3+0x126>
 8000b98:	0040      	lsls	r0, r0, #1
 8000b9a:	bf28      	it	cs
 8000b9c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ba0:	4770      	bx	lr
 8000ba2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ba6:	bf3c      	itt	cc
 8000ba8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bac:	4770      	bxcc	lr
 8000bae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bb2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bb6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bba:	4770      	bx	lr
 8000bbc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bc0:	bf16      	itet	ne
 8000bc2:	4608      	movne	r0, r1
 8000bc4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc8:	4601      	movne	r1, r0
 8000bca:	0242      	lsls	r2, r0, #9
 8000bcc:	bf06      	itte	eq
 8000bce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bd2:	ea90 0f01 	teqeq	r0, r1
 8000bd6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bda:	4770      	bx	lr

08000bdc <__aeabi_ui2f>:
 8000bdc:	f04f 0300 	mov.w	r3, #0
 8000be0:	e004      	b.n	8000bec <__aeabi_i2f+0x8>
 8000be2:	bf00      	nop

08000be4 <__aeabi_i2f>:
 8000be4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000be8:	bf48      	it	mi
 8000bea:	4240      	negmi	r0, r0
 8000bec:	ea5f 0c00 	movs.w	ip, r0
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bf8:	4601      	mov	r1, r0
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	e01c      	b.n	8000c3a <__aeabi_l2f+0x2a>

08000c00 <__aeabi_ul2f>:
 8000c00:	ea50 0201 	orrs.w	r2, r0, r1
 8000c04:	bf08      	it	eq
 8000c06:	4770      	bxeq	lr
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e00a      	b.n	8000c24 <__aeabi_l2f+0x14>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_l2f>:
 8000c10:	ea50 0201 	orrs.w	r2, r0, r1
 8000c14:	bf08      	it	eq
 8000c16:	4770      	bxeq	lr
 8000c18:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__aeabi_l2f+0x14>
 8000c1e:	4240      	negs	r0, r0
 8000c20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c24:	ea5f 0c01 	movs.w	ip, r1
 8000c28:	bf02      	ittt	eq
 8000c2a:	4684      	moveq	ip, r0
 8000c2c:	4601      	moveq	r1, r0
 8000c2e:	2000      	moveq	r0, #0
 8000c30:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c34:	bf08      	it	eq
 8000c36:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c3a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c3e:	fabc f28c 	clz	r2, ip
 8000c42:	3a08      	subs	r2, #8
 8000c44:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c48:	db10      	blt.n	8000c6c <__aeabi_l2f+0x5c>
 8000c4a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c4e:	4463      	add	r3, ip
 8000c50:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c54:	f1c2 0220 	rsb	r2, r2, #32
 8000c58:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c5c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c60:	eb43 0002 	adc.w	r0, r3, r2
 8000c64:	bf08      	it	eq
 8000c66:	f020 0001 	biceq.w	r0, r0, #1
 8000c6a:	4770      	bx	lr
 8000c6c:	f102 0220 	add.w	r2, r2, #32
 8000c70:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c74:	f1c2 0220 	rsb	r2, r2, #32
 8000c78:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c7c:	fa21 f202 	lsr.w	r2, r1, r2
 8000c80:	eb43 0002 	adc.w	r0, r3, r2
 8000c84:	bf08      	it	eq
 8000c86:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_fmul>:
 8000c8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c94:	bf1e      	ittt	ne
 8000c96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c9a:	ea92 0f0c 	teqne	r2, ip
 8000c9e:	ea93 0f0c 	teqne	r3, ip
 8000ca2:	d06f      	beq.n	8000d84 <__aeabi_fmul+0xf8>
 8000ca4:	441a      	add	r2, r3
 8000ca6:	ea80 0c01 	eor.w	ip, r0, r1
 8000caa:	0240      	lsls	r0, r0, #9
 8000cac:	bf18      	it	ne
 8000cae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cb2:	d01e      	beq.n	8000cf2 <__aeabi_fmul+0x66>
 8000cb4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cb8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cbc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cc0:	fba0 3101 	umull	r3, r1, r0, r1
 8000cc4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ccc:	bf3e      	ittt	cc
 8000cce:	0049      	lslcc	r1, r1, #1
 8000cd0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cd4:	005b      	lslcc	r3, r3, #1
 8000cd6:	ea40 0001 	orr.w	r0, r0, r1
 8000cda:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cde:	2afd      	cmp	r2, #253	; 0xfd
 8000ce0:	d81d      	bhi.n	8000d1e <__aeabi_fmul+0x92>
 8000ce2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ce6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cea:	bf08      	it	eq
 8000cec:	f020 0001 	biceq.w	r0, r0, #1
 8000cf0:	4770      	bx	lr
 8000cf2:	f090 0f00 	teq	r0, #0
 8000cf6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cfa:	bf08      	it	eq
 8000cfc:	0249      	lsleq	r1, r1, #9
 8000cfe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d02:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d06:	3a7f      	subs	r2, #127	; 0x7f
 8000d08:	bfc2      	ittt	gt
 8000d0a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d0e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d12:	4770      	bxgt	lr
 8000d14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d18:	f04f 0300 	mov.w	r3, #0
 8000d1c:	3a01      	subs	r2, #1
 8000d1e:	dc5d      	bgt.n	8000ddc <__aeabi_fmul+0x150>
 8000d20:	f112 0f19 	cmn.w	r2, #25
 8000d24:	bfdc      	itt	le
 8000d26:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d2a:	4770      	bxle	lr
 8000d2c:	f1c2 0200 	rsb	r2, r2, #0
 8000d30:	0041      	lsls	r1, r0, #1
 8000d32:	fa21 f102 	lsr.w	r1, r1, r2
 8000d36:	f1c2 0220 	rsb	r2, r2, #32
 8000d3a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d42:	f140 0000 	adc.w	r0, r0, #0
 8000d46:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d4a:	bf08      	it	eq
 8000d4c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d50:	4770      	bx	lr
 8000d52:	f092 0f00 	teq	r2, #0
 8000d56:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d5a:	bf02      	ittt	eq
 8000d5c:	0040      	lsleq	r0, r0, #1
 8000d5e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d62:	3a01      	subeq	r2, #1
 8000d64:	d0f9      	beq.n	8000d5a <__aeabi_fmul+0xce>
 8000d66:	ea40 000c 	orr.w	r0, r0, ip
 8000d6a:	f093 0f00 	teq	r3, #0
 8000d6e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0049      	lsleq	r1, r1, #1
 8000d76:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d7a:	3b01      	subeq	r3, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xe6>
 8000d7e:	ea41 010c 	orr.w	r1, r1, ip
 8000d82:	e78f      	b.n	8000ca4 <__aeabi_fmul+0x18>
 8000d84:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d88:	ea92 0f0c 	teq	r2, ip
 8000d8c:	bf18      	it	ne
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d00a      	beq.n	8000daa <__aeabi_fmul+0x11e>
 8000d94:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d98:	bf18      	it	ne
 8000d9a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	d1d8      	bne.n	8000d52 <__aeabi_fmul+0xc6>
 8000da0:	ea80 0001 	eor.w	r0, r0, r1
 8000da4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	bf17      	itett	ne
 8000db0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000db4:	4608      	moveq	r0, r1
 8000db6:	f091 0f00 	teqne	r1, #0
 8000dba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dbe:	d014      	beq.n	8000dea <__aeabi_fmul+0x15e>
 8000dc0:	ea92 0f0c 	teq	r2, ip
 8000dc4:	d101      	bne.n	8000dca <__aeabi_fmul+0x13e>
 8000dc6:	0242      	lsls	r2, r0, #9
 8000dc8:	d10f      	bne.n	8000dea <__aeabi_fmul+0x15e>
 8000dca:	ea93 0f0c 	teq	r3, ip
 8000dce:	d103      	bne.n	8000dd8 <__aeabi_fmul+0x14c>
 8000dd0:	024b      	lsls	r3, r1, #9
 8000dd2:	bf18      	it	ne
 8000dd4:	4608      	movne	r0, r1
 8000dd6:	d108      	bne.n	8000dea <__aeabi_fmul+0x15e>
 8000dd8:	ea80 0001 	eor.w	r0, r0, r1
 8000ddc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000de0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de8:	4770      	bx	lr
 8000dea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000df2:	4770      	bx	lr

08000df4 <__aeabi_fdiv>:
 8000df4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dfc:	bf1e      	ittt	ne
 8000dfe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e02:	ea92 0f0c 	teqne	r2, ip
 8000e06:	ea93 0f0c 	teqne	r3, ip
 8000e0a:	d069      	beq.n	8000ee0 <__aeabi_fdiv+0xec>
 8000e0c:	eba2 0203 	sub.w	r2, r2, r3
 8000e10:	ea80 0c01 	eor.w	ip, r0, r1
 8000e14:	0249      	lsls	r1, r1, #9
 8000e16:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e1a:	d037      	beq.n	8000e8c <__aeabi_fdiv+0x98>
 8000e1c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e20:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e24:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e28:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e2c:	428b      	cmp	r3, r1
 8000e2e:	bf38      	it	cc
 8000e30:	005b      	lslcc	r3, r3, #1
 8000e32:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e36:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	bf24      	itt	cs
 8000e3e:	1a5b      	subcs	r3, r3, r1
 8000e40:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e44:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e48:	bf24      	itt	cs
 8000e4a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e4e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e52:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e56:	bf24      	itt	cs
 8000e58:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e5c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e60:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e64:	bf24      	itt	cs
 8000e66:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e6a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e6e:	011b      	lsls	r3, r3, #4
 8000e70:	bf18      	it	ne
 8000e72:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e76:	d1e0      	bne.n	8000e3a <__aeabi_fdiv+0x46>
 8000e78:	2afd      	cmp	r2, #253	; 0xfd
 8000e7a:	f63f af50 	bhi.w	8000d1e <__aeabi_fmul+0x92>
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e84:	bf08      	it	eq
 8000e86:	f020 0001 	biceq.w	r0, r0, #1
 8000e8a:	4770      	bx	lr
 8000e8c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e90:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e94:	327f      	adds	r2, #127	; 0x7f
 8000e96:	bfc2      	ittt	gt
 8000e98:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e9c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea0:	4770      	bxgt	lr
 8000ea2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea6:	f04f 0300 	mov.w	r3, #0
 8000eaa:	3a01      	subs	r2, #1
 8000eac:	e737      	b.n	8000d1e <__aeabi_fmul+0x92>
 8000eae:	f092 0f00 	teq	r2, #0
 8000eb2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eb6:	bf02      	ittt	eq
 8000eb8:	0040      	lsleq	r0, r0, #1
 8000eba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ebe:	3a01      	subeq	r2, #1
 8000ec0:	d0f9      	beq.n	8000eb6 <__aeabi_fdiv+0xc2>
 8000ec2:	ea40 000c 	orr.w	r0, r0, ip
 8000ec6:	f093 0f00 	teq	r3, #0
 8000eca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0049      	lsleq	r1, r1, #1
 8000ed2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ed6:	3b01      	subeq	r3, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xda>
 8000eda:	ea41 010c 	orr.w	r1, r1, ip
 8000ede:	e795      	b.n	8000e0c <__aeabi_fdiv+0x18>
 8000ee0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ee4:	ea92 0f0c 	teq	r2, ip
 8000ee8:	d108      	bne.n	8000efc <__aeabi_fdiv+0x108>
 8000eea:	0242      	lsls	r2, r0, #9
 8000eec:	f47f af7d 	bne.w	8000dea <__aeabi_fmul+0x15e>
 8000ef0:	ea93 0f0c 	teq	r3, ip
 8000ef4:	f47f af70 	bne.w	8000dd8 <__aeabi_fmul+0x14c>
 8000ef8:	4608      	mov	r0, r1
 8000efa:	e776      	b.n	8000dea <__aeabi_fmul+0x15e>
 8000efc:	ea93 0f0c 	teq	r3, ip
 8000f00:	d104      	bne.n	8000f0c <__aeabi_fdiv+0x118>
 8000f02:	024b      	lsls	r3, r1, #9
 8000f04:	f43f af4c 	beq.w	8000da0 <__aeabi_fmul+0x114>
 8000f08:	4608      	mov	r0, r1
 8000f0a:	e76e      	b.n	8000dea <__aeabi_fmul+0x15e>
 8000f0c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f10:	bf18      	it	ne
 8000f12:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f16:	d1ca      	bne.n	8000eae <__aeabi_fdiv+0xba>
 8000f18:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f1c:	f47f af5c 	bne.w	8000dd8 <__aeabi_fmul+0x14c>
 8000f20:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f24:	f47f af3c 	bne.w	8000da0 <__aeabi_fmul+0x114>
 8000f28:	e75f      	b.n	8000dea <__aeabi_fmul+0x15e>
 8000f2a:	bf00      	nop

08000f2c <__gesf2>:
 8000f2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000f30:	e006      	b.n	8000f40 <__cmpsf2+0x4>
 8000f32:	bf00      	nop

08000f34 <__lesf2>:
 8000f34:	f04f 0c01 	mov.w	ip, #1
 8000f38:	e002      	b.n	8000f40 <__cmpsf2+0x4>
 8000f3a:	bf00      	nop

08000f3c <__cmpsf2>:
 8000f3c:	f04f 0c01 	mov.w	ip, #1
 8000f40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f50:	bf18      	it	ne
 8000f52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f56:	d011      	beq.n	8000f7c <__cmpsf2+0x40>
 8000f58:	b001      	add	sp, #4
 8000f5a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f5e:	bf18      	it	ne
 8000f60:	ea90 0f01 	teqne	r0, r1
 8000f64:	bf58      	it	pl
 8000f66:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f6a:	bf88      	it	hi
 8000f6c:	17c8      	asrhi	r0, r1, #31
 8000f6e:	bf38      	it	cc
 8000f70:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f74:	bf18      	it	ne
 8000f76:	f040 0001 	orrne.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f80:	d102      	bne.n	8000f88 <__cmpsf2+0x4c>
 8000f82:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f86:	d105      	bne.n	8000f94 <__cmpsf2+0x58>
 8000f88:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f8c:	d1e4      	bne.n	8000f58 <__cmpsf2+0x1c>
 8000f8e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f92:	d0e1      	beq.n	8000f58 <__cmpsf2+0x1c>
 8000f94:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <__aeabi_cfrcmple>:
 8000f9c:	4684      	mov	ip, r0
 8000f9e:	4608      	mov	r0, r1
 8000fa0:	4661      	mov	r1, ip
 8000fa2:	e7ff      	b.n	8000fa4 <__aeabi_cfcmpeq>

08000fa4 <__aeabi_cfcmpeq>:
 8000fa4:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fa6:	f7ff ffc9 	bl	8000f3c <__cmpsf2>
 8000faa:	2800      	cmp	r0, #0
 8000fac:	bf48      	it	mi
 8000fae:	f110 0f00 	cmnmi.w	r0, #0
 8000fb2:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fb4 <__aeabi_fcmpeq>:
 8000fb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb8:	f7ff fff4 	bl	8000fa4 <__aeabi_cfcmpeq>
 8000fbc:	bf0c      	ite	eq
 8000fbe:	2001      	moveq	r0, #1
 8000fc0:	2000      	movne	r0, #0
 8000fc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_fcmplt>:
 8000fc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fcc:	f7ff ffea 	bl	8000fa4 <__aeabi_cfcmpeq>
 8000fd0:	bf34      	ite	cc
 8000fd2:	2001      	movcc	r0, #1
 8000fd4:	2000      	movcs	r0, #0
 8000fd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fda:	bf00      	nop

08000fdc <__aeabi_fcmple>:
 8000fdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe0:	f7ff ffe0 	bl	8000fa4 <__aeabi_cfcmpeq>
 8000fe4:	bf94      	ite	ls
 8000fe6:	2001      	movls	r0, #1
 8000fe8:	2000      	movhi	r0, #0
 8000fea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fee:	bf00      	nop

08000ff0 <__aeabi_fcmpge>:
 8000ff0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff4:	f7ff ffd2 	bl	8000f9c <__aeabi_cfrcmple>
 8000ff8:	bf94      	ite	ls
 8000ffa:	2001      	movls	r0, #1
 8000ffc:	2000      	movhi	r0, #0
 8000ffe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001002:	bf00      	nop

08001004 <__aeabi_fcmpgt>:
 8001004:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001008:	f7ff ffc8 	bl	8000f9c <__aeabi_cfrcmple>
 800100c:	bf34      	ite	cc
 800100e:	2001      	movcc	r0, #1
 8001010:	2000      	movcs	r0, #0
 8001012:	f85d fb08 	ldr.w	pc, [sp], #8
 8001016:	bf00      	nop

08001018 <__aeabi_f2iz>:
 8001018:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800101c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001020:	d30f      	bcc.n	8001042 <__aeabi_f2iz+0x2a>
 8001022:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001026:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800102a:	d90d      	bls.n	8001048 <__aeabi_f2iz+0x30>
 800102c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001030:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001034:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001038:	fa23 f002 	lsr.w	r0, r3, r2
 800103c:	bf18      	it	ne
 800103e:	4240      	negne	r0, r0
 8001040:	4770      	bx	lr
 8001042:	f04f 0000 	mov.w	r0, #0
 8001046:	4770      	bx	lr
 8001048:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800104c:	d101      	bne.n	8001052 <__aeabi_f2iz+0x3a>
 800104e:	0242      	lsls	r2, r0, #9
 8001050:	d105      	bne.n	800105e <__aeabi_f2iz+0x46>
 8001052:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001056:	bf08      	it	eq
 8001058:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800105c:	4770      	bx	lr
 800105e:	f04f 0000 	mov.w	r0, #0
 8001062:	4770      	bx	lr

08001064 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8001074:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <EXTI_GetITStatus+0x44>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4013      	ands	r3, r2
 800107c:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800107e:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <EXTI_GetITStatus+0x44>)
 8001080:	695a      	ldr	r2, [r3, #20]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4013      	ands	r3, r2
 8001086:	2b00      	cmp	r3, #0
 8001088:	d005      	beq.n	8001096 <EXTI_GetITStatus+0x32>
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d002      	beq.n	8001096 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8001090:	2301      	movs	r3, #1
 8001092:	73fb      	strb	r3, [r7, #15]
 8001094:	e001      	b.n	800109a <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8001096:	2300      	movs	r3, #0
 8001098:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
}
 800109c:	4618      	mov	r0, r3
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	40010400 	.word	0x40010400

080010ac <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80010b4:	4a03      	ldr	r2, [pc, #12]	; (80010c4 <EXTI_ClearITPendingBit+0x18>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6153      	str	r3, [r2, #20]
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr
 80010c4:	40010400 	.word	0x40010400

080010c8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b089      	sub	sp, #36	; 0x24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
 80010d6:	2300      	movs	r3, #0
 80010d8:	613b      	str	r3, [r7, #16]
 80010da:	2300      	movs	r3, #0
 80010dc:	61bb      	str	r3, [r7, #24]
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
 80010e6:	2300      	movs	r3, #0
 80010e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	78db      	ldrb	r3, [r3, #3]
 80010ee:	f003 030f 	and.w	r3, r3, #15
 80010f2:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	78db      	ldrb	r3, [r3, #3]
 80010f8:	f003 0310 	and.w	r3, r3, #16
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d005      	beq.n	800110c <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	789b      	ldrb	r3, [r3, #2]
 8001104:	461a      	mov	r2, r3
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	4313      	orrs	r3, r2
 800110a:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	b2db      	uxtb	r3, r3
 8001112:	2b00      	cmp	r3, #0
 8001114:	d044      	beq.n	80011a0 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800111c:	2300      	movs	r3, #0
 800111e:	61bb      	str	r3, [r7, #24]
 8001120:	e038      	b.n	8001194 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8001122:	2201      	movs	r2, #1
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	461a      	mov	r2, r3
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	4013      	ands	r3, r2
 8001136:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	429a      	cmp	r2, r3
 800113e:	d126      	bne.n	800118e <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8001146:	220f      	movs	r2, #15
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	43db      	mvns	r3, r3
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	4013      	ands	r3, r2
 8001158:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800115a:	69fa      	ldr	r2, [r7, #28]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	4313      	orrs	r3, r2
 8001166:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	78db      	ldrb	r3, [r3, #3]
 800116c:	2b28      	cmp	r3, #40	; 0x28
 800116e:	d105      	bne.n	800117c <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8001170:	2201      	movs	r2, #1
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	409a      	lsls	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	615a      	str	r2, [r3, #20]
 800117a:	e008      	b.n	800118e <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	78db      	ldrb	r3, [r3, #3]
 8001180:	2b48      	cmp	r3, #72	; 0x48
 8001182:	d104      	bne.n	800118e <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8001184:	2201      	movs	r2, #1
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	409a      	lsls	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	3301      	adds	r3, #1
 8001192:	61bb      	str	r3, [r7, #24]
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	2b07      	cmp	r3, #7
 8001198:	d9c3      	bls.n	8001122 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	697a      	ldr	r2, [r7, #20]
 800119e:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	2bff      	cmp	r3, #255	; 0xff
 80011a6:	d946      	bls.n	8001236 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
 80011b2:	e03a      	b.n	800122a <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	3308      	adds	r3, #8
 80011b8:	2201      	movs	r2, #1
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	461a      	mov	r2, r3
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d127      	bne.n	8001224 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80011da:	220f      	movs	r2, #15
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	697a      	ldr	r2, [r7, #20]
 80011ea:	4013      	ands	r3, r2
 80011ec:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80011ee:	69fa      	ldr	r2, [r7, #28]
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	78db      	ldrb	r3, [r3, #3]
 8001200:	2b28      	cmp	r3, #40	; 0x28
 8001202:	d105      	bne.n	8001210 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	3308      	adds	r3, #8
 8001208:	2201      	movs	r2, #1
 800120a:	409a      	lsls	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	78db      	ldrb	r3, [r3, #3]
 8001214:	2b48      	cmp	r3, #72	; 0x48
 8001216:	d105      	bne.n	8001224 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	3308      	adds	r3, #8
 800121c:	2201      	movs	r2, #1
 800121e:	409a      	lsls	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	3301      	adds	r3, #1
 8001228:	61bb      	str	r3, [r7, #24]
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	2b07      	cmp	r3, #7
 800122e:	d9c1      	bls.n	80011b4 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	605a      	str	r2, [r3, #4]
  }
}
 8001236:	bf00      	nop
 8001238:	3724      	adds	r7, #36	; 0x24
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr

08001240 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800124e:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2202      	movs	r2, #2
 8001254:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2204      	movs	r2, #4
 800125a:	70da      	strb	r2, [r3, #3]
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr

08001266 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	460b      	mov	r3, r1
 8001270:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001272:	887a      	ldrh	r2, [r7, #2]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	611a      	str	r2, [r3, #16]
}
 8001278:	bf00      	nop
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr

08001282 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001282:	b480      	push	{r7}
 8001284:	b083      	sub	sp, #12
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
 800128a:	460b      	mov	r3, r1
 800128c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800128e:	887a      	ldrh	r2, [r7, #2]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	615a      	str	r2, [r3, #20]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
	...

080012a0 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b087      	sub	sp, #28
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
 80012ac:	2300      	movs	r3, #0
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80012b8:	4b4c      	ldr	r3, [pc, #304]	; (80013ec <RCC_GetClocksFreq+0x14c>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 030c 	and.w	r3, r3, #12
 80012c0:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d007      	beq.n	80012d8 <RCC_GetClocksFreq+0x38>
 80012c8:	2b08      	cmp	r3, #8
 80012ca:	d009      	beq.n	80012e0 <RCC_GetClocksFreq+0x40>
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d133      	bne.n	8001338 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a47      	ldr	r2, [pc, #284]	; (80013f0 <RCC_GetClocksFreq+0x150>)
 80012d4:	601a      	str	r2, [r3, #0]
      break;
 80012d6:	e033      	b.n	8001340 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a45      	ldr	r2, [pc, #276]	; (80013f0 <RCC_GetClocksFreq+0x150>)
 80012dc:	601a      	str	r2, [r3, #0]
      break;
 80012de:	e02f      	b.n	8001340 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80012e0:	4b42      	ldr	r3, [pc, #264]	; (80013ec <RCC_GetClocksFreq+0x14c>)
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80012e8:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80012ea:	4b40      	ldr	r3, [pc, #256]	; (80013ec <RCC_GetClocksFreq+0x14c>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012f2:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	0c9b      	lsrs	r3, r3, #18
 80012f8:	3302      	adds	r3, #2
 80012fa:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d106      	bne.n	8001310 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	4a3b      	ldr	r2, [pc, #236]	; (80013f4 <RCC_GetClocksFreq+0x154>)
 8001306:	fb02 f203 	mul.w	r2, r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800130e:	e017      	b.n	8001340 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8001310:	4b36      	ldr	r3, [pc, #216]	; (80013ec <RCC_GetClocksFreq+0x14c>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d006      	beq.n	800132a <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4a35      	ldr	r2, [pc, #212]	; (80013f4 <RCC_GetClocksFreq+0x154>)
 8001320:	fb02 f203 	mul.w	r2, r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	601a      	str	r2, [r3, #0]
      break;
 8001328:	e00a      	b.n	8001340 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4a30      	ldr	r2, [pc, #192]	; (80013f0 <RCC_GetClocksFreq+0x150>)
 800132e:	fb02 f203 	mul.w	r2, r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	601a      	str	r2, [r3, #0]
      break;
 8001336:	e003      	b.n	8001340 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a2d      	ldr	r2, [pc, #180]	; (80013f0 <RCC_GetClocksFreq+0x150>)
 800133c:	601a      	str	r2, [r3, #0]
      break;
 800133e:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001340:	4b2a      	ldr	r3, [pc, #168]	; (80013ec <RCC_GetClocksFreq+0x14c>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001348:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	091b      	lsrs	r3, r3, #4
 800134e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001350:	4a29      	ldr	r2, [pc, #164]	; (80013f8 <RCC_GetClocksFreq+0x158>)
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	4413      	add	r3, r2
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	40da      	lsrs	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8001368:	4b20      	ldr	r3, [pc, #128]	; (80013ec <RCC_GetClocksFreq+0x14c>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001370:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	0a1b      	lsrs	r3, r3, #8
 8001376:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001378:	4a1f      	ldr	r2, [pc, #124]	; (80013f8 <RCC_GetClocksFreq+0x158>)
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	4413      	add	r3, r2
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	40da      	lsrs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8001390:	4b16      	ldr	r3, [pc, #88]	; (80013ec <RCC_GetClocksFreq+0x14c>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001398:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	0adb      	lsrs	r3, r3, #11
 800139e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80013a0:	4a15      	ldr	r2, [pc, #84]	; (80013f8 <RCC_GetClocksFreq+0x158>)
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	4413      	add	r3, r2
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	40da      	lsrs	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <RCC_GetClocksFreq+0x14c>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013c0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	0b9b      	lsrs	r3, r3, #14
 80013c6:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80013c8:	4a0c      	ldr	r2, [pc, #48]	; (80013fc <RCC_GetClocksFreq+0x15c>)
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	4413      	add	r3, r2
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	68da      	ldr	r2, [r3, #12]
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	fbb2 f2f3 	udiv	r2, r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	611a      	str	r2, [r3, #16]
}
 80013e2:	bf00      	nop
 80013e4:	371c      	adds	r7, #28
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr
 80013ec:	40021000 	.word	0x40021000
 80013f0:	007a1200 	.word	0x007a1200
 80013f4:	003d0900 	.word	0x003d0900
 80013f8:	20000000 	.word	0x20000000
 80013fc:	20000010 	.word	0x20000010

08001400 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800140c:	78fb      	ldrb	r3, [r7, #3]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d006      	beq.n	8001420 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001412:	4909      	ldr	r1, [pc, #36]	; (8001438 <RCC_APB2PeriphClockCmd+0x38>)
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <RCC_APB2PeriphClockCmd+0x38>)
 8001416:	699a      	ldr	r2, [r3, #24]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4313      	orrs	r3, r2
 800141c:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800141e:	e006      	b.n	800142e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001420:	4905      	ldr	r1, [pc, #20]	; (8001438 <RCC_APB2PeriphClockCmd+0x38>)
 8001422:	4b05      	ldr	r3, [pc, #20]	; (8001438 <RCC_APB2PeriphClockCmd+0x38>)
 8001424:	699a      	ldr	r2, [r3, #24]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	43db      	mvns	r3, r3
 800142a:	4013      	ands	r3, r2
 800142c:	618b      	str	r3, [r1, #24]
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	40021000 	.word	0x40021000

0800143c <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	881b      	ldrh	r3, [r3, #0]
 800144e:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001450:	89fb      	ldrh	r3, [r7, #14]
 8001452:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001456:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	881a      	ldrh	r2, [r3, #0]
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	885b      	ldrh	r3, [r3, #2]
 8001460:	4313      	orrs	r3, r2
 8001462:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001468:	4313      	orrs	r3, r2
 800146a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001470:	4313      	orrs	r3, r2
 8001472:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001478:	4313      	orrs	r3, r2
 800147a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001480:	4313      	orrs	r3, r2
 8001482:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001488:	4313      	orrs	r3, r2
 800148a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001490:	4313      	orrs	r3, r2
 8001492:	b29a      	uxth	r2, r3
 8001494:	89fb      	ldrh	r3, [r7, #14]
 8001496:	4313      	orrs	r3, r2
 8001498:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	89fa      	ldrh	r2, [r7, #14]
 800149e:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	8b9b      	ldrh	r3, [r3, #28]
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	8a1a      	ldrh	r2, [r3, #16]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	821a      	strh	r2, [r3, #16]
}
 80014b8:	bf00      	nop
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr

080014c2 <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2200      	movs	r2, #0
 80014ce:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2200      	movs	r2, #0
 80014ec:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2207      	movs	r2, #7
 80014fe:	821a      	strh	r2, [r3, #16]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr

0800150a <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
 8001512:	460b      	mov	r3, r1
 8001514:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001516:	78fb      	ldrb	r3, [r7, #3]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d008      	beq.n	800152e <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	b29b      	uxth	r3, r3
 8001522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001526:	b29a      	uxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 800152c:	e007      	b.n	800153e <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	b29b      	uxth	r3, r3
 8001534:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001538:	b29a      	uxth	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	801a      	strh	r2, [r3, #0]
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	887a      	ldrh	r2, [r7, #2]
 8001558:	819a      	strh	r2, [r3, #12]
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	899b      	ldrh	r3, [r3, #12]
 8001570:	b29b      	uxth	r3, r3
}
 8001572:	4618      	mov	r0, r3
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	460b      	mov	r3, r1
 8001586:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001588:	2300      	movs	r3, #0
 800158a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	891b      	ldrh	r3, [r3, #8]
 8001590:	b29a      	uxth	r2, r3
 8001592:	887b      	ldrh	r3, [r7, #2]
 8001594:	4013      	ands	r3, r2
 8001596:	b29b      	uxth	r3, r3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800159c:	2301      	movs	r3, #1
 800159e:	73fb      	strb	r3, [r7, #15]
 80015a0:	e001      	b.n	80015a6 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80015a2:	2300      	movs	r3, #0
 80015a4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr

080015b2 <ADXL_Init>:
 *      Author: E6430
 */
#include "adxl345.h"
#include "adxl345_regs.h"

void ADXL_Init(sADXLSPI *adxl, uint8_t (*fcnReadNBytes)(uint8_t, uint8_t, uint8_t *), void (*fcnWriteByte)(uint8_t, uint8_t)){
 80015b2:	b480      	push	{r7}
 80015b4:	b085      	sub	sp, #20
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	607a      	str	r2, [r7, #4]
	adxl->ReadNBytes = fcnReadNBytes;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	68ba      	ldr	r2, [r7, #8]
 80015c2:	605a      	str	r2, [r3, #4]
	adxl->WriteByte = fcnWriteByte;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	601a      	str	r2, [r3, #0]
	adxl->IntDataX[0] = 0;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2200      	movs	r2, #0
 80015ce:	721a      	strb	r2, [r3, #8]
	adxl->IntDataX[1] = 0;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2200      	movs	r2, #0
 80015d4:	725a      	strb	r2, [r3, #9]
	adxl->IntDataY[0] = 0;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2200      	movs	r2, #0
 80015da:	729a      	strb	r2, [r3, #10]
	adxl->IntDataY[1] = 0;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2200      	movs	r2, #0
 80015e0:	72da      	strb	r2, [r3, #11]
	adxl->IntDataZ[0] = 0;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2200      	movs	r2, #0
 80015e6:	731a      	strb	r2, [r3, #12]
	adxl->IntDataZ[1] = 0;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	2200      	movs	r2, #0
 80015ec:	735a      	strb	r2, [r3, #13]
	adxl->AccelerationX = 0;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f04f 0200 	mov.w	r2, #0
 80015f4:	611a      	str	r2, [r3, #16]
	adxl->AccelerationY = 0;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f04f 0200 	mov.w	r2, #0
 80015fc:	615a      	str	r2, [r3, #20]
	adxl->AccelerationZ = 0;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	619a      	str	r2, [r3, #24]
	adxl->Range = RANGE2G;	// default
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2200      	movs	r2, #0
 800160a:	771a      	strb	r2, [r3, #28]
}
 800160c:	bf00      	nop
 800160e:	3714      	adds	r7, #20
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr

08001616 <ADXL_StartMeasurement>:

void ADXL_StartMeasurement(sADXLSPI *adxl){
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
	// set FULL_RES bit
	ADXL_SetBit(adxl, ADXL_DATA_FORMAT, ADXL_BIT_FULL_RES);
 800161e:	2203      	movs	r2, #3
 8001620:	2131      	movs	r1, #49	; 0x31
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f000 f836 	bl	8001694 <ADXL_SetBit>
	// set Measure bit
	ADXL_SetBit(adxl, ADXL_POWER_CTL, ADXL_BIT_Measure);
 8001628:	2203      	movs	r2, #3
 800162a:	212d      	movs	r1, #45	; 0x2d
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f000 f831 	bl	8001694 <ADXL_SetBit>
	// also update range value
	adxl->Range = ADXL_GetRange(adxl);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 f89b 	bl	800176e <ADXL_GetRange>
 8001638:	4603      	mov	r3, r0
 800163a:	461a      	mov	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	771a      	strb	r2, [r3, #28]
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <ADXL_GetReg>:

uint8_t ADXL_GetReg(sADXLSPI *adxl, uint8_t reg_no){
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	460b      	mov	r3, r1
 8001652:	70fb      	strb	r3, [r7, #3]
	uint8_t retval = 0;
 8001654:	2300      	movs	r3, #0
 8001656:	73fb      	strb	r3, [r7, #15]
	adxl->ReadNBytes(reg_no, 1, &retval);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f107 020f 	add.w	r2, r7, #15
 8001660:	78f8      	ldrb	r0, [r7, #3]
 8001662:	2101      	movs	r1, #1
 8001664:	4798      	blx	r3
	return retval;
 8001666:	7bfb      	ldrb	r3, [r7, #15]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <ADXL_SetReg>:

void ADXL_SetReg(sADXLSPI *adxl, uint8_t reg_no, uint8_t reg_value){
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	70fb      	strb	r3, [r7, #3]
 800167c:	4613      	mov	r3, r2
 800167e:	70bb      	strb	r3, [r7, #2]
	adxl->WriteByte(reg_no, reg_value);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	78b9      	ldrb	r1, [r7, #2]
 8001686:	78fa      	ldrb	r2, [r7, #3]
 8001688:	4610      	mov	r0, r2
 800168a:	4798      	blx	r3
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <ADXL_SetBit>:

void ADXL_SetBit(sADXLSPI *adxl, uint8_t reg_no, uint8_t bit_no){
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	70fb      	strb	r3, [r7, #3]
 80016a0:	4613      	mov	r3, r2
 80016a2:	70bb      	strb	r3, [r7, #2]
	// get reg value
	uint8_t reg_value = ADXL_GetReg(adxl, reg_no);
 80016a4:	78fb      	ldrb	r3, [r7, #3]
 80016a6:	4619      	mov	r1, r3
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff ffcd 	bl	8001648 <ADXL_GetReg>
 80016ae:	4603      	mov	r3, r0
 80016b0:	73fb      	strb	r3, [r7, #15]
	// set bit
	reg_value |= (1<<bit_no);
 80016b2:	78bb      	ldrb	r3, [r7, #2]
 80016b4:	2201      	movs	r2, #1
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	b25a      	sxtb	r2, r3
 80016bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	b25b      	sxtb	r3, r3
 80016c4:	73fb      	strb	r3, [r7, #15]
	// send to adxl
	ADXL_SetReg(adxl, reg_no, reg_value);
 80016c6:	7bfa      	ldrb	r2, [r7, #15]
 80016c8:	78fb      	ldrb	r3, [r7, #3]
 80016ca:	4619      	mov	r1, r3
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ffcf 	bl	8001670 <ADXL_SetReg>
}
 80016d2:	bf00      	nop
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <ADXL_GetDataRegs>:
	reg_value &= ~(1<<bit_no);
	// send to adxl
	ADXL_SetReg(adxl, reg_no, reg_value);
}

void ADXL_GetDataRegs(sADXLSPI *adxl){
 80016da:	b580      	push	{r7, lr}
 80016dc:	b084      	sub	sp, #16
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
	uint8_t rxbuffer[] = {0,0,0,0,0,0};
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	809a      	strh	r2, [r3, #4]
	adxl->ReadNBytes(ADXL_DATAX0, 6, rxbuffer);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f107 0208 	add.w	r2, r7, #8
 80016f4:	2106      	movs	r1, #6
 80016f6:	2032      	movs	r0, #50	; 0x32
 80016f8:	4798      	blx	r3
	adxl->IntDataX[0] = rxbuffer[0];
 80016fa:	7a3a      	ldrb	r2, [r7, #8]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	721a      	strb	r2, [r3, #8]
	adxl->IntDataX[1] = rxbuffer[1];
 8001700:	7a7a      	ldrb	r2, [r7, #9]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	725a      	strb	r2, [r3, #9]
	adxl->IntDataY[0] = rxbuffer[2];
 8001706:	7aba      	ldrb	r2, [r7, #10]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	729a      	strb	r2, [r3, #10]
	adxl->IntDataY[1] = rxbuffer[3];
 800170c:	7afa      	ldrb	r2, [r7, #11]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	72da      	strb	r2, [r3, #11]
	adxl->IntDataZ[0] = rxbuffer[4];
 8001712:	7b3a      	ldrb	r2, [r7, #12]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	731a      	strb	r2, [r3, #12]
	adxl->IntDataZ[1] = rxbuffer[5];
 8001718:	7b7a      	ldrb	r2, [r7, #13]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	735a      	strb	r2, [r3, #13]

	adxl->AccelerationX = ADXL_2Regs2Float(adxl->IntDataX[1], adxl->IntDataX[0], adxl->Range);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	7a58      	ldrb	r0, [r3, #9]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	7a19      	ldrb	r1, [r3, #8]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	7f1b      	ldrb	r3, [r3, #28]
 800172a:	461a      	mov	r2, r3
 800172c:	f000 f832 	bl	8001794 <ADXL_2Regs2Float>
 8001730:	4602      	mov	r2, r0
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	611a      	str	r2, [r3, #16]
	adxl->AccelerationY = ADXL_2Regs2Float(adxl->IntDataY[1], adxl->IntDataY[0], adxl->Range);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	7ad8      	ldrb	r0, [r3, #11]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	7a99      	ldrb	r1, [r3, #10]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	7f1b      	ldrb	r3, [r3, #28]
 8001742:	461a      	mov	r2, r3
 8001744:	f000 f826 	bl	8001794 <ADXL_2Regs2Float>
 8001748:	4602      	mov	r2, r0
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	615a      	str	r2, [r3, #20]
	adxl->AccelerationZ = ADXL_2Regs2Float(adxl->IntDataZ[1], adxl->IntDataZ[0], adxl->Range);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	7b58      	ldrb	r0, [r3, #13]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	7b19      	ldrb	r1, [r3, #12]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	7f1b      	ldrb	r3, [r3, #28]
 800175a:	461a      	mov	r2, r3
 800175c:	f000 f81a 	bl	8001794 <ADXL_2Regs2Float>
 8001760:	4602      	mov	r2, r0
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	619a      	str	r2, [r3, #24]
}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <ADXL_GetRange>:

tRange ADXL_GetRange(sADXLSPI *adxl){
 800176e:	b580      	push	{r7, lr}
 8001770:	b084      	sub	sp, #16
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
	// get DATA_FORMAT register
	uint8_t reg_value = ADXL_GetReg(adxl, ADXL_DATA_FORMAT);
 8001776:	2131      	movs	r1, #49	; 0x31
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff ff65 	bl	8001648 <ADXL_GetReg>
 800177e:	4603      	mov	r3, r0
 8001780:	73fb      	strb	r3, [r7, #15]
	// leave last 2 bits
	reg_value &= 0b00000011;
 8001782:	7bfb      	ldrb	r3, [r7, #15]
 8001784:	f003 0303 	and.w	r3, r3, #3
 8001788:	73fb      	strb	r3, [r7, #15]
	return (tRange)reg_value;
 800178a:	7bfb      	ldrb	r3, [r7, #15]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <ADXL_2Regs2Float>:
	ADXL_SetReg(adxl, ADXL_DATA_FORMAT, reg_value);
}



float ADXL_2Regs2Float(uint8_t high_byte, uint8_t low_byte, tRange range){
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b089      	sub	sp, #36	; 0x24
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	71fb      	strb	r3, [r7, #7]
 800179e:	460b      	mov	r3, r1
 80017a0:	71bb      	strb	r3, [r7, #6]
 80017a2:	4613      	mov	r3, r2
 80017a4:	717b      	strb	r3, [r7, #5]
	uint16_t u16_nominator = ((high_byte)<<8 | low_byte);
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	021b      	lsls	r3, r3, #8
 80017aa:	b21a      	sxth	r2, r3
 80017ac:	79bb      	ldrb	r3, [r7, #6]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	4313      	orrs	r3, r2
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	83fb      	strh	r3, [r7, #30]
	int sign = 1;
 80017b6:	2301      	movs	r3, #1
 80017b8:	61bb      	str	r3, [r7, #24]
	int denominator = 1;
 80017ba:	2301      	movs	r3, #1
 80017bc:	617b      	str	r3, [r7, #20]
	float fullrange = 2;
 80017be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017c2:	613b      	str	r3, [r7, #16]
	switch(range){
 80017c4:	797b      	ldrb	r3, [r7, #5]
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d826      	bhi.n	8001818 <ADXL_2Regs2Float+0x84>
 80017ca:	a201      	add	r2, pc, #4	; (adr r2, 80017d0 <ADXL_2Regs2Float+0x3c>)
 80017cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d0:	080017e1 	.word	0x080017e1
 80017d4:	080017ef 	.word	0x080017ef
 80017d8:	080017fd 	.word	0x080017fd
 80017dc:	0800180b 	.word	0x0800180b
		case RANGE2G:		// 10 bit resolution
			//u16_nominator &= 	0b1000001111111111;
			denominator = 	1023;
 80017e0:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80017e4:	617b      	str	r3, [r7, #20]
			fullrange = 2.0;
 80017e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017ea:	613b      	str	r3, [r7, #16]
			break;
 80017ec:	e015      	b.n	800181a <ADXL_2Regs2Float+0x86>
		case RANGE4G:		// 11 bit
			//u16_nominator &= 	0b1000011111111111;
			denominator = 	2047;
 80017ee:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80017f2:	617b      	str	r3, [r7, #20]
			fullrange = 4.0;
 80017f4:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 80017f8:	613b      	str	r3, [r7, #16]
			break;
 80017fa:	e00e      	b.n	800181a <ADXL_2Regs2Float+0x86>
		case RANGE8G:		// 12 bit
			//u16_nominator &= 	0b1000111111111111;
			denominator = 	4095;
 80017fc:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001800:	617b      	str	r3, [r7, #20]
			fullrange = 8.0;
 8001802:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001806:	613b      	str	r3, [r7, #16]
			break;
 8001808:	e007      	b.n	800181a <ADXL_2Regs2Float+0x86>
		case RANGE16G:		// 13 bit
			//u16_nominator &= 	0b1001111111111111;
			denominator = 	8191;
 800180a:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800180e:	617b      	str	r3, [r7, #20]
			fullrange = 16.0;
 8001810:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001814:	613b      	str	r3, [r7, #16]
			break;
 8001816:	e000      	b.n	800181a <ADXL_2Regs2Float+0x86>
		default:
			while(1){}
 8001818:	e7fe      	b.n	8001818 <ADXL_2Regs2Float+0x84>
	}

	if(u16_nominator & 0b1000000000000000){		// sign bit is set - invert value!
 800181a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800181e:	2b00      	cmp	r3, #0
 8001820:	da05      	bge.n	800182e <ADXL_2Regs2Float+0x9a>
		sign = -1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	61bb      	str	r3, [r7, #24]
		u16_nominator = ~u16_nominator +1;
 8001828:	8bfb      	ldrh	r3, [r7, #30]
 800182a:	425b      	negs	r3, r3
 800182c:	83fb      	strh	r3, [r7, #30]
	}

	float retval = ((float)u16_nominator)/((float)denominator);
 800182e:	8bfb      	ldrh	r3, [r7, #30]
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff f9d3 	bl	8000bdc <__aeabi_ui2f>
 8001836:	4604      	mov	r4, r0
 8001838:	6978      	ldr	r0, [r7, #20]
 800183a:	f7ff f9d3 	bl	8000be4 <__aeabi_i2f>
 800183e:	4603      	mov	r3, r0
 8001840:	4619      	mov	r1, r3
 8001842:	4620      	mov	r0, r4
 8001844:	f7ff fad6 	bl	8000df4 <__aeabi_fdiv>
 8001848:	4603      	mov	r3, r0
 800184a:	60fb      	str	r3, [r7, #12]
	retval *= fullrange;
 800184c:	6939      	ldr	r1, [r7, #16]
 800184e:	68f8      	ldr	r0, [r7, #12]
 8001850:	f7ff fa1c 	bl	8000c8c <__aeabi_fmul>
 8001854:	4603      	mov	r3, r0
 8001856:	60fb      	str	r3, [r7, #12]
	retval *= sign;
 8001858:	69b8      	ldr	r0, [r7, #24]
 800185a:	f7ff f9c3 	bl	8000be4 <__aeabi_i2f>
 800185e:	4603      	mov	r3, r0
 8001860:	4619      	mov	r1, r3
 8001862:	68f8      	ldr	r0, [r7, #12]
 8001864:	f7ff fa12 	bl	8000c8c <__aeabi_fmul>
 8001868:	4603      	mov	r3, r0
 800186a:	60fb      	str	r3, [r7, #12]
	return retval;
 800186c:	68fb      	ldr	r3, [r7, #12]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3724      	adds	r7, #36	; 0x24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd90      	pop	{r4, r7, pc}
 8001876:	bf00      	nop

08001878 <ADXL_GetAccX>:

float ADXL_GetAccX(sADXLSPI *adxl){
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	return adxl->AccelerationX;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	691b      	ldr	r3, [r3, #16]
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
	...

08001890 <ADXL_ReadNRegs>:
uint8_t ADXL_HW_Read(){
	//while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE)){}
	return SPI_I2S_ReceiveData(SPI1);
}

uint8_t ADXL_ReadNRegs(uint8_t first, uint8_t number, uint8_t *buff){
 8001890:	b590      	push	{r4, r7, lr}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	603a      	str	r2, [r7, #0]
 800189a:	71fb      	strb	r3, [r7, #7]
 800189c:	460b      	mov	r3, r1
 800189e:	71bb      	strb	r3, [r7, #6]
	if(number <1){return 0;}
 80018a0:	79bb      	ldrb	r3, [r7, #6]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <ADXL_ReadNRegs+0x1a>
 80018a6:	2300      	movs	r3, #0
 80018a8:	e073      	b.n	8001992 <ADXL_ReadNRegs+0x102>
	if(buff == 0){return 0;}
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <ADXL_ReadNRegs+0x24>
 80018b0:	2300      	movs	r3, #0
 80018b2:	e06e      	b.n	8001992 <ADXL_ReadNRegs+0x102>
	uint8_t regs_read = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	73fb      	strb	r3, [r7, #15]
	// set READ bit
	first |= 0b10000000;
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018be:	71fb      	strb	r3, [r7, #7]
	// set MULTIBYTE bit if needed
	if(number > 1){
 80018c0:	79bb      	ldrb	r3, [r7, #6]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d903      	bls.n	80018ce <ADXL_ReadNRegs+0x3e>
		first |= 0b01000000;
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018cc:	71fb      	strb	r3, [r7, #7]
	}
	// select chip
	GPIO_ResetBits(CONTROL_PORT, CS_ADXL_pin);
 80018ce:	2102      	movs	r1, #2
 80018d0:	4832      	ldr	r0, [pc, #200]	; (800199c <ADXL_ReadNRegs+0x10c>)
 80018d2:	f7ff fcd6 	bl	8001282 <GPIO_ResetBits>
	// transmit register adress
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE)){}
 80018d6:	bf00      	nop
 80018d8:	2102      	movs	r1, #2
 80018da:	4831      	ldr	r0, [pc, #196]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 80018dc:	f7ff fe4e 	bl	800157c <SPI_I2S_GetFlagStatus>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d0f8      	beq.n	80018d8 <ADXL_ReadNRegs+0x48>
	SPI_I2S_SendData(SPI1, first);
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	4619      	mov	r1, r3
 80018ec:	482c      	ldr	r0, [pc, #176]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 80018ee:	f7ff fe2b 	bl	8001548 <SPI_I2S_SendData>
	// read whatever, just to clear RXNE flag
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE)){}
 80018f2:	bf00      	nop
 80018f4:	2101      	movs	r1, #1
 80018f6:	482a      	ldr	r0, [pc, #168]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 80018f8:	f7ff fe40 	bl	800157c <SPI_I2S_GetFlagStatus>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f8      	beq.n	80018f4 <ADXL_ReadNRegs+0x64>
	SPI_I2S_ReceiveData(SPI1);
 8001902:	4827      	ldr	r0, [pc, #156]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 8001904:	f7ff fe2e 	bl	8001564 <SPI_I2S_ReceiveData>

	// dirty hack - insert one extra tx-rx cycle, otherwise all the bytes are delayed by 1
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE)){}
 8001908:	bf00      	nop
 800190a:	2102      	movs	r1, #2
 800190c:	4824      	ldr	r0, [pc, #144]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 800190e:	f7ff fe35 	bl	800157c <SPI_I2S_GetFlagStatus>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d0f8      	beq.n	800190a <ADXL_ReadNRegs+0x7a>
	SPI_I2S_SendData(SPI1, 0);
 8001918:	2100      	movs	r1, #0
 800191a:	4821      	ldr	r0, [pc, #132]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 800191c:	f7ff fe14 	bl	8001548 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE)){}
 8001920:	bf00      	nop
 8001922:	2101      	movs	r1, #1
 8001924:	481e      	ldr	r0, [pc, #120]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 8001926:	f7ff fe29 	bl	800157c <SPI_I2S_GetFlagStatus>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d0f8      	beq.n	8001922 <ADXL_ReadNRegs+0x92>
	SPI_I2S_ReceiveData(SPI1);
 8001930:	481b      	ldr	r0, [pc, #108]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 8001932:	f7ff fe17 	bl	8001564 <SPI_I2S_ReceiveData>

	// read as many regs as requested
	for(regs_read = 0; regs_read < number; regs_read++){
 8001936:	2300      	movs	r3, #0
 8001938:	73fb      	strb	r3, [r7, #15]
 800193a:	e01f      	b.n	800197c <ADXL_ReadNRegs+0xec>
		// transmit 0's
		while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE)){}
 800193c:	bf00      	nop
 800193e:	2102      	movs	r1, #2
 8001940:	4817      	ldr	r0, [pc, #92]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 8001942:	f7ff fe1b 	bl	800157c <SPI_I2S_GetFlagStatus>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d0f8      	beq.n	800193e <ADXL_ReadNRegs+0xae>
		SPI_I2S_SendData(SPI1, 0);
 800194c:	2100      	movs	r1, #0
 800194e:	4814      	ldr	r0, [pc, #80]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 8001950:	f7ff fdfa 	bl	8001548 <SPI_I2S_SendData>
		// read back
		while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE)){}
 8001954:	bf00      	nop
 8001956:	2101      	movs	r1, #1
 8001958:	4811      	ldr	r0, [pc, #68]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 800195a:	f7ff fe0f 	bl	800157c <SPI_I2S_GetFlagStatus>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0f8      	beq.n	8001956 <ADXL_ReadNRegs+0xc6>
		buff[regs_read] = SPI_I2S_ReceiveData(SPI1);
 8001964:	7bfb      	ldrb	r3, [r7, #15]
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	18d4      	adds	r4, r2, r3
 800196a:	480d      	ldr	r0, [pc, #52]	; (80019a0 <ADXL_ReadNRegs+0x110>)
 800196c:	f7ff fdfa 	bl	8001564 <SPI_I2S_ReceiveData>
 8001970:	4603      	mov	r3, r0
 8001972:	b2db      	uxtb	r3, r3
 8001974:	7023      	strb	r3, [r4, #0]
	for(regs_read = 0; regs_read < number; regs_read++){
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	3301      	adds	r3, #1
 800197a:	73fb      	strb	r3, [r7, #15]
 800197c:	7bfa      	ldrb	r2, [r7, #15]
 800197e:	79bb      	ldrb	r3, [r7, #6]
 8001980:	429a      	cmp	r2, r3
 8001982:	d3db      	bcc.n	800193c <ADXL_ReadNRegs+0xac>
	}

	//deselect chip
	GPIO_SetBits(CONTROL_PORT, CS_ADXL_pin);
 8001984:	2102      	movs	r1, #2
 8001986:	4805      	ldr	r0, [pc, #20]	; (800199c <ADXL_ReadNRegs+0x10c>)
 8001988:	f7ff fc6d 	bl	8001266 <GPIO_SetBits>
	return regs_read+1;		// no. of registers read
 800198c:	7bfb      	ldrb	r3, [r7, #15]
 800198e:	3301      	adds	r3, #1
 8001990:	b2db      	uxtb	r3, r3
}
 8001992:	4618      	mov	r0, r3
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	bd90      	pop	{r4, r7, pc}
 800199a:	bf00      	nop
 800199c:	40011000 	.word	0x40011000
 80019a0:	40013000 	.word	0x40013000

080019a4 <ADXL_WriteReg>:

void ADXL_WriteReg(uint8_t reg, uint8_t value){
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	460a      	mov	r2, r1
 80019ae:	71fb      	strb	r3, [r7, #7]
 80019b0:	4613      	mov	r3, r2
 80019b2:	71bb      	strb	r3, [r7, #6]
	// for write transmission, no multibyte, clear 2 first bits
	reg &= 0b00111111;
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019ba:	71fb      	strb	r3, [r7, #7]
	// select chip
	GPIO_ResetBits(CONTROL_PORT, CS_ADXL_pin);
 80019bc:	2102      	movs	r1, #2
 80019be:	4817      	ldr	r0, [pc, #92]	; (8001a1c <ADXL_WriteReg+0x78>)
 80019c0:	f7ff fc5f 	bl	8001282 <GPIO_ResetBits>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE)){}
 80019c4:	bf00      	nop
 80019c6:	2102      	movs	r1, #2
 80019c8:	4815      	ldr	r0, [pc, #84]	; (8001a20 <ADXL_WriteReg+0x7c>)
 80019ca:	f7ff fdd7 	bl	800157c <SPI_I2S_GetFlagStatus>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0f8      	beq.n	80019c6 <ADXL_WriteReg+0x22>
	SPI_I2S_SendData(SPI1, reg);
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	4619      	mov	r1, r3
 80019da:	4811      	ldr	r0, [pc, #68]	; (8001a20 <ADXL_WriteReg+0x7c>)
 80019dc:	f7ff fdb4 	bl	8001548 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE)){}
 80019e0:	bf00      	nop
 80019e2:	2102      	movs	r1, #2
 80019e4:	480e      	ldr	r0, [pc, #56]	; (8001a20 <ADXL_WriteReg+0x7c>)
 80019e6:	f7ff fdc9 	bl	800157c <SPI_I2S_GetFlagStatus>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0f8      	beq.n	80019e2 <ADXL_WriteReg+0x3e>
	SPI_I2S_SendData(SPI1, value);
 80019f0:	79bb      	ldrb	r3, [r7, #6]
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	4619      	mov	r1, r3
 80019f6:	480a      	ldr	r0, [pc, #40]	; (8001a20 <ADXL_WriteReg+0x7c>)
 80019f8:	f7ff fda6 	bl	8001548 <SPI_I2S_SendData>
	// wait some time until transmission ends
	while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY)){}
 80019fc:	bf00      	nop
 80019fe:	2180      	movs	r1, #128	; 0x80
 8001a00:	4807      	ldr	r0, [pc, #28]	; (8001a20 <ADXL_WriteReg+0x7c>)
 8001a02:	f7ff fdbb 	bl	800157c <SPI_I2S_GetFlagStatus>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d1f8      	bne.n	80019fe <ADXL_WriteReg+0x5a>
	// deselect chip
	GPIO_SetBits(CONTROL_PORT, CS_ADXL_pin);
 8001a0c:	2102      	movs	r1, #2
 8001a0e:	4803      	ldr	r0, [pc, #12]	; (8001a1c <ADXL_WriteReg+0x78>)
 8001a10:	f7ff fc29 	bl	8001266 <GPIO_SetBits>
}
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40011000 	.word	0x40011000
 8001a20:	40013000 	.word	0x40013000

08001a24 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	6039      	str	r1, [r7, #0]
 8001a2e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	da0b      	bge.n	8001a50 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001a38:	490d      	ldr	r1, [pc, #52]	; (8001a70 <NVIC_SetPriority+0x4c>)
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	f003 030f 	and.w	r3, r3, #15
 8001a40:	3b04      	subs	r3, #4
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	0112      	lsls	r2, r2, #4
 8001a48:	b2d2      	uxtb	r2, r2
 8001a4a:	440b      	add	r3, r1
 8001a4c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001a4e:	e009      	b.n	8001a64 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001a50:	4908      	ldr	r1, [pc, #32]	; (8001a74 <NVIC_SetPriority+0x50>)
 8001a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a56:	683a      	ldr	r2, [r7, #0]
 8001a58:	b2d2      	uxtb	r2, r2
 8001a5a:	0112      	lsls	r2, r2, #4
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	440b      	add	r3, r1
 8001a60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	e000ed00 	.word	0xe000ed00
 8001a74:	e000e100 	.word	0xe000e100

08001a78 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a86:	d301      	bcc.n	8001a8c <SysTick_Config+0x14>
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e011      	b.n	8001ab0 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001a8c:	4a0a      	ldr	r2, [pc, #40]	; (8001ab8 <SysTick_Config+0x40>)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001a94:	3b01      	subs	r3, #1
 8001a96:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8001a98:	210f      	movs	r1, #15
 8001a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8001a9e:	f7ff ffc1 	bl	8001a24 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001aa2:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <SysTick_Config+0x40>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aa8:	4b03      	ldr	r3, [pc, #12]	; (8001ab8 <SysTick_Config+0x40>)
 8001aaa:	2207      	movs	r2, #7
 8001aac:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	e000e010 	.word	0xe000e010

08001abc <main>:
  */

sSSDdisplay disp;

int main(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b09a      	sub	sp, #104	; 0x68
 8001ac0:	af06      	add	r7, sp, #24
       To reconfigure the default setting of SystemInit() function, refer to
       system_stm32f10x.c file
     */  
  
  /* SysTick end of count event each 1ms */
  RCC_GetClocksFreq(&RCC_Clocks);
 8001ac2:	4832      	ldr	r0, [pc, #200]	; (8001b8c <main+0xd0>)
 8001ac4:	f7ff fbec 	bl	80012a0 <RCC_GetClocksFreq>
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 8001ac8:	4b30      	ldr	r3, [pc, #192]	; (8001b8c <main+0xd0>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	4a30      	ldr	r2, [pc, #192]	; (8001b90 <main+0xd4>)
 8001ace:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad2:	099b      	lsrs	r3, r3, #6
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ffcf 	bl	8001a78 <SysTick_Config>
  
  //spi config/init
  SPI_HW_Init();
 8001ada:	f000 f8ad 	bl	8001c38 <SPI_HW_Init>

  sADXLSPI adxl_link;
  ADXL_Init(&adxl_link, &ADXL_ReadNRegs, &ADXL_WriteReg);
 8001ade:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ae2:	4a2c      	ldr	r2, [pc, #176]	; (8001b94 <main+0xd8>)
 8001ae4:	492c      	ldr	r1, [pc, #176]	; (8001b98 <main+0xdc>)
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff fd63 	bl	80015b2 <ADXL_Init>
  ADXL_StartMeasurement(&adxl_link);
 8001aec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff fd90 	bl	8001616 <ADXL_StartMeasurement>




  SSD1306Init(&disp, &SSDSelectChip, &SSDDeSelectChip, &SSDSetDataMode, &SSDSetCommandMode, &SSDSendByte, &SSDResetActive, &SSDResetInactive, &SSDDelay);
 8001af6:	4b29      	ldr	r3, [pc, #164]	; (8001b9c <main+0xe0>)
 8001af8:	9304      	str	r3, [sp, #16]
 8001afa:	4b29      	ldr	r3, [pc, #164]	; (8001ba0 <main+0xe4>)
 8001afc:	9303      	str	r3, [sp, #12]
 8001afe:	4b29      	ldr	r3, [pc, #164]	; (8001ba4 <main+0xe8>)
 8001b00:	9302      	str	r3, [sp, #8]
 8001b02:	4b29      	ldr	r3, [pc, #164]	; (8001ba8 <main+0xec>)
 8001b04:	9301      	str	r3, [sp, #4]
 8001b06:	4b29      	ldr	r3, [pc, #164]	; (8001bac <main+0xf0>)
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	4b29      	ldr	r3, [pc, #164]	; (8001bb0 <main+0xf4>)
 8001b0c:	4a29      	ldr	r2, [pc, #164]	; (8001bb4 <main+0xf8>)
 8001b0e:	492a      	ldr	r1, [pc, #168]	; (8001bb8 <main+0xfc>)
 8001b10:	482a      	ldr	r0, [pc, #168]	; (8001bbc <main+0x100>)
 8001b12:	f000 f8eb 	bl	8001cec <SSD1306Init>
  SSD1306SendBuffer(&disp);
 8001b16:	4829      	ldr	r0, [pc, #164]	; (8001bbc <main+0x100>)
 8001b18:	f000 f9a1 	bl	8001e5e <SSD1306SendBuffer>
  //char linebuff2[16];
  //char linebuff3[16];
  sTextLine line1;
  //sTextLine line2;
  //sTextLine line3;
  sTextLineInit(&line1, linebuff1, 30, 40, 10, &FreeSerifBold12pt7b);
 8001b1c:	f107 0120 	add.w	r1, r7, #32
 8001b20:	f107 0014 	add.w	r0, r7, #20
 8001b24:	4b26      	ldr	r3, [pc, #152]	; (8001bc0 <main+0x104>)
 8001b26:	9301      	str	r3, [sp, #4]
 8001b28:	230a      	movs	r3, #10
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	2328      	movs	r3, #40	; 0x28
 8001b2e:	221e      	movs	r2, #30
 8001b30:	f000 fc52 	bl	80023d8 <sTextLineInit>
  //sTextLineInit(&line2, linebuff2, 20, 35, 10, &TomThumb);
  //sTextLineInit(&line3, linebuff3, 20, 50, 10, &TomThumb);

  uint8_t tmpBuff[] = {0, 0, 0, 0, 0, 0};
 8001b34:	f107 030c 	add.w	r3, r7, #12
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	809a      	strh	r2, [r3, #4]

  /* Infinite loop */
  while (1)
  {

	  ADXL_GetDataRegs(&adxl_link);
 8001b3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff fdc9 	bl	80016da <ADXL_GetDataRegs>
	  char tmp[10];
	  TypeWriterFloat2Ascii(&tmp, ADXL_GetAccX(&adxl_link), 2);
 8001b48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fe93 	bl	8001878 <ADXL_GetAccX>
 8001b52:	4601      	mov	r1, r0
 8001b54:	463b      	mov	r3, r7
 8001b56:	2202      	movs	r2, #2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f000 fd65 	bl	8002628 <TypeWriterFloat2Ascii>
	  sTextLineSetText(&line1, tmp);
 8001b5e:	463a      	mov	r2, r7
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	4611      	mov	r1, r2
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 fc58 	bl	800241c <sTextLineSetText>
	  //TypeWriterFloat2Ascii(&tmp, ADXL_GetAccY(&adxl_link), 2);
	  //sTextLineSetText(&line2, tmp);
	  //TypeWriterFloat2Ascii(&tmp, ADXL_GetAccZ(&adxl_link), 2);
	  //sTextLineSetText(&line3, tmp);
	  SSD1306ClearBuffer(&disp);
 8001b6c:	4813      	ldr	r0, [pc, #76]	; (8001bbc <main+0x100>)
 8001b6e:	f000 f966 	bl	8001e3e <SSD1306ClearBuffer>
	  sTextLineDraw(&line1);
 8001b72:	f107 0314 	add.w	r3, r7, #20
 8001b76:	4618      	mov	r0, r3
 8001b78:	f000 fc77 	bl	800246a <sTextLineDraw>
	  //sTextLineDraw(&line2);
	  //sTextLineDraw(&line3);
	  SSD1306SendBuffer(&disp);
 8001b7c:	480f      	ldr	r0, [pc, #60]	; (8001bbc <main+0x100>)
 8001b7e:	f000 f96e 	bl	8001e5e <SSD1306SendBuffer>

	  Delay(50);
 8001b82:	2032      	movs	r0, #50	; 0x32
 8001b84:	f000 f832 	bl	8001bec <Delay>
  {
 8001b88:	e7d9      	b.n	8001b3e <main+0x82>
 8001b8a:	bf00      	nop
 8001b8c:	200000a0 	.word	0x200000a0
 8001b90:	10624dd3 	.word	0x10624dd3
 8001b94:	080019a5 	.word	0x080019a5
 8001b98:	08001891 	.word	0x08001891
 8001b9c:	08002065 	.word	0x08002065
 8001ba0:	08002051 	.word	0x08002051
 8001ba4:	0800203d 	.word	0x0800203d
 8001ba8:	08002009 	.word	0x08002009
 8001bac:	08001ff5 	.word	0x08001ff5
 8001bb0:	08001fe1 	.word	0x08001fe1
 8001bb4:	08001fb9 	.word	0x08001fb9
 8001bb8:	08001fa5 	.word	0x08001fa5
 8001bbc:	200000b4 	.word	0x200000b4
 8001bc0:	08004280 	.word	0x08004280

08001bc4 <DisplaySetPixelHorizAdr>:
  }
}

// zmapowana funkcja ustawiajca pixel, na potrzeby typerwiter.h
void DisplaySetPixelHorizAdr(uint8_t x,uint8_t y){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	460a      	mov	r2, r1
 8001bce:	71fb      	strb	r3, [r7, #7]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	71bb      	strb	r3, [r7, #6]
	SSD1306SetPixelHorizAdr(&disp, x, y);
 8001bd4:	79ba      	ldrb	r2, [r7, #6]
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4803      	ldr	r0, [pc, #12]	; (8001be8 <DisplaySetPixelHorizAdr+0x24>)
 8001bdc:	f000 f95a 	bl	8001e94 <SSD1306SetPixelHorizAdr>
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	200000b4 	.word	0x200000b4

08001bec <Delay>:
* @brief  Inserts a delay time.
* @param  nTime: specifies the delay time length, in 1 ms.
* @retval None
*/
void Delay(__IO uint32_t nTime)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  TimingDelay = nTime;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4a06      	ldr	r2, [pc, #24]	; (8001c10 <Delay+0x24>)
 8001bf8:	6013      	str	r3, [r2, #0]
  
  while(TimingDelay != 0);
 8001bfa:	bf00      	nop
 8001bfc:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <Delay+0x24>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1fb      	bne.n	8001bfc <Delay+0x10>
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	20000098 	.word	0x20000098

08001c14 <TimingDelay_Decrement>:
* @brief  Decrements the TimingDelay variable.
* @param  None
* @retval None
*/
void TimingDelay_Decrement(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  if (TimingDelay != 0x00)
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <TimingDelay_Decrement+0x20>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d004      	beq.n	8001c2a <TimingDelay_Decrement+0x16>
  { 
    TimingDelay--;
 8001c20:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <TimingDelay_Decrement+0x20>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	3b01      	subs	r3, #1
 8001c26:	4a03      	ldr	r2, [pc, #12]	; (8001c34 <TimingDelay_Decrement+0x20>)
 8001c28:	6013      	str	r3, [r2, #0]
  }
}
 8001c2a:	bf00      	nop
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bc80      	pop	{r7}
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	20000098 	.word	0x20000098

08001c38 <SPI_HW_Init>:
#include "spi_hw.h"


void SPI_HW_Init(){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
	// wczenie zegara dla portu na ktrym s piny SPI i kontrolne
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8001c3e:	2101      	movs	r1, #1
 8001c40:	2004      	movs	r0, #4
 8001c42:	f7ff fbdd 	bl	8001400 <RCC_APB2PeriphClockCmd>
	// wczenie zegara dla moduu SPI
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001c46:	2101      	movs	r1, #1
 8001c48:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001c4c:	f7ff fbd8 	bl	8001400 <RCC_APB2PeriphClockCmd>
	// wczenie zegara dla moduu AFIO (alternate function io)
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8001c50:	2101      	movs	r1, #1
 8001c52:	2001      	movs	r0, #1
 8001c54:	f7ff fbd4 	bl	8001400 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8001c58:	2101      	movs	r1, #1
 8001c5a:	2010      	movs	r0, #16
 8001c5c:	f7ff fbd0 	bl	8001400 <RCC_APB2PeriphClockCmd>
	// konfiguracja pinw kontrolnych
	GPIO_InitTypeDef gpio;
	GPIO_StructInit(&gpio);
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff faeb 	bl	8001240 <GPIO_StructInit>
	gpio.GPIO_Pin = CS_SSD_pin | CS_ADXL_pin | DC_pin | RST_pin;
 8001c6a:	230f      	movs	r3, #15
 8001c6c:	82bb      	strh	r3, [r7, #20]
	gpio.GPIO_Mode = GPIO_Mode_Out_PP;
 8001c6e:	2310      	movs	r3, #16
 8001c70:	75fb      	strb	r3, [r7, #23]
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8001c72:	2303      	movs	r3, #3
 8001c74:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOC, &gpio);
 8001c76:	f107 0314 	add.w	r3, r7, #20
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4818      	ldr	r0, [pc, #96]	; (8001ce0 <SPI_HW_Init+0xa8>)
 8001c7e:	f7ff fa23 	bl	80010c8 <GPIO_Init>
		// konfiguracja pinw transmisji SPI
	GPIO_StructInit(&gpio);
 8001c82:	f107 0314 	add.w	r3, r7, #20
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff fada 	bl	8001240 <GPIO_StructInit>
	gpio.GPIO_Pin = GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7; // SCK, MISO, MOSI
 8001c8c:	23e0      	movs	r3, #224	; 0xe0
 8001c8e:	82bb      	strh	r3, [r7, #20]
	gpio.GPIO_Mode = GPIO_Mode_AF_PP;
 8001c90:	2318      	movs	r3, #24
 8001c92:	75fb      	strb	r3, [r7, #23]
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8001c94:	2303      	movs	r3, #3
 8001c96:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOA, &gpio);
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4811      	ldr	r0, [pc, #68]	; (8001ce4 <SPI_HW_Init+0xac>)
 8001ca0:	f7ff fa12 	bl	80010c8 <GPIO_Init>


	// konfiguracja samego SPI
	SPI_InitTypeDef spi;
	SPI_StructInit(&spi);
 8001ca4:	463b      	mov	r3, r7
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff fc0b 	bl	80014c2 <SPI_StructInit>
	spi.SPI_Mode = SPI_Mode_Master;
 8001cac:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001cb0:	807b      	strh	r3, [r7, #2]
	spi.SPI_NSS = SPI_NSS_Soft;
 8001cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cb6:	817b      	strh	r3, [r7, #10]
	spi.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8001cb8:	2318      	movs	r3, #24
 8001cba:	81bb      	strh	r3, [r7, #12]
	spi.SPI_CPOL = SPI_CPOL_High; 		// gdy brak transmisji, zegar ma stan wysoki
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	80fb      	strh	r3, [r7, #6]
	spi.SPI_CPHA = SPI_CPHA_2Edge;		// prbkowanie bitu na drugie (czyli narastajce) zbocze zegara, czyli w poowie trwania bitu
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	813b      	strh	r3, [r7, #8]
	SPI_Init(SPI1, &spi);
 8001cc4:	463b      	mov	r3, r7
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4807      	ldr	r0, [pc, #28]	; (8001ce8 <SPI_HW_Init+0xb0>)
 8001cca:	f7ff fbb7 	bl	800143c <SPI_Init>
	SPI_Cmd(SPI1, ENABLE);
 8001cce:	2101      	movs	r1, #1
 8001cd0:	4805      	ldr	r0, [pc, #20]	; (8001ce8 <SPI_HW_Init+0xb0>)
 8001cd2:	f7ff fc1a 	bl	800150a <SPI_Cmd>


}
 8001cd6:	bf00      	nop
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40011000 	.word	0x40011000
 8001ce4:	40010800 	.word	0x40010800
 8001ce8:	40013000 	.word	0x40013000

08001cec <SSD1306Init>:
 */


#include "ssd1306.h"

void SSD1306Init(sSSDdisplay *disp, void (*ptrSel)(), void (*ptrDesel)(), void (*ptrSetData)(), void (*ptrSetCommand)(), void (*ptrSendByte)(uint8_t), void (*ptrResON)(), void (*ptrResOFF)(), void (*ptrDelay)(uint8_t)){
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	603b      	str	r3, [r7, #0]
	disp->fpSelectChip = ptrSel;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	68ba      	ldr	r2, [r7, #8]
 8001cfe:	601a      	str	r2, [r3, #0]
	disp->fpDeSelectChip = ptrDesel;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	605a      	str	r2, [r3, #4]
	disp->fpSetData = ptrSetData;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	609a      	str	r2, [r3, #8]
	disp->fpSetCommand = ptrSetCommand;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	60da      	str	r2, [r3, #12]
	disp->fpSendByte = ptrSendByte;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	69fa      	ldr	r2, [r7, #28]
 8001d16:	611a      	str	r2, [r3, #16]
	disp->fpResetActive = ptrResON;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	6a3a      	ldr	r2, [r7, #32]
 8001d1c:	615a      	str	r2, [r3, #20]
	disp->fpResetInactive = ptrResOFF;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d22:	619a      	str	r2, [r3, #24]
	disp->fpDelay = ptrDelay;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d28:	61da      	str	r2, [r3, #28]
	SSD1306ClearBuffer(disp);
 8001d2a:	68f8      	ldr	r0, [r7, #12]
 8001d2c:	f000 f887 	bl	8001e3e <SSD1306ClearBuffer>
	// initial reset
	disp->fpDeSelectChip();
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	4798      	blx	r3
	disp->fpSetCommand();
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	4798      	blx	r3
	disp->fpResetInactive();
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	4798      	blx	r3
	disp->fpDelay(10);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	200a      	movs	r0, #10
 8001d48:	4798      	blx	r3
	disp->fpResetActive();
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	695b      	ldr	r3, [r3, #20]
 8001d4e:	4798      	blx	r3
	disp->fpDelay(50);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	69db      	ldr	r3, [r3, #28]
 8001d54:	2032      	movs	r0, #50	; 0x32
 8001d56:	4798      	blx	r3
	disp->fpResetInactive();
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	4798      	blx	r3

	// display configuration
	  SSD1306SendCommand(disp, 0xAE);//wycz panel OLED
 8001d5e:	21ae      	movs	r1, #174	; 0xae
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f000 f8ee 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x00);//adres kolumny LOW
 8001d66:	2100      	movs	r1, #0
 8001d68:	68f8      	ldr	r0, [r7, #12]
 8001d6a:	f000 f8ea 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x10);//adres kolumny HIGH
 8001d6e:	2110      	movs	r1, #16
 8001d70:	68f8      	ldr	r0, [r7, #12]
 8001d72:	f000 f8e6 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x40);//adres startu linii
 8001d76:	2140      	movs	r1, #64	; 0x40
 8001d78:	68f8      	ldr	r0, [r7, #12]
 8001d7a:	f000 f8e2 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x20);//tryb adresowania strony
 8001d7e:	2120      	movs	r1, #32
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f000 f8de 	bl	8001f42 <SSD1306SendCommand>
	  //SSD1306SendCommand(disp, 0x01);//vertical mode !!!
	  SSD1306SendCommand(disp, 0x00);//horizontal mode !!!
 8001d86:	2100      	movs	r1, #0
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f000 f8da 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x81);//ustaw kontrast
 8001d8e:	2181      	movs	r1, #129	; 0x81
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f000 f8d6 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xCF);
 8001d96:	21cf      	movs	r1, #207	; 0xcf
 8001d98:	68f8      	ldr	r0, [r7, #12]
 8001d9a:	f000 f8d2 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xA1);//ustaw remapowanie
 8001d9e:	21a1      	movs	r1, #161	; 0xa1
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	f000 f8ce 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xC8);//kierunek skanowania
 8001da6:	21c8      	movs	r1, #200	; 0xc8
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	f000 f8ca 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xA8);//ustaw multiplex ratio
 8001dae:	21a8      	movs	r1, #168	; 0xa8
 8001db0:	68f8      	ldr	r0, [r7, #12]
 8001db2:	f000 f8c6 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x3F);//1/64
 8001db6:	213f      	movs	r1, #63	; 0x3f
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f000 f8c2 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xD3);//ustaw display offset
 8001dbe:	21d3      	movs	r1, #211	; 0xd3
 8001dc0:	68f8      	ldr	r0, [r7, #12]
 8001dc2:	f000 f8be 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x00);//bez offsetu
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	68f8      	ldr	r0, [r7, #12]
 8001dca:	f000 f8ba 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xD5);//ustaw divide ratio/czstotliwo oscylatora
 8001dce:	21d5      	movs	r1, #213	; 0xd5
 8001dd0:	68f8      	ldr	r0, [r7, #12]
 8001dd2:	f000 f8b6 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x80);//100ramek/sec
 8001dd6:	2180      	movs	r1, #128	; 0x80
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f000 f8b2 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xD9);//ustaw okres pre charge
 8001dde:	21d9      	movs	r1, #217	; 0xd9
 8001de0:	68f8      	ldr	r0, [r7, #12]
 8001de2:	f000 f8ae 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xF1);//pre charge 15 cykli, discharge 1 cykl
 8001de6:	21f1      	movs	r1, #241	; 0xf1
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f000 f8aa 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xDA);//konfiguracja wyprowadze sterownika
 8001dee:	21da      	movs	r1, #218	; 0xda
 8001df0:	68f8      	ldr	r0, [r7, #12]
 8001df2:	f000 f8a6 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x12);
 8001df6:	2112      	movs	r1, #18
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f000 f8a2 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xDB);//ustawienie vcomh
 8001dfe:	21db      	movs	r1, #219	; 0xdb
 8001e00:	68f8      	ldr	r0, [r7, #12]
 8001e02:	f000 f89e 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x40);
 8001e06:	2140      	movs	r1, #64	; 0x40
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f000 f89a 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x8D);//ustawienie Charge Pump
 8001e0e:	218d      	movs	r1, #141	; 0x8d
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f000 f896 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0x14);
 8001e16:	2114      	movs	r1, #20
 8001e18:	68f8      	ldr	r0, [r7, #12]
 8001e1a:	f000 f892 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xA4);//"podczenie" zawartoci RAM do panelu OLED
 8001e1e:	21a4      	movs	r1, #164	; 0xa4
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f000 f88e 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xA6);//wyczenie inwersji wywietlania
 8001e26:	21a6      	movs	r1, #166	; 0xa6
 8001e28:	68f8      	ldr	r0, [r7, #12]
 8001e2a:	f000 f88a 	bl	8001f42 <SSD1306SendCommand>
	  SSD1306SendCommand(disp, 0xAF);//wcza wywietlacz
 8001e2e:	21af      	movs	r1, #175	; 0xaf
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f000 f886 	bl	8001f42 <SSD1306SendCommand>

	return;
 8001e36:	bf00      	nop
}
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <SSD1306ClearBuffer>:

void SSD1306ClearBuffer(sSSDdisplay *disp){
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
	memset(disp->PixBuffer, 0x00, SSD1306_PIXELS_X * SSD1306_PAGES);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	3320      	adds	r3, #32
 8001e4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e4e:	2100      	movs	r1, #0
 8001e50:	4618      	mov	r0, r3
 8001e52:	f000 fc89 	bl	8002768 <memset>
	return;
 8001e56:	bf00      	nop
}
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <SSD1306SendBuffer>:

void SSD1306SendBuffer(sSSDdisplay *disp){
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b084      	sub	sp, #16
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
	for(unsigned short byte = 0; byte < SSD1306_PIXELS_X * SSD1306_PAGES; byte++){
 8001e66:	2300      	movs	r3, #0
 8001e68:	81fb      	strh	r3, [r7, #14]
 8001e6a:	e00b      	b.n	8001e84 <SSD1306SendBuffer+0x26>
		SSD1306SendData(disp, disp->PixBuffer[byte]);
 8001e6c:	89fb      	ldrh	r3, [r7, #14]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	4413      	add	r3, r2
 8001e72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e76:	4619      	mov	r1, r3
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f87a 	bl	8001f72 <SSD1306SendData>
	for(unsigned short byte = 0; byte < SSD1306_PIXELS_X * SSD1306_PAGES; byte++){
 8001e7e:	89fb      	ldrh	r3, [r7, #14]
 8001e80:	3301      	adds	r3, #1
 8001e82:	81fb      	strh	r3, [r7, #14]
 8001e84:	89fb      	ldrh	r3, [r7, #14]
 8001e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e8a:	d3ef      	bcc.n	8001e6c <SSD1306SendBuffer+0xe>
	}
	return;
 8001e8c:	bf00      	nop
}
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <SSD1306SetPixelHorizAdr>:

uint8_t SSD1306SetPixelHorizAdr(sSSDdisplay *disp, uint8_t x, uint8_t y){
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	70fb      	strb	r3, [r7, #3]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	70bb      	strb	r3, [r7, #2]
	if(x >= SSD1306_PIXELS_X){
 8001ea4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	da01      	bge.n	8001eb0 <SSD1306SetPixelHorizAdr+0x1c>
		return 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	e020      	b.n	8001ef2 <SSD1306SetPixelHorizAdr+0x5e>
	}
	if(y >= SSD1306_PIXELS_Y){
 8001eb0:	78bb      	ldrb	r3, [r7, #2]
 8001eb2:	2b3f      	cmp	r3, #63	; 0x3f
 8001eb4:	d901      	bls.n	8001eba <SSD1306SetPixelHorizAdr+0x26>
		return 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	e01b      	b.n	8001ef2 <SSD1306SetPixelHorizAdr+0x5e>
	}
	sPixLoc pix_loc = SSD1306GetPixLocHorizAdr(x, y);
 8001eba:	f107 0308 	add.w	r3, r7, #8
 8001ebe:	78ba      	ldrb	r2, [r7, #2]
 8001ec0:	78f9      	ldrb	r1, [r7, #3]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f000 f819 	bl	8001efa <SSD1306GetPixLocHorizAdr>
	disp->PixBuffer[pix_loc.buffIndex] |= 1 << pix_loc.pageIndex;
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	440a      	add	r2, r1
 8001ed0:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001ed4:	b251      	sxtb	r1, r2
 8001ed6:	7b3a      	ldrb	r2, [r7, #12]
 8001ed8:	4610      	mov	r0, r2
 8001eda:	2201      	movs	r2, #1
 8001edc:	4082      	lsls	r2, r0
 8001ede:	b252      	sxtb	r2, r2
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	b252      	sxtb	r2, r2
 8001ee4:	b2d1      	uxtb	r1, r2
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	460a      	mov	r2, r1
 8001eec:	f883 2020 	strb.w	r2, [r3, #32]
	return 1;
 8001ef0:	2301      	movs	r3, #1
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3710      	adds	r7, #16
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <SSD1306GetPixLocHorizAdr>:

sPixLoc SSD1306GetPixLocHorizAdr(uint8_t x, uint8_t y){
 8001efa:	b480      	push	{r7}
 8001efc:	b087      	sub	sp, #28
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	460b      	mov	r3, r1
 8001f04:	70fb      	strb	r3, [r7, #3]
 8001f06:	4613      	mov	r3, r2
 8001f08:	70bb      	strb	r3, [r7, #2]
	uint8_t page = y/SSD1306_PIX_PER_PAGE;
 8001f0a:	78bb      	ldrb	r3, [r7, #2]
 8001f0c:	08db      	lsrs	r3, r3, #3
 8001f0e:	75fb      	strb	r3, [r7, #23]
	sPixLoc ret_val;
	ret_val.buffIndex = page * SSD1306_PIXELS_X + x;
 8001f10:	7dfb      	ldrb	r3, [r7, #23]
 8001f12:	01da      	lsls	r2, r3, #7
 8001f14:	78fb      	ldrb	r3, [r7, #3]
 8001f16:	4413      	add	r3, r2
 8001f18:	60fb      	str	r3, [r7, #12]
	ret_val.pageIndex = y - page*SSD1306_PIX_PER_PAGE;
 8001f1a:	7dfb      	ldrb	r3, [r7, #23]
 8001f1c:	00db      	lsls	r3, r3, #3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	78ba      	ldrb	r2, [r7, #2]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	743b      	strb	r3, [r7, #16]
	return ret_val;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001f34:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	371c      	adds	r7, #28
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bc80      	pop	{r7}
 8001f40:	4770      	bx	lr

08001f42 <SSD1306SendCommand>:

void SSD1306SendCommand(sSSDdisplay *disp, uint8_t command){
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b082      	sub	sp, #8
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	70fb      	strb	r3, [r7, #3]
	disp->fpSelectChip();
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4798      	blx	r3
	disp->fpSetCommand();
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	4798      	blx	r3
	disp->fpSendByte(command);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	78fa      	ldrb	r2, [r7, #3]
 8001f60:	4610      	mov	r0, r2
 8001f62:	4798      	blx	r3
	disp->fpDeSelectChip();
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	4798      	blx	r3
	return;
 8001f6a:	bf00      	nop
}
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <SSD1306SendData>:

void SSD1306SendData(sSSDdisplay *disp, uint8_t data){
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b082      	sub	sp, #8
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	70fb      	strb	r3, [r7, #3]
	disp->fpSelectChip();
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4798      	blx	r3
	disp->fpSetData();
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	4798      	blx	r3
	disp->fpSendByte(data);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	78fa      	ldrb	r2, [r7, #3]
 8001f90:	4610      	mov	r0, r2
 8001f92:	4798      	blx	r3
	disp->fpDeSelectChip();
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	4798      	blx	r3
	return;
 8001f9a:	bf00      	nop
}
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <SSDSelectChip>:
 */

#include "ssd1306_port_f103.h"
#include "spi\spi_hw.h"

void SSDSelectChip(){
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	GPIO_ResetBits(CONTROL_PORT, CS_SSD_pin);
 8001fa8:	2101      	movs	r1, #1
 8001faa:	4802      	ldr	r0, [pc, #8]	; (8001fb4 <SSDSelectChip+0x10>)
 8001fac:	f7ff f969 	bl	8001282 <GPIO_ResetBits>
	return;
 8001fb0:	bf00      	nop
}
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40011000 	.word	0x40011000

08001fb8 <SSDDeSelectChip>:

void SSDDeSelectChip(){
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
 8001fbc:	bf00      	nop
 8001fbe:	2180      	movs	r1, #128	; 0x80
 8001fc0:	4805      	ldr	r0, [pc, #20]	; (8001fd8 <SSDDeSelectChip+0x20>)
 8001fc2:	f7ff fadb 	bl	800157c <SPI_I2S_GetFlagStatus>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d0f8      	beq.n	8001fbe <SSDDeSelectChip+0x6>
	GPIO_SetBits(CONTROL_PORT, CS_SSD_pin);
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4803      	ldr	r0, [pc, #12]	; (8001fdc <SSDDeSelectChip+0x24>)
 8001fd0:	f7ff f949 	bl	8001266 <GPIO_SetBits>
	return;
 8001fd4:	bf00      	nop
}
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40013000 	.word	0x40013000
 8001fdc:	40011000 	.word	0x40011000

08001fe0 <SSDSetDataMode>:

void SSDSetDataMode(){
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	GPIO_SetBits(CONTROL_PORT, DC_pin);
 8001fe4:	2104      	movs	r1, #4
 8001fe6:	4802      	ldr	r0, [pc, #8]	; (8001ff0 <SSDSetDataMode+0x10>)
 8001fe8:	f7ff f93d 	bl	8001266 <GPIO_SetBits>
	return;
 8001fec:	bf00      	nop
}
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40011000 	.word	0x40011000

08001ff4 <SSDSetCommandMode>:

void SSDSetCommandMode(){
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
	GPIO_ResetBits(CONTROL_PORT, DC_pin);
 8001ff8:	2104      	movs	r1, #4
 8001ffa:	4802      	ldr	r0, [pc, #8]	; (8002004 <SSDSetCommandMode+0x10>)
 8001ffc:	f7ff f941 	bl	8001282 <GPIO_ResetBits>
	return;
 8002000:	bf00      	nop
}
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40011000 	.word	0x40011000

08002008 <SSDSendByte>:

void SSDSendByte(uint8_t byte){
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE)){}
 8002012:	bf00      	nop
 8002014:	2102      	movs	r1, #2
 8002016:	4808      	ldr	r0, [pc, #32]	; (8002038 <SSDSendByte+0x30>)
 8002018:	f7ff fab0 	bl	800157c <SPI_I2S_GetFlagStatus>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0f8      	beq.n	8002014 <SSDSendByte+0xc>
	SPI_I2S_SendData(SPI1, byte);
 8002022:	79fb      	ldrb	r3, [r7, #7]
 8002024:	b29b      	uxth	r3, r3
 8002026:	4619      	mov	r1, r3
 8002028:	4803      	ldr	r0, [pc, #12]	; (8002038 <SSDSendByte+0x30>)
 800202a:	f7ff fa8d 	bl	8001548 <SPI_I2S_SendData>
	return;
 800202e:	bf00      	nop
}
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40013000 	.word	0x40013000

0800203c <SSDResetActive>:

void SSDResetActive(){
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
	GPIO_ResetBits(CONTROL_PORT, RST_pin);
 8002040:	2108      	movs	r1, #8
 8002042:	4802      	ldr	r0, [pc, #8]	; (800204c <SSDResetActive+0x10>)
 8002044:	f7ff f91d 	bl	8001282 <GPIO_ResetBits>
	return;
 8002048:	bf00      	nop
}
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40011000 	.word	0x40011000

08002050 <SSDResetInactive>:

void SSDResetInactive(){
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
	GPIO_SetBits(CONTROL_PORT, RST_pin);
 8002054:	2108      	movs	r1, #8
 8002056:	4802      	ldr	r0, [pc, #8]	; (8002060 <SSDResetInactive+0x10>)
 8002058:	f7ff f905 	bl	8001266 <GPIO_SetBits>
	return;
 800205c:	bf00      	nop
}
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40011000 	.word	0x40011000

08002064 <SSDDelay>:
void SSDDelay(uint8_t milis){
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
	Delay(milis);
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fdbb 	bl	8001bec <Delay>
	return;
 8002076:	bf00      	nop
}
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002080:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002084:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002086:	e003      	b.n	8002090 <LoopCopyDataInit>

08002088 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002088:	4b0c      	ldr	r3, [pc, #48]	; (80020bc <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800208a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800208c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800208e:	3104      	adds	r1, #4

08002090 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002090:	480b      	ldr	r0, [pc, #44]	; (80020c0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8002092:	4b0c      	ldr	r3, [pc, #48]	; (80020c4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8002094:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002096:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002098:	d3f6      	bcc.n	8002088 <CopyDataInit>
	ldr	r2, =_sbss
 800209a:	4a0b      	ldr	r2, [pc, #44]	; (80020c8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 800209c:	e002      	b.n	80020a4 <LoopFillZerobss>

0800209e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800209e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80020a0:	f842 3b04 	str.w	r3, [r2], #4

080020a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80020a4:	4b09      	ldr	r3, [pc, #36]	; (80020cc <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80020a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80020a8:	d3f9      	bcc.n	800209e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80020aa:	f000 f85f 	bl	800216c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020ae:	f000 fb37 	bl	8002720 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020b2:	f7ff fd03 	bl	8001abc <main>
	bx	lr
 80020b6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80020b8:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 80020bc:	080042d8 	.word	0x080042d8
	ldr	r0, =_sdata
 80020c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80020c4:	2000007c 	.word	0x2000007c
	ldr	r2, =_sbss
 80020c8:	2000007c 	.word	0x2000007c
	ldr	r3, = _ebss
 80020cc:	200004d4 	.word	0x200004d4

080020d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020d0:	e7fe      	b.n	80020d0 <ADC1_2_IRQHandler>

080020d2 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80020d2:	b480      	push	{r7}
 80020d4:	af00      	add	r7, sp, #0
}
 80020d6:	bf00      	nop
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr

080020de <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80020e2:	e7fe      	b.n	80020e2 <HardFault_Handler+0x4>

080020e4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80020e8:	e7fe      	b.n	80020e8 <MemManage_Handler+0x4>

080020ea <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80020ee:	e7fe      	b.n	80020ee <BusFault_Handler+0x4>

080020f0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <UsageFault_Handler+0x4>

080020f6 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr

08002102 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	bc80      	pop	{r7}
 800210c:	4770      	bx	lr

0800210e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0
}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	bc80      	pop	{r7}
 8002118:	4770      	bx	lr

0800211a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	af00      	add	r7, sp, #0
  TimingDelay_Decrement();
 800211e:	f7ff fd79 	bl	8001c14 <TimingDelay_Decrement>
}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
	...

08002128 <EXTI15_10_IRQHandler>:
  * @brief  This function handles EXTI15_10_IRQHandler Handler.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  if (EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) != RESET)
 800212c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002130:	f7fe ff98 	bl	8001064 <EXTI_GetITStatus>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d013      	beq.n	8002162 <EXTI15_10_IRQHandler+0x3a>
  {		
    if(BlinkSpeed == 1)
 800213a:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <EXTI15_10_IRQHandler+0x40>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	b2db      	uxtb	r3, r3
 8002140:	2b01      	cmp	r3, #1
 8002142:	d103      	bne.n	800214c <EXTI15_10_IRQHandler+0x24>
    {
      BlinkSpeed = 0;
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <EXTI15_10_IRQHandler+0x40>)
 8002146:	2200      	movs	r2, #0
 8002148:	701a      	strb	r2, [r3, #0]
 800214a:	e006      	b.n	800215a <EXTI15_10_IRQHandler+0x32>
    }
    else
    {
      BlinkSpeed ++;
 800214c:	4b06      	ldr	r3, [pc, #24]	; (8002168 <EXTI15_10_IRQHandler+0x40>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	b2db      	uxtb	r3, r3
 8002152:	3301      	adds	r3, #1
 8002154:	b2da      	uxtb	r2, r3
 8002156:	4b04      	ldr	r3, [pc, #16]	; (8002168 <EXTI15_10_IRQHandler+0x40>)
 8002158:	701a      	strb	r2, [r3, #0]
    }
    /* Clear the EXTI line pending bit */
    EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 800215a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800215e:	f7fe ffa5 	bl	80010ac <EXTI_ClearITPendingBit>
  }	
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	2000009c 	.word	0x2000009c

0800216c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002170:	4a15      	ldr	r2, [pc, #84]	; (80021c8 <SystemInit+0x5c>)
 8002172:	4b15      	ldr	r3, [pc, #84]	; (80021c8 <SystemInit+0x5c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f043 0301 	orr.w	r3, r3, #1
 800217a:	6013      	str	r3, [r2, #0]

  /* Reset SW,SWS, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */

  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800217c:	4912      	ldr	r1, [pc, #72]	; (80021c8 <SystemInit+0x5c>)
 800217e:	4b12      	ldr	r3, [pc, #72]	; (80021c8 <SystemInit+0x5c>)
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	4b12      	ldr	r3, [pc, #72]	; (80021cc <SystemInit+0x60>)
 8002184:	4013      	ands	r3, r2
 8002186:	604b      	str	r3, [r1, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002188:	4a0f      	ldr	r2, [pc, #60]	; (80021c8 <SystemInit+0x5c>)
 800218a:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <SystemInit+0x5c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002192:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002196:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002198:	4a0b      	ldr	r2, [pc, #44]	; (80021c8 <SystemInit+0x5c>)
 800219a:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <SystemInit+0x5c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021a2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80021a4:	4a08      	ldr	r2, [pc, #32]	; (80021c8 <SystemInit+0x5c>)
 80021a6:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <SystemInit+0x5c>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80021ae:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <SystemInit+0x5c>)
 80021b2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80021b6:	609a      	str	r2, [r3, #8]

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80021b8:	f000 f80c 	bl	80021d4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80021bc:	4b04      	ldr	r3, [pc, #16]	; (80021d0 <SystemInit+0x64>)
 80021be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021c2:	609a      	str	r2, [r3, #8]
#endif 
}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40021000 	.word	0x40021000
 80021cc:	f8ff0000 	.word	0xf8ff0000
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <SetSysClock>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	607b      	str	r3, [r7, #4]
 80021de:	2300      	movs	r3, #0
 80021e0:	603b      	str	r3, [r7, #0]
  
 #ifdef PLL_SOURCE_HSI  
  /* At this stage the HSI is already enabled */
  
  /*  PLL configuration: PLLCLK = HSI/2 * 16 = 64 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL));
 80021e2:	4a28      	ldr	r2, [pc, #160]	; (8002284 <SetSysClock+0xb0>)
 80021e4:	4b27      	ldr	r3, [pc, #156]	; (8002284 <SetSysClock+0xb0>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80021ec:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLMULL16);
 80021ee:	4a25      	ldr	r2, [pc, #148]	; (8002284 <SetSysClock+0xb0>)
 80021f0:	4b24      	ldr	r3, [pc, #144]	; (8002284 <SetSysClock+0xb0>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80021f8:	6053      	str	r3, [r2, #4]
  }
  
#endif /*PLL_SOURCE_HSI*/
  
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80021fa:	4a23      	ldr	r2, [pc, #140]	; (8002288 <SetSysClock+0xb4>)
 80021fc:	4b22      	ldr	r3, [pc, #136]	; (8002288 <SetSysClock+0xb4>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f043 0310 	orr.w	r3, r3, #16
 8002204:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8002206:	4a20      	ldr	r2, [pc, #128]	; (8002288 <SetSysClock+0xb4>)
 8002208:	4b1f      	ldr	r3, [pc, #124]	; (8002288 <SetSysClock+0xb4>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f023 0303 	bic.w	r3, r3, #3
 8002210:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8002212:	4a1d      	ldr	r2, [pc, #116]	; (8002288 <SetSysClock+0xb4>)
 8002214:	4b1c      	ldr	r3, [pc, #112]	; (8002288 <SetSysClock+0xb4>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f043 0302 	orr.w	r3, r3, #2
 800221c:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800221e:	4a19      	ldr	r2, [pc, #100]	; (8002284 <SetSysClock+0xb0>)
 8002220:	4b18      	ldr	r3, [pc, #96]	; (8002284 <SetSysClock+0xb0>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002226:	4a17      	ldr	r2, [pc, #92]	; (8002284 <SetSysClock+0xb0>)
 8002228:	4b16      	ldr	r3, [pc, #88]	; (8002284 <SetSysClock+0xb0>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800222e:	4a15      	ldr	r2, [pc, #84]	; (8002284 <SetSysClock+0xb0>)
 8002230:	4b14      	ldr	r3, [pc, #80]	; (8002284 <SetSysClock+0xb0>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002238:	6053      	str	r3, [r2, #4]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800223a:	4a12      	ldr	r2, [pc, #72]	; (8002284 <SetSysClock+0xb0>)
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <SetSysClock+0xb0>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002244:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002246:	bf00      	nop
 8002248:	4b0e      	ldr	r3, [pc, #56]	; (8002284 <SetSysClock+0xb0>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f9      	beq.n	8002248 <SetSysClock+0x74>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002254:	4a0b      	ldr	r2, [pc, #44]	; (8002284 <SetSysClock+0xb0>)
 8002256:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <SetSysClock+0xb0>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f023 0303 	bic.w	r3, r3, #3
 800225e:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8002260:	4a08      	ldr	r2, [pc, #32]	; (8002284 <SetSysClock+0xb0>)
 8002262:	4b08      	ldr	r3, [pc, #32]	; (8002284 <SetSysClock+0xb0>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f043 0302 	orr.w	r3, r3, #2
 800226a:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800226c:	bf00      	nop
 800226e:	4b05      	ldr	r3, [pc, #20]	; (8002284 <SetSysClock+0xb0>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 030c 	and.w	r3, r3, #12
 8002276:	2b08      	cmp	r3, #8
 8002278:	d1f9      	bne.n	800226e <SetSysClock+0x9a>
    {
    }
  }
 800227a:	bf00      	nop
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr
 8002284:	40021000 	.word	0x40021000
 8002288:	40022000 	.word	0x40022000

0800228c <TypeWriterSetPix>:
 */


#include "typewriter.h"

void TypeWriterSetPix(uint8_t x, uint8_t y){
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	460a      	mov	r2, r1
 8002296:	71fb      	strb	r3, [r7, #7]
 8002298:	4613      	mov	r3, r2
 800229a:	71bb      	strb	r3, [r7, #6]
	// tu funkcja ustawiajca pixel w x i y, podpita na sztywno
	//SSD1306SetPixelHorizAdr(x,y);
	DisplaySetPixelHorizAdr(x,y);
 800229c:	79ba      	ldrb	r2, [r7, #6]
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	4611      	mov	r1, r2
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff fc8e 	bl	8001bc4 <DisplaySetPixelHorizAdr>
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <TypeWriterDrawChar>:

uint8_t TypeWriterDrawChar(uint8_t base_x, uint8_t base_y, char character, GFXfont font){
 80022b0:	b082      	sub	sp, #8
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b086      	sub	sp, #24
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	627b      	str	r3, [r7, #36]	; 0x24
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
 80022be:	460b      	mov	r3, r1
 80022c0:	71bb      	strb	r3, [r7, #6]
 80022c2:	4613      	mov	r3, r2
 80022c4:	717b      	strb	r3, [r7, #5]
	if((((uint8_t)character) < font.first) || (((uint8_t)character) > font.last)){
 80022c6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80022ca:	797a      	ldrb	r2, [r7, #5]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d304      	bcc.n	80022da <TypeWriterDrawChar+0x2a>
 80022d0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80022d4:	797a      	ldrb	r2, [r7, #5]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d901      	bls.n	80022de <TypeWriterDrawChar+0x2e>
		return 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	e075      	b.n	80023ca <TypeWriterDrawChar+0x11a>
	}
	uint16_t char_index = (uint16_t)character - 0x20;
 80022de:	797b      	ldrb	r3, [r7, #5]
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	3b20      	subs	r3, #32
 80022e4:	823b      	strh	r3, [r7, #16]
	uint8_t start_x = base_x + font.glyph[char_index].xOffset;
 80022e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022e8:	8a3b      	ldrh	r3, [r7, #16]
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	4413      	add	r3, r2
 80022ee:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	4413      	add	r3, r2
 80022f8:	73fb      	strb	r3, [r7, #15]
	uint8_t start_y = (int8_t)base_y + font.glyph[char_index].yOffset;
 80022fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022fc:	8a3b      	ldrh	r3, [r7, #16]
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	4413      	add	r3, r2
 8002302:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8002306:	b2da      	uxtb	r2, r3
 8002308:	79bb      	ldrb	r3, [r7, #6]
 800230a:	4413      	add	r3, r2
 800230c:	73bb      	strb	r3, [r7, #14]
	uint8_t height = font.glyph[char_index].height;
 800230e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002310:	8a3b      	ldrh	r3, [r7, #16]
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	4413      	add	r3, r2
 8002316:	78db      	ldrb	r3, [r3, #3]
 8002318:	737b      	strb	r3, [r7, #13]
	uint8_t width = font.glyph[char_index].width;
 800231a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800231c:	8a3b      	ldrh	r3, [r7, #16]
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	4413      	add	r3, r2
 8002322:	789b      	ldrb	r3, [r3, #2]
 8002324:	733b      	strb	r3, [r7, #12]
	uint8_t xadvance = font.glyph[char_index].xAdvance;
 8002326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002328:	8a3b      	ldrh	r3, [r7, #16]
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	4413      	add	r3, r2
 800232e:	791b      	ldrb	r3, [r3, #4]
 8002330:	72fb      	strb	r3, [r7, #11]
	uint16_t bitmapoffset = font.glyph[char_index].bitmapOffset;
 8002332:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002334:	8a3b      	ldrh	r3, [r7, #16]
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	4413      	add	r3, r2
 800233a:	881b      	ldrh	r3, [r3, #0]
 800233c:	813b      	strh	r3, [r7, #8]

	uint8_t bitcounter = 0, bytecounter = 0;
 800233e:	2300      	movs	r3, #0
 8002340:	75fb      	strb	r3, [r7, #23]
 8002342:	2300      	movs	r3, #0
 8002344:	75bb      	strb	r3, [r7, #22]
	uint8_t act_x = 0;
 8002346:	2300      	movs	r3, #0
 8002348:	757b      	strb	r3, [r7, #21]
	uint8_t act_y = 0;
 800234a:	2300      	movs	r3, #0
 800234c:	753b      	strb	r3, [r7, #20]
	for(uint16_t pixcounter = 0; pixcounter < width*height; pixcounter++){
 800234e:	2300      	movs	r3, #0
 8002350:	827b      	strh	r3, [r7, #18]
 8002352:	e032      	b.n	80023ba <TypeWriterDrawChar+0x10a>
		// aktualny pixel: act_x, act_y
		// aktualny bit:		font.bitmap[bitmapoffset+bytecounter] & (0x80>>bitcounter)
		if(font.bitmap[bitmapoffset+bytecounter] & (0x80>>bitcounter)){
 8002354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002356:	8939      	ldrh	r1, [r7, #8]
 8002358:	7dba      	ldrb	r2, [r7, #22]
 800235a:	440a      	add	r2, r1
 800235c:	4413      	add	r3, r2
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	4619      	mov	r1, r3
 8002362:	7dfb      	ldrb	r3, [r7, #23]
 8002364:	2280      	movs	r2, #128	; 0x80
 8002366:	fa42 f303 	asr.w	r3, r2, r3
 800236a:	400b      	ands	r3, r1
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00a      	beq.n	8002386 <TypeWriterDrawChar+0xd6>
			TypeWriterSetPix(act_x + start_x, act_y + start_y);
 8002370:	7d7a      	ldrb	r2, [r7, #21]
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	4413      	add	r3, r2
 8002376:	b2d8      	uxtb	r0, r3
 8002378:	7d3a      	ldrb	r2, [r7, #20]
 800237a:	7bbb      	ldrb	r3, [r7, #14]
 800237c:	4413      	add	r3, r2
 800237e:	b2db      	uxtb	r3, r3
 8002380:	4619      	mov	r1, r3
 8002382:	f7ff ff83 	bl	800228c <TypeWriterSetPix>
		}
		if(++bitcounter == 8){
 8002386:	7dfb      	ldrb	r3, [r7, #23]
 8002388:	3301      	adds	r3, #1
 800238a:	75fb      	strb	r3, [r7, #23]
 800238c:	7dfb      	ldrb	r3, [r7, #23]
 800238e:	2b08      	cmp	r3, #8
 8002390:	d104      	bne.n	800239c <TypeWriterDrawChar+0xec>
			bitcounter = 0;
 8002392:	2300      	movs	r3, #0
 8002394:	75fb      	strb	r3, [r7, #23]
			bytecounter++;
 8002396:	7dbb      	ldrb	r3, [r7, #22]
 8002398:	3301      	adds	r3, #1
 800239a:	75bb      	strb	r3, [r7, #22]
		}
		if(++act_x == width){
 800239c:	7d7b      	ldrb	r3, [r7, #21]
 800239e:	3301      	adds	r3, #1
 80023a0:	757b      	strb	r3, [r7, #21]
 80023a2:	7d7a      	ldrb	r2, [r7, #21]
 80023a4:	7b3b      	ldrb	r3, [r7, #12]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d104      	bne.n	80023b4 <TypeWriterDrawChar+0x104>
			act_x = 0;
 80023aa:	2300      	movs	r3, #0
 80023ac:	757b      	strb	r3, [r7, #21]
			act_y++;
 80023ae:	7d3b      	ldrb	r3, [r7, #20]
 80023b0:	3301      	adds	r3, #1
 80023b2:	753b      	strb	r3, [r7, #20]
	for(uint16_t pixcounter = 0; pixcounter < width*height; pixcounter++){
 80023b4:	8a7b      	ldrh	r3, [r7, #18]
 80023b6:	3301      	adds	r3, #1
 80023b8:	827b      	strh	r3, [r7, #18]
 80023ba:	8a7a      	ldrh	r2, [r7, #18]
 80023bc:	7b3b      	ldrb	r3, [r7, #12]
 80023be:	7b79      	ldrb	r1, [r7, #13]
 80023c0:	fb01 f303 	mul.w	r3, r1, r3
 80023c4:	429a      	cmp	r2, r3
 80023c6:	dbc5      	blt.n	8002354 <TypeWriterDrawChar+0xa4>
		}
	}
	return xadvance;
 80023c8:	7afb      	ldrb	r3, [r7, #11]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023d4:	b002      	add	sp, #8
 80023d6:	4770      	bx	lr

080023d8 <sTextLineInit>:

void sTextLineInit(sTextLine* textline, char* buffer, uint8_t posx, uint8_t posy, uint8_t maxlen, const GFXfont* font){
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	4611      	mov	r1, r2
 80023e4:	461a      	mov	r2, r3
 80023e6:	460b      	mov	r3, r1
 80023e8:	71fb      	strb	r3, [r7, #7]
 80023ea:	4613      	mov	r3, r2
 80023ec:	71bb      	strb	r3, [r7, #6]
	textline->XPos = posx;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	79fa      	ldrb	r2, [r7, #7]
 80023f2:	701a      	strb	r2, [r3, #0]
	textline->YPos = posy;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	79ba      	ldrb	r2, [r7, #6]
 80023f8:	705a      	strb	r2, [r3, #1]
	textline->MaxLen = maxlen;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	7e3a      	ldrb	r2, [r7, #24]
 80023fe:	709a      	strb	r2, [r3, #2]
	textline->Length = 0;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	70da      	strb	r2, [r3, #3]
	textline->Buffer = buffer;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	68ba      	ldr	r2, [r7, #8]
 800240a:	605a      	str	r2, [r3, #4]
	textline->LineFont = font;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	609a      	str	r2, [r3, #8]
}
 8002412:	bf00      	nop
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <sTextLineSetText>:

void sTextLineSetText(sTextLine* textline, char* source){
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
	uint8_t charcounter = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	73fb      	strb	r3, [r7, #15]
	while((source[charcounter] != '\0') && (charcounter < textline->MaxLen) ){
 800242a:	e00b      	b.n	8002444 <sTextLineSetText+0x28>
		textline->Buffer[charcounter] = source[charcounter];
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	4413      	add	r3, r2
 8002434:	7bfa      	ldrb	r2, [r7, #15]
 8002436:	6839      	ldr	r1, [r7, #0]
 8002438:	440a      	add	r2, r1
 800243a:	7812      	ldrb	r2, [r2, #0]
 800243c:	701a      	strb	r2, [r3, #0]
		charcounter++;
 800243e:	7bfb      	ldrb	r3, [r7, #15]
 8002440:	3301      	adds	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
	while((source[charcounter] != '\0') && (charcounter < textline->MaxLen) ){
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	4413      	add	r3, r2
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d004      	beq.n	800245a <sTextLineSetText+0x3e>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	789b      	ldrb	r3, [r3, #2]
 8002454:	7bfa      	ldrb	r2, [r7, #15]
 8002456:	429a      	cmp	r2, r3
 8002458:	d3e8      	bcc.n	800242c <sTextLineSetText+0x10>
	}
	textline->Length = charcounter;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	7bfa      	ldrb	r2, [r7, #15]
 800245e:	70da      	strb	r2, [r3, #3]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr

0800246a <sTextLineDraw>:

void sTextLineDraw(sTextLine* textline){
 800246a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800246c:	b087      	sub	sp, #28
 800246e:	af02      	add	r7, sp, #8
 8002470:	6078      	str	r0, [r7, #4]
	uint8_t xpos = textline->XPos;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	73fb      	strb	r3, [r7, #15]
	for(uint8_t charcounter = 0; charcounter < textline->Length; charcounter++){
 8002478:	2300      	movs	r3, #0
 800247a:	73bb      	strb	r3, [r7, #14]
 800247c:	e01d      	b.n	80024ba <sTextLineDraw+0x50>
		xpos += TypeWriterDrawChar(xpos, textline->YPos, textline->Buffer[charcounter], *(textline->LineFont));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	785d      	ldrb	r5, [r3, #1]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	7bbb      	ldrb	r3, [r7, #14]
 8002488:	4413      	add	r3, r2
 800248a:	781e      	ldrb	r6, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	7bfc      	ldrb	r4, [r7, #15]
 8002492:	46ee      	mov	lr, sp
 8002494:	1d1a      	adds	r2, r3, #4
 8002496:	e892 0003 	ldmia.w	r2, {r0, r1}
 800249a:	e88e 0003 	stmia.w	lr, {r0, r1}
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4632      	mov	r2, r6
 80024a2:	4629      	mov	r1, r5
 80024a4:	4620      	mov	r0, r4
 80024a6:	f7ff ff03 	bl	80022b0 <TypeWriterDrawChar>
 80024aa:	4603      	mov	r3, r0
 80024ac:	461a      	mov	r2, r3
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	4413      	add	r3, r2
 80024b2:	73fb      	strb	r3, [r7, #15]
	for(uint8_t charcounter = 0; charcounter < textline->Length; charcounter++){
 80024b4:	7bbb      	ldrb	r3, [r7, #14]
 80024b6:	3301      	adds	r3, #1
 80024b8:	73bb      	strb	r3, [r7, #14]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	78db      	ldrb	r3, [r3, #3]
 80024be:	7bba      	ldrb	r2, [r7, #14]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d3dc      	bcc.n	800247e <sTextLineDraw+0x14>
	}
}
 80024c4:	bf00      	nop
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080024cc <TypeWriterInt2Ascii>:

uint8_t TypeWriterInt2Ascii(char *buf, int value){
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
	uint8_t len = 0;
 80024d6:	2300      	movs	r3, #0
 80024d8:	75fb      	strb	r3, [r7, #23]
	if(value == 0){
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d108      	bne.n	80024f2 <TypeWriterInt2Ascii+0x26>
		*buf++ = 0x30;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	1c5a      	adds	r2, r3, #1
 80024e4:	607a      	str	r2, [r7, #4]
 80024e6:	2230      	movs	r2, #48	; 0x30
 80024e8:	701a      	strb	r2, [r3, #0]
		len++;
 80024ea:	7dfb      	ldrb	r3, [r7, #23]
 80024ec:	3301      	adds	r3, #1
 80024ee:	75fb      	strb	r3, [r7, #23]
 80024f0:	e041      	b.n	8002576 <TypeWriterInt2Ascii+0xaa>
	}else{
		if(value<0){
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	da0a      	bge.n	800250e <TypeWriterInt2Ascii+0x42>
			value = -value;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	425b      	negs	r3, r3
 80024fc:	603b      	str	r3, [r7, #0]
			*buf++ = '-';
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	1c5a      	adds	r2, r3, #1
 8002502:	607a      	str	r2, [r7, #4]
 8002504:	222d      	movs	r2, #45	; 0x2d
 8002506:	701a      	strb	r2, [r3, #0]
			len++;
 8002508:	7dfb      	ldrb	r3, [r7, #23]
 800250a:	3301      	adds	r3, #1
 800250c:	75fb      	strb	r3, [r7, #23]
		}
		int tens = 1000000;
 800250e:	4b1e      	ldr	r3, [pc, #120]	; (8002588 <TypeWriterInt2Ascii+0xbc>)
 8002510:	613b      	str	r3, [r7, #16]
		uint8_t trailing = 1;
 8002512:	2301      	movs	r3, #1
 8002514:	73fb      	strb	r3, [r7, #15]
		while((tens /= 10)>0){
 8002516:	e023      	b.n	8002560 <TypeWriterInt2Ascii+0x94>
			int digit = value/tens;
 8002518:	683a      	ldr	r2, [r7, #0]
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002520:	60bb      	str	r3, [r7, #8]
			if((digit == 0 && trailing == 0)||(digit > 0)){
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d102      	bne.n	800252e <TypeWriterInt2Ascii+0x62>
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d002      	beq.n	8002534 <TypeWriterInt2Ascii+0x68>
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	2b00      	cmp	r3, #0
 8002532:	dd15      	ble.n	8002560 <TypeWriterInt2Ascii+0x94>
				trailing = 0;
 8002534:	2300      	movs	r3, #0
 8002536:	73fb      	strb	r3, [r7, #15]
				*buf++ = (char)(digit+0x30);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	1c5a      	adds	r2, r3, #1
 800253c:	607a      	str	r2, [r7, #4]
 800253e:	68ba      	ldr	r2, [r7, #8]
 8002540:	b2d2      	uxtb	r2, r2
 8002542:	3230      	adds	r2, #48	; 0x30
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	701a      	strb	r2, [r3, #0]
				len++;
 8002548:	7dfb      	ldrb	r3, [r7, #23]
 800254a:	3301      	adds	r3, #1
 800254c:	75fb      	strb	r3, [r7, #23]
				value %= tens;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	fb93 f2f2 	sdiv	r2, r3, r2
 8002556:	6939      	ldr	r1, [r7, #16]
 8002558:	fb01 f202 	mul.w	r2, r1, r2
 800255c:	1a9b      	subs	r3, r3, r2
 800255e:	603b      	str	r3, [r7, #0]
		while((tens /= 10)>0){
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4a0a      	ldr	r2, [pc, #40]	; (800258c <TypeWriterInt2Ascii+0xc0>)
 8002564:	fb82 1203 	smull	r1, r2, r2, r3
 8002568:	1092      	asrs	r2, r2, #2
 800256a:	17db      	asrs	r3, r3, #31
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	2b00      	cmp	r3, #0
 8002574:	dcd0      	bgt.n	8002518 <TypeWriterInt2Ascii+0x4c>
			}
		}
	}
	*buf = '\0';
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	701a      	strb	r2, [r3, #0]
	return len;
 800257c:	7dfb      	ldrb	r3, [r7, #23]
}
 800257e:	4618      	mov	r0, r3
 8002580:	371c      	adds	r7, #28
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	000f4240 	.word	0x000f4240
 800258c:	66666667 	.word	0x66666667

08002590 <TypeWriterInt2AsciiLength>:

uint8_t TypeWriterInt2AsciiLength(int value){
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	uint8_t len = 0;
 8002598:	2300      	movs	r3, #0
 800259a:	75fb      	strb	r3, [r7, #23]
	if(value == 0){
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d102      	bne.n	80025a8 <TypeWriterInt2AsciiLength+0x18>
		len = 1;
 80025a2:	2301      	movs	r3, #1
 80025a4:	75fb      	strb	r3, [r7, #23]
 80025a6:	e034      	b.n	8002612 <TypeWriterInt2AsciiLength+0x82>
	}else{
		if(value<0){
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	da05      	bge.n	80025ba <TypeWriterInt2AsciiLength+0x2a>
			len++;
 80025ae:	7dfb      	ldrb	r3, [r7, #23]
 80025b0:	3301      	adds	r3, #1
 80025b2:	75fb      	strb	r3, [r7, #23]
			value = -value;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	425b      	negs	r3, r3
 80025b8:	607b      	str	r3, [r7, #4]
		}
		int tens = 1000000;
 80025ba:	4b19      	ldr	r3, [pc, #100]	; (8002620 <TypeWriterInt2AsciiLength+0x90>)
 80025bc:	613b      	str	r3, [r7, #16]
		uint8_t trailing = 1;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
		while((tens /= 10)>0){
 80025c2:	e01b      	b.n	80025fc <TypeWriterInt2AsciiLength+0x6c>
			int digit = value/tens;
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	fb92 f3f3 	sdiv	r3, r2, r3
 80025cc:	60bb      	str	r3, [r7, #8]
			if((digit == 0 && trailing == 0)||(digit > 0)){
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d102      	bne.n	80025da <TypeWriterInt2AsciiLength+0x4a>
 80025d4:	7bfb      	ldrb	r3, [r7, #15]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d002      	beq.n	80025e0 <TypeWriterInt2AsciiLength+0x50>
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	dd0d      	ble.n	80025fc <TypeWriterInt2AsciiLength+0x6c>
				trailing = 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	73fb      	strb	r3, [r7, #15]
				len++;
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	3301      	adds	r3, #1
 80025e8:	75fb      	strb	r3, [r7, #23]
				value %= tens;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	fb93 f2f2 	sdiv	r2, r3, r2
 80025f2:	6939      	ldr	r1, [r7, #16]
 80025f4:	fb01 f202 	mul.w	r2, r1, r2
 80025f8:	1a9b      	subs	r3, r3, r2
 80025fa:	607b      	str	r3, [r7, #4]
		while((tens /= 10)>0){
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	4a09      	ldr	r2, [pc, #36]	; (8002624 <TypeWriterInt2AsciiLength+0x94>)
 8002600:	fb82 1203 	smull	r1, r2, r2, r3
 8002604:	1092      	asrs	r2, r2, #2
 8002606:	17db      	asrs	r3, r3, #31
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	2b00      	cmp	r3, #0
 8002610:	dcd8      	bgt.n	80025c4 <TypeWriterInt2AsciiLength+0x34>
			}
		}
	}
	return len;
 8002612:	7dfb      	ldrb	r3, [r7, #23]
}
 8002614:	4618      	mov	r0, r3
 8002616:	371c      	adds	r7, #28
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	000f4240 	.word	0x000f4240
 8002624:	66666667 	.word	0x66666667

08002628 <TypeWriterFloat2Ascii>:

void TypeWriterFloat2Ascii(char *buf, float value, uint8_t precision){
 8002628:	b5b0      	push	{r4, r5, r7, lr}
 800262a:	b088      	sub	sp, #32
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	4613      	mov	r3, r2
 8002634:	71fb      	strb	r3, [r7, #7]
	if(value < 0){
 8002636:	f04f 0100 	mov.w	r1, #0
 800263a:	68b8      	ldr	r0, [r7, #8]
 800263c:	f7fe fcc4 	bl	8000fc8 <__aeabi_fcmplt>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d008      	beq.n	8002658 <TypeWriterFloat2Ascii+0x30>
		value = -value;
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800264c:	60bb      	str	r3, [r7, #8]
		*buf++ = '-';
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	60fa      	str	r2, [r7, #12]
 8002654:	222d      	movs	r2, #45	; 0x2d
 8002656:	701a      	strb	r2, [r3, #0]
	}
	int value_int = (int)value;
 8002658:	68b8      	ldr	r0, [r7, #8]
 800265a:	f7fe fcdd 	bl	8001018 <__aeabi_f2iz>
 800265e:	4603      	mov	r3, r0
 8002660:	61bb      	str	r3, [r7, #24]
	int value_point = (int)((value-value_int)*pow(10,precision));
 8002662:	69b8      	ldr	r0, [r7, #24]
 8002664:	f7fe fabe 	bl	8000be4 <__aeabi_i2f>
 8002668:	4603      	mov	r3, r0
 800266a:	4619      	mov	r1, r3
 800266c:	68b8      	ldr	r0, [r7, #8]
 800266e:	f7fe fa03 	bl	8000a78 <__aeabi_fsub>
 8002672:	4603      	mov	r3, r0
 8002674:	4618      	mov	r0, r3
 8002676:	f7fd fecf 	bl	8000418 <__aeabi_f2d>
 800267a:	4604      	mov	r4, r0
 800267c:	460d      	mov	r5, r1
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	4618      	mov	r0, r3
 8002682:	f7fd fea7 	bl	80003d4 <__aeabi_ui2d>
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	f04f 0000 	mov.w	r0, #0
 800268e:	4923      	ldr	r1, [pc, #140]	; (800271c <TypeWriterFloat2Ascii+0xf4>)
 8002690:	f000 f872 	bl	8002778 <pow>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4620      	mov	r0, r4
 800269a:	4629      	mov	r1, r5
 800269c:	f7fd ff10 	bl	80004c0 <__aeabi_dmul>
 80026a0:	4603      	mov	r3, r0
 80026a2:	460c      	mov	r4, r1
 80026a4:	4618      	mov	r0, r3
 80026a6:	4621      	mov	r1, r4
 80026a8:	f7fe f9ba 	bl	8000a20 <__aeabi_d2iz>
 80026ac:	4603      	mov	r3, r0
 80026ae:	617b      	str	r3, [r7, #20]

	uint8_t adv_i = TypeWriterInt2Ascii(buf, value_int);
 80026b0:	69b9      	ldr	r1, [r7, #24]
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f7ff ff0a 	bl	80024cc <TypeWriterInt2Ascii>
 80026b8:	4603      	mov	r3, r0
 80026ba:	74fb      	strb	r3, [r7, #19]
	buf += adv_i;
 80026bc:	7cfb      	ldrb	r3, [r7, #19]
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	4413      	add	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]
	*buf++ = '.';
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	1c5a      	adds	r2, r3, #1
 80026c8:	60fa      	str	r2, [r7, #12]
 80026ca:	222e      	movs	r2, #46	; 0x2e
 80026cc:	701a      	strb	r2, [r3, #0]
	uint8_t adv_f = TypeWriterInt2AsciiLength(value_point);
 80026ce:	6978      	ldr	r0, [r7, #20]
 80026d0:	f7ff ff5e 	bl	8002590 <TypeWriterInt2AsciiLength>
 80026d4:	4603      	mov	r3, r0
 80026d6:	74bb      	strb	r3, [r7, #18]
	for(uint8_t counter=0; counter<(precision-adv_f); counter++){
 80026d8:	2300      	movs	r3, #0
 80026da:	77fb      	strb	r3, [r7, #31]
 80026dc:	e007      	b.n	80026ee <TypeWriterFloat2Ascii+0xc6>
		*buf++ = 0x30;		// add '0' to extend to precision
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	1c5a      	adds	r2, r3, #1
 80026e2:	60fa      	str	r2, [r7, #12]
 80026e4:	2230      	movs	r2, #48	; 0x30
 80026e6:	701a      	strb	r2, [r3, #0]
	for(uint8_t counter=0; counter<(precision-adv_f); counter++){
 80026e8:	7ffb      	ldrb	r3, [r7, #31]
 80026ea:	3301      	adds	r3, #1
 80026ec:	77fb      	strb	r3, [r7, #31]
 80026ee:	7ffa      	ldrb	r2, [r7, #31]
 80026f0:	79f9      	ldrb	r1, [r7, #7]
 80026f2:	7cbb      	ldrb	r3, [r7, #18]
 80026f4:	1acb      	subs	r3, r1, r3
 80026f6:	429a      	cmp	r2, r3
 80026f8:	dbf1      	blt.n	80026de <TypeWriterFloat2Ascii+0xb6>
	}
	buf += TypeWriterInt2Ascii(buf, value_point);
 80026fa:	6979      	ldr	r1, [r7, #20]
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f7ff fee5 	bl	80024cc <TypeWriterInt2Ascii>
 8002702:	4603      	mov	r3, r0
 8002704:	461a      	mov	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	4413      	add	r3, r2
 800270a:	60fb      	str	r3, [r7, #12]
	*buf = '\0';
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	701a      	strb	r2, [r3, #0]
}
 8002712:	bf00      	nop
 8002714:	3720      	adds	r7, #32
 8002716:	46bd      	mov	sp, r7
 8002718:	bdb0      	pop	{r4, r5, r7, pc}
 800271a:	bf00      	nop
 800271c:	40240000 	.word	0x40240000

08002720 <__libc_init_array>:
 8002720:	b570      	push	{r4, r5, r6, lr}
 8002722:	2500      	movs	r5, #0
 8002724:	4e0c      	ldr	r6, [pc, #48]	; (8002758 <__libc_init_array+0x38>)
 8002726:	4c0d      	ldr	r4, [pc, #52]	; (800275c <__libc_init_array+0x3c>)
 8002728:	1ba4      	subs	r4, r4, r6
 800272a:	10a4      	asrs	r4, r4, #2
 800272c:	42a5      	cmp	r5, r4
 800272e:	d109      	bne.n	8002744 <__libc_init_array+0x24>
 8002730:	f001 f83a 	bl	80037a8 <_init>
 8002734:	2500      	movs	r5, #0
 8002736:	4e0a      	ldr	r6, [pc, #40]	; (8002760 <__libc_init_array+0x40>)
 8002738:	4c0a      	ldr	r4, [pc, #40]	; (8002764 <__libc_init_array+0x44>)
 800273a:	1ba4      	subs	r4, r4, r6
 800273c:	10a4      	asrs	r4, r4, #2
 800273e:	42a5      	cmp	r5, r4
 8002740:	d105      	bne.n	800274e <__libc_init_array+0x2e>
 8002742:	bd70      	pop	{r4, r5, r6, pc}
 8002744:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002748:	4798      	blx	r3
 800274a:	3501      	adds	r5, #1
 800274c:	e7ee      	b.n	800272c <__libc_init_array+0xc>
 800274e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002752:	4798      	blx	r3
 8002754:	3501      	adds	r5, #1
 8002756:	e7f2      	b.n	800273e <__libc_init_array+0x1e>
 8002758:	080042d0 	.word	0x080042d0
 800275c:	080042d0 	.word	0x080042d0
 8002760:	080042d0 	.word	0x080042d0
 8002764:	080042d4 	.word	0x080042d4

08002768 <memset>:
 8002768:	4603      	mov	r3, r0
 800276a:	4402      	add	r2, r0
 800276c:	4293      	cmp	r3, r2
 800276e:	d100      	bne.n	8002772 <memset+0xa>
 8002770:	4770      	bx	lr
 8002772:	f803 1b01 	strb.w	r1, [r3], #1
 8002776:	e7f9      	b.n	800276c <memset+0x4>

08002778 <pow>:
 8002778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800277c:	b08f      	sub	sp, #60	; 0x3c
 800277e:	461d      	mov	r5, r3
 8002780:	4680      	mov	r8, r0
 8002782:	4689      	mov	r9, r1
 8002784:	4614      	mov	r4, r2
 8002786:	f000 f95b 	bl	8002a40 <__ieee754_pow>
 800278a:	4fa5      	ldr	r7, [pc, #660]	; (8002a20 <pow+0x2a8>)
 800278c:	e9cd 0100 	strd	r0, r1, [sp]
 8002790:	f997 3000 	ldrsb.w	r3, [r7]
 8002794:	463e      	mov	r6, r7
 8002796:	9302      	str	r3, [sp, #8]
 8002798:	3301      	adds	r3, #1
 800279a:	d05f      	beq.n	800285c <pow+0xe4>
 800279c:	4622      	mov	r2, r4
 800279e:	462b      	mov	r3, r5
 80027a0:	4620      	mov	r0, r4
 80027a2:	4629      	mov	r1, r5
 80027a4:	f7fe f926 	bl	80009f4 <__aeabi_dcmpun>
 80027a8:	4682      	mov	sl, r0
 80027aa:	2800      	cmp	r0, #0
 80027ac:	d156      	bne.n	800285c <pow+0xe4>
 80027ae:	4642      	mov	r2, r8
 80027b0:	464b      	mov	r3, r9
 80027b2:	4640      	mov	r0, r8
 80027b4:	4649      	mov	r1, r9
 80027b6:	f7fe f91d 	bl	80009f4 <__aeabi_dcmpun>
 80027ba:	9003      	str	r0, [sp, #12]
 80027bc:	b1e8      	cbz	r0, 80027fa <pow+0x82>
 80027be:	2200      	movs	r2, #0
 80027c0:	2300      	movs	r3, #0
 80027c2:	4620      	mov	r0, r4
 80027c4:	4629      	mov	r1, r5
 80027c6:	f7fe f8e3 	bl	8000990 <__aeabi_dcmpeq>
 80027ca:	2800      	cmp	r0, #0
 80027cc:	d046      	beq.n	800285c <pow+0xe4>
 80027ce:	2301      	movs	r3, #1
 80027d0:	2200      	movs	r2, #0
 80027d2:	9304      	str	r3, [sp, #16]
 80027d4:	4b93      	ldr	r3, [pc, #588]	; (8002a24 <pow+0x2ac>)
 80027d6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80027da:	9305      	str	r3, [sp, #20]
 80027dc:	4b92      	ldr	r3, [pc, #584]	; (8002a28 <pow+0x2b0>)
 80027de:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80027e2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80027e6:	9b02      	ldr	r3, [sp, #8]
 80027e8:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d031      	beq.n	8002854 <pow+0xdc>
 80027f0:	a804      	add	r0, sp, #16
 80027f2:	f000 fecc 	bl	800358e <matherr>
 80027f6:	bb38      	cbnz	r0, 8002848 <pow+0xd0>
 80027f8:	e058      	b.n	80028ac <pow+0x134>
 80027fa:	f04f 0a00 	mov.w	sl, #0
 80027fe:	f04f 0b00 	mov.w	fp, #0
 8002802:	4652      	mov	r2, sl
 8002804:	465b      	mov	r3, fp
 8002806:	4640      	mov	r0, r8
 8002808:	4649      	mov	r1, r9
 800280a:	f7fe f8c1 	bl	8000990 <__aeabi_dcmpeq>
 800280e:	2800      	cmp	r0, #0
 8002810:	d051      	beq.n	80028b6 <pow+0x13e>
 8002812:	4652      	mov	r2, sl
 8002814:	465b      	mov	r3, fp
 8002816:	4620      	mov	r0, r4
 8002818:	4629      	mov	r1, r5
 800281a:	f7fe f8b9 	bl	8000990 <__aeabi_dcmpeq>
 800281e:	4606      	mov	r6, r0
 8002820:	b308      	cbz	r0, 8002866 <pow+0xee>
 8002822:	2301      	movs	r3, #1
 8002824:	9304      	str	r3, [sp, #16]
 8002826:	4b7f      	ldr	r3, [pc, #508]	; (8002a24 <pow+0x2ac>)
 8002828:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800282c:	9305      	str	r3, [sp, #20]
 800282e:	9b03      	ldr	r3, [sp, #12]
 8002830:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002834:	930c      	str	r3, [sp, #48]	; 0x30
 8002836:	9b02      	ldr	r3, [sp, #8]
 8002838:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0d7      	beq.n	80027f0 <pow+0x78>
 8002840:	2200      	movs	r2, #0
 8002842:	4b79      	ldr	r3, [pc, #484]	; (8002a28 <pow+0x2b0>)
 8002844:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800284a:	b11b      	cbz	r3, 8002854 <pow+0xdc>
 800284c:	f000 ffa6 	bl	800379c <__errno>
 8002850:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002852:	6003      	str	r3, [r0, #0]
 8002854:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8002858:	e88d 0018 	stmia.w	sp, {r3, r4}
 800285c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002860:	b00f      	add	sp, #60	; 0x3c
 8002862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002866:	4620      	mov	r0, r4
 8002868:	4629      	mov	r1, r5
 800286a:	f000 fe8a 	bl	8003582 <finite>
 800286e:	2800      	cmp	r0, #0
 8002870:	d0f4      	beq.n	800285c <pow+0xe4>
 8002872:	4652      	mov	r2, sl
 8002874:	465b      	mov	r3, fp
 8002876:	4620      	mov	r0, r4
 8002878:	4629      	mov	r1, r5
 800287a:	f7fe f893 	bl	80009a4 <__aeabi_dcmplt>
 800287e:	2800      	cmp	r0, #0
 8002880:	d0ec      	beq.n	800285c <pow+0xe4>
 8002882:	2301      	movs	r3, #1
 8002884:	9304      	str	r3, [sp, #16]
 8002886:	4b67      	ldr	r3, [pc, #412]	; (8002a24 <pow+0x2ac>)
 8002888:	960c      	str	r6, [sp, #48]	; 0x30
 800288a:	9305      	str	r3, [sp, #20]
 800288c:	f997 3000 	ldrsb.w	r3, [r7]
 8002890:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002894:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002898:	b913      	cbnz	r3, 80028a0 <pow+0x128>
 800289a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800289e:	e7a7      	b.n	80027f0 <pow+0x78>
 80028a0:	2000      	movs	r0, #0
 80028a2:	4962      	ldr	r1, [pc, #392]	; (8002a2c <pow+0x2b4>)
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80028aa:	d1a1      	bne.n	80027f0 <pow+0x78>
 80028ac:	f000 ff76 	bl	800379c <__errno>
 80028b0:	2321      	movs	r3, #33	; 0x21
 80028b2:	6003      	str	r3, [r0, #0]
 80028b4:	e7c8      	b.n	8002848 <pow+0xd0>
 80028b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80028ba:	f000 fe62 	bl	8003582 <finite>
 80028be:	9002      	str	r0, [sp, #8]
 80028c0:	2800      	cmp	r0, #0
 80028c2:	d17f      	bne.n	80029c4 <pow+0x24c>
 80028c4:	4640      	mov	r0, r8
 80028c6:	4649      	mov	r1, r9
 80028c8:	f000 fe5b 	bl	8003582 <finite>
 80028cc:	2800      	cmp	r0, #0
 80028ce:	d079      	beq.n	80029c4 <pow+0x24c>
 80028d0:	4620      	mov	r0, r4
 80028d2:	4629      	mov	r1, r5
 80028d4:	f000 fe55 	bl	8003582 <finite>
 80028d8:	2800      	cmp	r0, #0
 80028da:	d073      	beq.n	80029c4 <pow+0x24c>
 80028dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80028e0:	4619      	mov	r1, r3
 80028e2:	4610      	mov	r0, r2
 80028e4:	f7fe f886 	bl	80009f4 <__aeabi_dcmpun>
 80028e8:	f997 7000 	ldrsb.w	r7, [r7]
 80028ec:	4b4d      	ldr	r3, [pc, #308]	; (8002a24 <pow+0x2ac>)
 80028ee:	b1a0      	cbz	r0, 800291a <pow+0x1a2>
 80028f0:	2201      	movs	r2, #1
 80028f2:	9305      	str	r3, [sp, #20]
 80028f4:	9b02      	ldr	r3, [sp, #8]
 80028f6:	9204      	str	r2, [sp, #16]
 80028f8:	930c      	str	r3, [sp, #48]	; 0x30
 80028fa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80028fe:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002902:	2f00      	cmp	r7, #0
 8002904:	d0c9      	beq.n	800289a <pow+0x122>
 8002906:	4652      	mov	r2, sl
 8002908:	465b      	mov	r3, fp
 800290a:	4650      	mov	r0, sl
 800290c:	4659      	mov	r1, fp
 800290e:	f7fd ff01 	bl	8000714 <__aeabi_ddiv>
 8002912:	2f02      	cmp	r7, #2
 8002914:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002918:	e7c7      	b.n	80028aa <pow+0x132>
 800291a:	2203      	movs	r2, #3
 800291c:	9305      	str	r3, [sp, #20]
 800291e:	9204      	str	r2, [sp, #16]
 8002920:	900c      	str	r0, [sp, #48]	; 0x30
 8002922:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002926:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800292a:	bb57      	cbnz	r7, 8002982 <pow+0x20a>
 800292c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002930:	4b3f      	ldr	r3, [pc, #252]	; (8002a30 <pow+0x2b8>)
 8002932:	4640      	mov	r0, r8
 8002934:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002938:	4649      	mov	r1, r9
 800293a:	4652      	mov	r2, sl
 800293c:	465b      	mov	r3, fp
 800293e:	f7fe f831 	bl	80009a4 <__aeabi_dcmplt>
 8002942:	2800      	cmp	r0, #0
 8002944:	d064      	beq.n	8002a10 <pow+0x298>
 8002946:	2200      	movs	r2, #0
 8002948:	4b3a      	ldr	r3, [pc, #232]	; (8002a34 <pow+0x2bc>)
 800294a:	4620      	mov	r0, r4
 800294c:	4629      	mov	r1, r5
 800294e:	f7fd fdb7 	bl	80004c0 <__aeabi_dmul>
 8002952:	4604      	mov	r4, r0
 8002954:	460d      	mov	r5, r1
 8002956:	f000 fe23 	bl	80035a0 <rint>
 800295a:	4602      	mov	r2, r0
 800295c:	460b      	mov	r3, r1
 800295e:	4620      	mov	r0, r4
 8002960:	4629      	mov	r1, r5
 8002962:	f7fe f815 	bl	8000990 <__aeabi_dcmpeq>
 8002966:	b920      	cbnz	r0, 8002972 <pow+0x1fa>
 8002968:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800296c:	4b32      	ldr	r3, [pc, #200]	; (8002a38 <pow+0x2c0>)
 800296e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002972:	f996 3000 	ldrsb.w	r3, [r6]
 8002976:	2b02      	cmp	r3, #2
 8002978:	d14a      	bne.n	8002a10 <pow+0x298>
 800297a:	f000 ff0f 	bl	800379c <__errno>
 800297e:	2322      	movs	r3, #34	; 0x22
 8002980:	e797      	b.n	80028b2 <pow+0x13a>
 8002982:	2200      	movs	r2, #0
 8002984:	4b2d      	ldr	r3, [pc, #180]	; (8002a3c <pow+0x2c4>)
 8002986:	4640      	mov	r0, r8
 8002988:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800298c:	4649      	mov	r1, r9
 800298e:	4652      	mov	r2, sl
 8002990:	465b      	mov	r3, fp
 8002992:	f7fe f807 	bl	80009a4 <__aeabi_dcmplt>
 8002996:	2800      	cmp	r0, #0
 8002998:	d0eb      	beq.n	8002972 <pow+0x1fa>
 800299a:	2200      	movs	r2, #0
 800299c:	4b25      	ldr	r3, [pc, #148]	; (8002a34 <pow+0x2bc>)
 800299e:	4620      	mov	r0, r4
 80029a0:	4629      	mov	r1, r5
 80029a2:	f7fd fd8d 	bl	80004c0 <__aeabi_dmul>
 80029a6:	4604      	mov	r4, r0
 80029a8:	460d      	mov	r5, r1
 80029aa:	f000 fdf9 	bl	80035a0 <rint>
 80029ae:	4602      	mov	r2, r0
 80029b0:	460b      	mov	r3, r1
 80029b2:	4620      	mov	r0, r4
 80029b4:	4629      	mov	r1, r5
 80029b6:	f7fd ffeb 	bl	8000990 <__aeabi_dcmpeq>
 80029ba:	2800      	cmp	r0, #0
 80029bc:	d1d9      	bne.n	8002972 <pow+0x1fa>
 80029be:	2200      	movs	r2, #0
 80029c0:	4b1a      	ldr	r3, [pc, #104]	; (8002a2c <pow+0x2b4>)
 80029c2:	e7d4      	b.n	800296e <pow+0x1f6>
 80029c4:	2200      	movs	r2, #0
 80029c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80029ca:	2300      	movs	r3, #0
 80029cc:	f7fd ffe0 	bl	8000990 <__aeabi_dcmpeq>
 80029d0:	2800      	cmp	r0, #0
 80029d2:	f43f af43 	beq.w	800285c <pow+0xe4>
 80029d6:	4640      	mov	r0, r8
 80029d8:	4649      	mov	r1, r9
 80029da:	f000 fdd2 	bl	8003582 <finite>
 80029de:	2800      	cmp	r0, #0
 80029e0:	f43f af3c 	beq.w	800285c <pow+0xe4>
 80029e4:	4620      	mov	r0, r4
 80029e6:	4629      	mov	r1, r5
 80029e8:	f000 fdcb 	bl	8003582 <finite>
 80029ec:	2800      	cmp	r0, #0
 80029ee:	f43f af35 	beq.w	800285c <pow+0xe4>
 80029f2:	2304      	movs	r3, #4
 80029f4:	9304      	str	r3, [sp, #16]
 80029f6:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <pow+0x2ac>)
 80029f8:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80029fc:	9305      	str	r3, [sp, #20]
 80029fe:	2300      	movs	r3, #0
 8002a00:	2400      	movs	r4, #0
 8002a02:	930c      	str	r3, [sp, #48]	; 0x30
 8002a04:	2300      	movs	r3, #0
 8002a06:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002a0a:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8002a0e:	e7b0      	b.n	8002972 <pow+0x1fa>
 8002a10:	a804      	add	r0, sp, #16
 8002a12:	f000 fdbc 	bl	800358e <matherr>
 8002a16:	2800      	cmp	r0, #0
 8002a18:	f47f af16 	bne.w	8002848 <pow+0xd0>
 8002a1c:	e7ad      	b.n	800297a <pow+0x202>
 8002a1e:	bf00      	nop
 8002a20:	20000014 	.word	0x20000014
 8002a24:	0800428c 	.word	0x0800428c
 8002a28:	3ff00000 	.word	0x3ff00000
 8002a2c:	fff00000 	.word	0xfff00000
 8002a30:	47efffff 	.word	0x47efffff
 8002a34:	3fe00000 	.word	0x3fe00000
 8002a38:	c7efffff 	.word	0xc7efffff
 8002a3c:	7ff00000 	.word	0x7ff00000

08002a40 <__ieee754_pow>:
 8002a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a44:	b093      	sub	sp, #76	; 0x4c
 8002a46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a4a:	9e03      	ldr	r6, [sp, #12]
 8002a4c:	9a02      	ldr	r2, [sp, #8]
 8002a4e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8002a52:	ea55 0302 	orrs.w	r3, r5, r2
 8002a56:	4607      	mov	r7, r0
 8002a58:	4688      	mov	r8, r1
 8002a5a:	4682      	mov	sl, r0
 8002a5c:	4689      	mov	r9, r1
 8002a5e:	f000 849e 	beq.w	800339e <__ieee754_pow+0x95e>
 8002a62:	4b77      	ldr	r3, [pc, #476]	; (8002c40 <__ieee754_pow+0x200>)
 8002a64:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8002a68:	429c      	cmp	r4, r3
 8002a6a:	dc09      	bgt.n	8002a80 <__ieee754_pow+0x40>
 8002a6c:	d103      	bne.n	8002a76 <__ieee754_pow+0x36>
 8002a6e:	b938      	cbnz	r0, 8002a80 <__ieee754_pow+0x40>
 8002a70:	42a5      	cmp	r5, r4
 8002a72:	dc0d      	bgt.n	8002a90 <__ieee754_pow+0x50>
 8002a74:	e001      	b.n	8002a7a <__ieee754_pow+0x3a>
 8002a76:	429d      	cmp	r5, r3
 8002a78:	dc02      	bgt.n	8002a80 <__ieee754_pow+0x40>
 8002a7a:	429d      	cmp	r5, r3
 8002a7c:	d10e      	bne.n	8002a9c <__ieee754_pow+0x5c>
 8002a7e:	b16a      	cbz	r2, 8002a9c <__ieee754_pow+0x5c>
 8002a80:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8002a84:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8002a88:	ea54 030a 	orrs.w	r3, r4, sl
 8002a8c:	f000 8487 	beq.w	800339e <__ieee754_pow+0x95e>
 8002a90:	486c      	ldr	r0, [pc, #432]	; (8002c44 <__ieee754_pow+0x204>)
 8002a92:	b013      	add	sp, #76	; 0x4c
 8002a94:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a98:	f000 bd7c 	b.w	8003594 <nan>
 8002a9c:	f1b9 0f00 	cmp.w	r9, #0
 8002aa0:	da4f      	bge.n	8002b42 <__ieee754_pow+0x102>
 8002aa2:	4b69      	ldr	r3, [pc, #420]	; (8002c48 <__ieee754_pow+0x208>)
 8002aa4:	429d      	cmp	r5, r3
 8002aa6:	dc4a      	bgt.n	8002b3e <__ieee754_pow+0xfe>
 8002aa8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8002aac:	429d      	cmp	r5, r3
 8002aae:	dd48      	ble.n	8002b42 <__ieee754_pow+0x102>
 8002ab0:	152b      	asrs	r3, r5, #20
 8002ab2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002ab6:	2b14      	cmp	r3, #20
 8002ab8:	dd24      	ble.n	8002b04 <__ieee754_pow+0xc4>
 8002aba:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8002abe:	fa22 f103 	lsr.w	r1, r2, r3
 8002ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d13b      	bne.n	8002b42 <__ieee754_pow+0x102>
 8002aca:	f001 0101 	and.w	r1, r1, #1
 8002ace:	f1c1 0302 	rsb	r3, r1, #2
 8002ad2:	9300      	str	r3, [sp, #0]
 8002ad4:	2a00      	cmp	r2, #0
 8002ad6:	d156      	bne.n	8002b86 <__ieee754_pow+0x146>
 8002ad8:	4b59      	ldr	r3, [pc, #356]	; (8002c40 <__ieee754_pow+0x200>)
 8002ada:	429d      	cmp	r5, r3
 8002adc:	d122      	bne.n	8002b24 <__ieee754_pow+0xe4>
 8002ade:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8002ae2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8002ae6:	ea53 030a 	orrs.w	r3, r3, sl
 8002aea:	f000 8458 	beq.w	800339e <__ieee754_pow+0x95e>
 8002aee:	4b57      	ldr	r3, [pc, #348]	; (8002c4c <__ieee754_pow+0x20c>)
 8002af0:	429c      	cmp	r4, r3
 8002af2:	dd28      	ble.n	8002b46 <__ieee754_pow+0x106>
 8002af4:	2e00      	cmp	r6, #0
 8002af6:	f280 8456 	bge.w	80033a6 <__ieee754_pow+0x966>
 8002afa:	2000      	movs	r0, #0
 8002afc:	2100      	movs	r1, #0
 8002afe:	b013      	add	sp, #76	; 0x4c
 8002b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b04:	2a00      	cmp	r2, #0
 8002b06:	d13c      	bne.n	8002b82 <__ieee754_pow+0x142>
 8002b08:	f1c3 0314 	rsb	r3, r3, #20
 8002b0c:	fa45 f103 	asr.w	r1, r5, r3
 8002b10:	fa01 f303 	lsl.w	r3, r1, r3
 8002b14:	429d      	cmp	r5, r3
 8002b16:	f040 844e 	bne.w	80033b6 <__ieee754_pow+0x976>
 8002b1a:	f001 0101 	and.w	r1, r1, #1
 8002b1e:	f1c1 0302 	rsb	r3, r1, #2
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	4b4a      	ldr	r3, [pc, #296]	; (8002c50 <__ieee754_pow+0x210>)
 8002b26:	429d      	cmp	r5, r3
 8002b28:	d114      	bne.n	8002b54 <__ieee754_pow+0x114>
 8002b2a:	2e00      	cmp	r6, #0
 8002b2c:	f280 843f 	bge.w	80033ae <__ieee754_pow+0x96e>
 8002b30:	463a      	mov	r2, r7
 8002b32:	4643      	mov	r3, r8
 8002b34:	2000      	movs	r0, #0
 8002b36:	4946      	ldr	r1, [pc, #280]	; (8002c50 <__ieee754_pow+0x210>)
 8002b38:	f7fd fdec 	bl	8000714 <__aeabi_ddiv>
 8002b3c:	e7df      	b.n	8002afe <__ieee754_pow+0xbe>
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e7c7      	b.n	8002ad2 <__ieee754_pow+0x92>
 8002b42:	2300      	movs	r3, #0
 8002b44:	e7c5      	b.n	8002ad2 <__ieee754_pow+0x92>
 8002b46:	2e00      	cmp	r6, #0
 8002b48:	dad7      	bge.n	8002afa <__ieee754_pow+0xba>
 8002b4a:	9b03      	ldr	r3, [sp, #12]
 8002b4c:	9802      	ldr	r0, [sp, #8]
 8002b4e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8002b52:	e7d4      	b.n	8002afe <__ieee754_pow+0xbe>
 8002b54:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8002b58:	d106      	bne.n	8002b68 <__ieee754_pow+0x128>
 8002b5a:	463a      	mov	r2, r7
 8002b5c:	4643      	mov	r3, r8
 8002b5e:	4638      	mov	r0, r7
 8002b60:	4641      	mov	r1, r8
 8002b62:	f7fd fcad 	bl	80004c0 <__aeabi_dmul>
 8002b66:	e7ca      	b.n	8002afe <__ieee754_pow+0xbe>
 8002b68:	4b3a      	ldr	r3, [pc, #232]	; (8002c54 <__ieee754_pow+0x214>)
 8002b6a:	429e      	cmp	r6, r3
 8002b6c:	d10b      	bne.n	8002b86 <__ieee754_pow+0x146>
 8002b6e:	f1b9 0f00 	cmp.w	r9, #0
 8002b72:	db08      	blt.n	8002b86 <__ieee754_pow+0x146>
 8002b74:	4638      	mov	r0, r7
 8002b76:	4641      	mov	r1, r8
 8002b78:	b013      	add	sp, #76	; 0x4c
 8002b7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b7e:	f000 bc51 	b.w	8003424 <__ieee754_sqrt>
 8002b82:	2300      	movs	r3, #0
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	4638      	mov	r0, r7
 8002b88:	4641      	mov	r1, r8
 8002b8a:	f000 fcf7 	bl	800357c <fabs>
 8002b8e:	f1ba 0f00 	cmp.w	sl, #0
 8002b92:	d125      	bne.n	8002be0 <__ieee754_pow+0x1a0>
 8002b94:	b124      	cbz	r4, 8002ba0 <__ieee754_pow+0x160>
 8002b96:	4b2e      	ldr	r3, [pc, #184]	; (8002c50 <__ieee754_pow+0x210>)
 8002b98:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d11f      	bne.n	8002be0 <__ieee754_pow+0x1a0>
 8002ba0:	2e00      	cmp	r6, #0
 8002ba2:	da05      	bge.n	8002bb0 <__ieee754_pow+0x170>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	2000      	movs	r0, #0
 8002baa:	4929      	ldr	r1, [pc, #164]	; (8002c50 <__ieee754_pow+0x210>)
 8002bac:	f7fd fdb2 	bl	8000714 <__aeabi_ddiv>
 8002bb0:	f1b9 0f00 	cmp.w	r9, #0
 8002bb4:	daa3      	bge.n	8002afe <__ieee754_pow+0xbe>
 8002bb6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8002bba:	9b00      	ldr	r3, [sp, #0]
 8002bbc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8002bc0:	4323      	orrs	r3, r4
 8002bc2:	d106      	bne.n	8002bd2 <__ieee754_pow+0x192>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	f7fd fac6 	bl	8000158 <__aeabi_dsub>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	e7b2      	b.n	8002b38 <__ieee754_pow+0xf8>
 8002bd2:	9b00      	ldr	r3, [sp, #0]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d192      	bne.n	8002afe <__ieee754_pow+0xbe>
 8002bd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002bdc:	4619      	mov	r1, r3
 8002bde:	e78e      	b.n	8002afe <__ieee754_pow+0xbe>
 8002be0:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8002be4:	f109 33ff 	add.w	r3, r9, #4294967295
 8002be8:	930c      	str	r3, [sp, #48]	; 0x30
 8002bea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002bec:	9b00      	ldr	r3, [sp, #0]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	d104      	bne.n	8002bfc <__ieee754_pow+0x1bc>
 8002bf2:	463a      	mov	r2, r7
 8002bf4:	4643      	mov	r3, r8
 8002bf6:	4638      	mov	r0, r7
 8002bf8:	4641      	mov	r1, r8
 8002bfa:	e7e5      	b.n	8002bc8 <__ieee754_pow+0x188>
 8002bfc:	4b16      	ldr	r3, [pc, #88]	; (8002c58 <__ieee754_pow+0x218>)
 8002bfe:	429d      	cmp	r5, r3
 8002c00:	f340 80fc 	ble.w	8002dfc <__ieee754_pow+0x3bc>
 8002c04:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8002c08:	429d      	cmp	r5, r3
 8002c0a:	dd0b      	ble.n	8002c24 <__ieee754_pow+0x1e4>
 8002c0c:	4b0f      	ldr	r3, [pc, #60]	; (8002c4c <__ieee754_pow+0x20c>)
 8002c0e:	429c      	cmp	r4, r3
 8002c10:	dc0e      	bgt.n	8002c30 <__ieee754_pow+0x1f0>
 8002c12:	2e00      	cmp	r6, #0
 8002c14:	f6bf af71 	bge.w	8002afa <__ieee754_pow+0xba>
 8002c18:	a307      	add	r3, pc, #28	; (adr r3, 8002c38 <__ieee754_pow+0x1f8>)
 8002c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c1e:	4610      	mov	r0, r2
 8002c20:	4619      	mov	r1, r3
 8002c22:	e79e      	b.n	8002b62 <__ieee754_pow+0x122>
 8002c24:	4b0d      	ldr	r3, [pc, #52]	; (8002c5c <__ieee754_pow+0x21c>)
 8002c26:	429c      	cmp	r4, r3
 8002c28:	ddf3      	ble.n	8002c12 <__ieee754_pow+0x1d2>
 8002c2a:	4b09      	ldr	r3, [pc, #36]	; (8002c50 <__ieee754_pow+0x210>)
 8002c2c:	429c      	cmp	r4, r3
 8002c2e:	dd17      	ble.n	8002c60 <__ieee754_pow+0x220>
 8002c30:	2e00      	cmp	r6, #0
 8002c32:	dcf1      	bgt.n	8002c18 <__ieee754_pow+0x1d8>
 8002c34:	e761      	b.n	8002afa <__ieee754_pow+0xba>
 8002c36:	bf00      	nop
 8002c38:	8800759c 	.word	0x8800759c
 8002c3c:	7e37e43c 	.word	0x7e37e43c
 8002c40:	7ff00000 	.word	0x7ff00000
 8002c44:	0800428f 	.word	0x0800428f
 8002c48:	433fffff 	.word	0x433fffff
 8002c4c:	3fefffff 	.word	0x3fefffff
 8002c50:	3ff00000 	.word	0x3ff00000
 8002c54:	3fe00000 	.word	0x3fe00000
 8002c58:	41e00000 	.word	0x41e00000
 8002c5c:	3feffffe 	.word	0x3feffffe
 8002c60:	2200      	movs	r2, #0
 8002c62:	4b61      	ldr	r3, [pc, #388]	; (8002de8 <__ieee754_pow+0x3a8>)
 8002c64:	f7fd fa78 	bl	8000158 <__aeabi_dsub>
 8002c68:	a355      	add	r3, pc, #340	; (adr r3, 8002dc0 <__ieee754_pow+0x380>)
 8002c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6e:	4604      	mov	r4, r0
 8002c70:	460d      	mov	r5, r1
 8002c72:	f7fd fc25 	bl	80004c0 <__aeabi_dmul>
 8002c76:	a354      	add	r3, pc, #336	; (adr r3, 8002dc8 <__ieee754_pow+0x388>)
 8002c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c7c:	4606      	mov	r6, r0
 8002c7e:	460f      	mov	r7, r1
 8002c80:	4620      	mov	r0, r4
 8002c82:	4629      	mov	r1, r5
 8002c84:	f7fd fc1c 	bl	80004c0 <__aeabi_dmul>
 8002c88:	2200      	movs	r2, #0
 8002c8a:	4682      	mov	sl, r0
 8002c8c:	468b      	mov	fp, r1
 8002c8e:	4b57      	ldr	r3, [pc, #348]	; (8002dec <__ieee754_pow+0x3ac>)
 8002c90:	4620      	mov	r0, r4
 8002c92:	4629      	mov	r1, r5
 8002c94:	f7fd fc14 	bl	80004c0 <__aeabi_dmul>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	a14c      	add	r1, pc, #304	; (adr r1, 8002dd0 <__ieee754_pow+0x390>)
 8002c9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002ca2:	f7fd fa59 	bl	8000158 <__aeabi_dsub>
 8002ca6:	4622      	mov	r2, r4
 8002ca8:	462b      	mov	r3, r5
 8002caa:	f7fd fc09 	bl	80004c0 <__aeabi_dmul>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	2000      	movs	r0, #0
 8002cb4:	494e      	ldr	r1, [pc, #312]	; (8002df0 <__ieee754_pow+0x3b0>)
 8002cb6:	f7fd fa4f 	bl	8000158 <__aeabi_dsub>
 8002cba:	4622      	mov	r2, r4
 8002cbc:	462b      	mov	r3, r5
 8002cbe:	4680      	mov	r8, r0
 8002cc0:	4689      	mov	r9, r1
 8002cc2:	4620      	mov	r0, r4
 8002cc4:	4629      	mov	r1, r5
 8002cc6:	f7fd fbfb 	bl	80004c0 <__aeabi_dmul>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	460b      	mov	r3, r1
 8002cce:	4640      	mov	r0, r8
 8002cd0:	4649      	mov	r1, r9
 8002cd2:	f7fd fbf5 	bl	80004c0 <__aeabi_dmul>
 8002cd6:	a340      	add	r3, pc, #256	; (adr r3, 8002dd8 <__ieee754_pow+0x398>)
 8002cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cdc:	f7fd fbf0 	bl	80004c0 <__aeabi_dmul>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	4650      	mov	r0, sl
 8002ce6:	4659      	mov	r1, fp
 8002ce8:	f7fd fa36 	bl	8000158 <__aeabi_dsub>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	4604      	mov	r4, r0
 8002cf2:	460d      	mov	r5, r1
 8002cf4:	4630      	mov	r0, r6
 8002cf6:	4639      	mov	r1, r7
 8002cf8:	f7fd fa30 	bl	800015c <__adddf3>
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	468b      	mov	fp, r1
 8002d00:	4682      	mov	sl, r0
 8002d02:	4632      	mov	r2, r6
 8002d04:	463b      	mov	r3, r7
 8002d06:	f7fd fa27 	bl	8000158 <__aeabi_dsub>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4620      	mov	r0, r4
 8002d10:	4629      	mov	r1, r5
 8002d12:	f7fd fa21 	bl	8000158 <__aeabi_dsub>
 8002d16:	9b00      	ldr	r3, [sp, #0]
 8002d18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	bf0c      	ite	eq
 8002d24:	4c33      	ldreq	r4, [pc, #204]	; (8002df4 <__ieee754_pow+0x3b4>)
 8002d26:	4c30      	ldrne	r4, [pc, #192]	; (8002de8 <__ieee754_pow+0x3a8>)
 8002d28:	4606      	mov	r6, r0
 8002d2a:	e88d 0018 	stmia.w	sp, {r3, r4}
 8002d2e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8002d32:	2400      	movs	r4, #0
 8002d34:	460f      	mov	r7, r1
 8002d36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d3a:	4622      	mov	r2, r4
 8002d3c:	462b      	mov	r3, r5
 8002d3e:	f7fd fa0b 	bl	8000158 <__aeabi_dsub>
 8002d42:	4652      	mov	r2, sl
 8002d44:	465b      	mov	r3, fp
 8002d46:	f7fd fbbb 	bl	80004c0 <__aeabi_dmul>
 8002d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002d4e:	4680      	mov	r8, r0
 8002d50:	4689      	mov	r9, r1
 8002d52:	4630      	mov	r0, r6
 8002d54:	4639      	mov	r1, r7
 8002d56:	f7fd fbb3 	bl	80004c0 <__aeabi_dmul>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4640      	mov	r0, r8
 8002d60:	4649      	mov	r1, r9
 8002d62:	f7fd f9fb 	bl	800015c <__adddf3>
 8002d66:	4622      	mov	r2, r4
 8002d68:	462b      	mov	r3, r5
 8002d6a:	4680      	mov	r8, r0
 8002d6c:	4689      	mov	r9, r1
 8002d6e:	4650      	mov	r0, sl
 8002d70:	4659      	mov	r1, fp
 8002d72:	f7fd fba5 	bl	80004c0 <__aeabi_dmul>
 8002d76:	4604      	mov	r4, r0
 8002d78:	460d      	mov	r5, r1
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	4649      	mov	r1, r9
 8002d80:	4640      	mov	r0, r8
 8002d82:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002d86:	f7fd f9e9 	bl	800015c <__adddf3>
 8002d8a:	4b1b      	ldr	r3, [pc, #108]	; (8002df8 <__ieee754_pow+0x3b8>)
 8002d8c:	4682      	mov	sl, r0
 8002d8e:	4299      	cmp	r1, r3
 8002d90:	460f      	mov	r7, r1
 8002d92:	460e      	mov	r6, r1
 8002d94:	f340 82da 	ble.w	800334c <__ieee754_pow+0x90c>
 8002d98:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8002d9c:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8002da0:	4303      	orrs	r3, r0
 8002da2:	f000 81d5 	beq.w	8003150 <__ieee754_pow+0x710>
 8002da6:	a30e      	add	r3, pc, #56	; (adr r3, 8002de0 <__ieee754_pow+0x3a0>)
 8002da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002db0:	f7fd fb86 	bl	80004c0 <__aeabi_dmul>
 8002db4:	a30a      	add	r3, pc, #40	; (adr r3, 8002de0 <__ieee754_pow+0x3a0>)
 8002db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dba:	e6d2      	b.n	8002b62 <__ieee754_pow+0x122>
 8002dbc:	f3af 8000 	nop.w
 8002dc0:	60000000 	.word	0x60000000
 8002dc4:	3ff71547 	.word	0x3ff71547
 8002dc8:	f85ddf44 	.word	0xf85ddf44
 8002dcc:	3e54ae0b 	.word	0x3e54ae0b
 8002dd0:	55555555 	.word	0x55555555
 8002dd4:	3fd55555 	.word	0x3fd55555
 8002dd8:	652b82fe 	.word	0x652b82fe
 8002ddc:	3ff71547 	.word	0x3ff71547
 8002de0:	8800759c 	.word	0x8800759c
 8002de4:	7e37e43c 	.word	0x7e37e43c
 8002de8:	3ff00000 	.word	0x3ff00000
 8002dec:	3fd00000 	.word	0x3fd00000
 8002df0:	3fe00000 	.word	0x3fe00000
 8002df4:	bff00000 	.word	0xbff00000
 8002df8:	408fffff 	.word	0x408fffff
 8002dfc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	da05      	bge.n	8002e12 <__ieee754_pow+0x3d2>
 8002e06:	4bca      	ldr	r3, [pc, #808]	; (8003130 <__ieee754_pow+0x6f0>)
 8002e08:	f7fd fb5a 	bl	80004c0 <__aeabi_dmul>
 8002e0c:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8002e10:	460c      	mov	r4, r1
 8002e12:	1523      	asrs	r3, r4, #20
 8002e14:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002e18:	4413      	add	r3, r2
 8002e1a:	9307      	str	r3, [sp, #28]
 8002e1c:	4bc5      	ldr	r3, [pc, #788]	; (8003134 <__ieee754_pow+0x6f4>)
 8002e1e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8002e22:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8002e26:	429c      	cmp	r4, r3
 8002e28:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8002e2c:	dd08      	ble.n	8002e40 <__ieee754_pow+0x400>
 8002e2e:	4bc2      	ldr	r3, [pc, #776]	; (8003138 <__ieee754_pow+0x6f8>)
 8002e30:	429c      	cmp	r4, r3
 8002e32:	f340 8154 	ble.w	80030de <__ieee754_pow+0x69e>
 8002e36:	9b07      	ldr	r3, [sp, #28]
 8002e38:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	9307      	str	r3, [sp, #28]
 8002e40:	2600      	movs	r6, #0
 8002e42:	4629      	mov	r1, r5
 8002e44:	00f3      	lsls	r3, r6, #3
 8002e46:	930d      	str	r3, [sp, #52]	; 0x34
 8002e48:	4bbc      	ldr	r3, [pc, #752]	; (800313c <__ieee754_pow+0x6fc>)
 8002e4a:	00f2      	lsls	r2, r6, #3
 8002e4c:	4413      	add	r3, r2
 8002e4e:	cb18      	ldmia	r3, {r3, r4}
 8002e50:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8002e54:	461a      	mov	r2, r3
 8002e56:	4623      	mov	r3, r4
 8002e58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002e5c:	f7fd f97c 	bl	8000158 <__aeabi_dsub>
 8002e60:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002e64:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8002e68:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002e6c:	f7fd f976 	bl	800015c <__adddf3>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	2000      	movs	r0, #0
 8002e76:	49b2      	ldr	r1, [pc, #712]	; (8003140 <__ieee754_pow+0x700>)
 8002e78:	f7fd fc4c 	bl	8000714 <__aeabi_ddiv>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8002e84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002e88:	f7fd fb1a 	bl	80004c0 <__aeabi_dmul>
 8002e8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002e90:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8002e94:	f04f 0a00 	mov.w	sl, #0
 8002e98:	2200      	movs	r2, #0
 8002e9a:	106d      	asrs	r5, r5, #1
 8002e9c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8002ea0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8002ea4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8002ea8:	4659      	mov	r1, fp
 8002eaa:	4650      	mov	r0, sl
 8002eac:	4614      	mov	r4, r2
 8002eae:	461d      	mov	r5, r3
 8002eb0:	f7fd fb06 	bl	80004c0 <__aeabi_dmul>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002ebc:	f7fd f94c 	bl	8000158 <__aeabi_dsub>
 8002ec0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002ec4:	4606      	mov	r6, r0
 8002ec6:	460f      	mov	r7, r1
 8002ec8:	4620      	mov	r0, r4
 8002eca:	4629      	mov	r1, r5
 8002ecc:	f7fd f944 	bl	8000158 <__aeabi_dsub>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002ed8:	f7fd f93e 	bl	8000158 <__aeabi_dsub>
 8002edc:	465b      	mov	r3, fp
 8002ede:	4652      	mov	r2, sl
 8002ee0:	f7fd faee 	bl	80004c0 <__aeabi_dmul>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	4630      	mov	r0, r6
 8002eea:	4639      	mov	r1, r7
 8002eec:	f7fd f934 	bl	8000158 <__aeabi_dsub>
 8002ef0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002ef4:	f7fd fae4 	bl	80004c0 <__aeabi_dmul>
 8002ef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002efc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002f00:	4610      	mov	r0, r2
 8002f02:	4619      	mov	r1, r3
 8002f04:	f7fd fadc 	bl	80004c0 <__aeabi_dmul>
 8002f08:	a377      	add	r3, pc, #476	; (adr r3, 80030e8 <__ieee754_pow+0x6a8>)
 8002f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0e:	4604      	mov	r4, r0
 8002f10:	460d      	mov	r5, r1
 8002f12:	f7fd fad5 	bl	80004c0 <__aeabi_dmul>
 8002f16:	a376      	add	r3, pc, #472	; (adr r3, 80030f0 <__ieee754_pow+0x6b0>)
 8002f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1c:	f7fd f91e 	bl	800015c <__adddf3>
 8002f20:	4622      	mov	r2, r4
 8002f22:	462b      	mov	r3, r5
 8002f24:	f7fd facc 	bl	80004c0 <__aeabi_dmul>
 8002f28:	a373      	add	r3, pc, #460	; (adr r3, 80030f8 <__ieee754_pow+0x6b8>)
 8002f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2e:	f7fd f915 	bl	800015c <__adddf3>
 8002f32:	4622      	mov	r2, r4
 8002f34:	462b      	mov	r3, r5
 8002f36:	f7fd fac3 	bl	80004c0 <__aeabi_dmul>
 8002f3a:	a371      	add	r3, pc, #452	; (adr r3, 8003100 <__ieee754_pow+0x6c0>)
 8002f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f40:	f7fd f90c 	bl	800015c <__adddf3>
 8002f44:	4622      	mov	r2, r4
 8002f46:	462b      	mov	r3, r5
 8002f48:	f7fd faba 	bl	80004c0 <__aeabi_dmul>
 8002f4c:	a36e      	add	r3, pc, #440	; (adr r3, 8003108 <__ieee754_pow+0x6c8>)
 8002f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f52:	f7fd f903 	bl	800015c <__adddf3>
 8002f56:	4622      	mov	r2, r4
 8002f58:	462b      	mov	r3, r5
 8002f5a:	f7fd fab1 	bl	80004c0 <__aeabi_dmul>
 8002f5e:	a36c      	add	r3, pc, #432	; (adr r3, 8003110 <__ieee754_pow+0x6d0>)
 8002f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f64:	f7fd f8fa 	bl	800015c <__adddf3>
 8002f68:	4622      	mov	r2, r4
 8002f6a:	4606      	mov	r6, r0
 8002f6c:	460f      	mov	r7, r1
 8002f6e:	462b      	mov	r3, r5
 8002f70:	4620      	mov	r0, r4
 8002f72:	4629      	mov	r1, r5
 8002f74:	f7fd faa4 	bl	80004c0 <__aeabi_dmul>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4630      	mov	r0, r6
 8002f7e:	4639      	mov	r1, r7
 8002f80:	f7fd fa9e 	bl	80004c0 <__aeabi_dmul>
 8002f84:	4604      	mov	r4, r0
 8002f86:	460d      	mov	r5, r1
 8002f88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002f8c:	465b      	mov	r3, fp
 8002f8e:	4652      	mov	r2, sl
 8002f90:	f7fd f8e4 	bl	800015c <__adddf3>
 8002f94:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002f98:	f7fd fa92 	bl	80004c0 <__aeabi_dmul>
 8002f9c:	4622      	mov	r2, r4
 8002f9e:	462b      	mov	r3, r5
 8002fa0:	f7fd f8dc 	bl	800015c <__adddf3>
 8002fa4:	465b      	mov	r3, fp
 8002fa6:	4606      	mov	r6, r0
 8002fa8:	460f      	mov	r7, r1
 8002faa:	4652      	mov	r2, sl
 8002fac:	4659      	mov	r1, fp
 8002fae:	4650      	mov	r0, sl
 8002fb0:	f7fd fa86 	bl	80004c0 <__aeabi_dmul>
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	4b63      	ldr	r3, [pc, #396]	; (8003144 <__ieee754_pow+0x704>)
 8002fb8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002fbc:	f7fd f8ce 	bl	800015c <__adddf3>
 8002fc0:	4632      	mov	r2, r6
 8002fc2:	463b      	mov	r3, r7
 8002fc4:	f7fd f8ca 	bl	800015c <__adddf3>
 8002fc8:	4650      	mov	r0, sl
 8002fca:	460d      	mov	r5, r1
 8002fcc:	4602      	mov	r2, r0
 8002fce:	460b      	mov	r3, r1
 8002fd0:	4650      	mov	r0, sl
 8002fd2:	4659      	mov	r1, fp
 8002fd4:	f7fd fa74 	bl	80004c0 <__aeabi_dmul>
 8002fd8:	2200      	movs	r2, #0
 8002fda:	4680      	mov	r8, r0
 8002fdc:	4689      	mov	r9, r1
 8002fde:	4b59      	ldr	r3, [pc, #356]	; (8003144 <__ieee754_pow+0x704>)
 8002fe0:	4629      	mov	r1, r5
 8002fe2:	4650      	mov	r0, sl
 8002fe4:	f7fd f8b8 	bl	8000158 <__aeabi_dsub>
 8002fe8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002fec:	f7fd f8b4 	bl	8000158 <__aeabi_dsub>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4630      	mov	r0, r6
 8002ff6:	4639      	mov	r1, r7
 8002ff8:	f7fd f8ae 	bl	8000158 <__aeabi_dsub>
 8002ffc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003000:	f7fd fa5e 	bl	80004c0 <__aeabi_dmul>
 8003004:	462b      	mov	r3, r5
 8003006:	4606      	mov	r6, r0
 8003008:	460f      	mov	r7, r1
 800300a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800300e:	4652      	mov	r2, sl
 8003010:	f7fd fa56 	bl	80004c0 <__aeabi_dmul>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	4630      	mov	r0, r6
 800301a:	4639      	mov	r1, r7
 800301c:	f7fd f89e 	bl	800015c <__adddf3>
 8003020:	4606      	mov	r6, r0
 8003022:	460f      	mov	r7, r1
 8003024:	4602      	mov	r2, r0
 8003026:	460b      	mov	r3, r1
 8003028:	4640      	mov	r0, r8
 800302a:	4649      	mov	r1, r9
 800302c:	f7fd f896 	bl	800015c <__adddf3>
 8003030:	a339      	add	r3, pc, #228	; (adr r3, 8003118 <__ieee754_pow+0x6d8>)
 8003032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003036:	4650      	mov	r0, sl
 8003038:	460d      	mov	r5, r1
 800303a:	f7fd fa41 	bl	80004c0 <__aeabi_dmul>
 800303e:	4642      	mov	r2, r8
 8003040:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003044:	464b      	mov	r3, r9
 8003046:	4629      	mov	r1, r5
 8003048:	4650      	mov	r0, sl
 800304a:	f7fd f885 	bl	8000158 <__aeabi_dsub>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4630      	mov	r0, r6
 8003054:	4639      	mov	r1, r7
 8003056:	f7fd f87f 	bl	8000158 <__aeabi_dsub>
 800305a:	a331      	add	r3, pc, #196	; (adr r3, 8003120 <__ieee754_pow+0x6e0>)
 800305c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003060:	f7fd fa2e 	bl	80004c0 <__aeabi_dmul>
 8003064:	a330      	add	r3, pc, #192	; (adr r3, 8003128 <__ieee754_pow+0x6e8>)
 8003066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800306a:	4606      	mov	r6, r0
 800306c:	460f      	mov	r7, r1
 800306e:	4650      	mov	r0, sl
 8003070:	4629      	mov	r1, r5
 8003072:	f7fd fa25 	bl	80004c0 <__aeabi_dmul>
 8003076:	4602      	mov	r2, r0
 8003078:	460b      	mov	r3, r1
 800307a:	4630      	mov	r0, r6
 800307c:	4639      	mov	r1, r7
 800307e:	f7fd f86d 	bl	800015c <__adddf3>
 8003082:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003084:	4b30      	ldr	r3, [pc, #192]	; (8003148 <__ieee754_pow+0x708>)
 8003086:	4413      	add	r3, r2
 8003088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308c:	f7fd f866 	bl	800015c <__adddf3>
 8003090:	4604      	mov	r4, r0
 8003092:	9807      	ldr	r0, [sp, #28]
 8003094:	460d      	mov	r5, r1
 8003096:	f7fd f9ad 	bl	80003f4 <__aeabi_i2d>
 800309a:	4606      	mov	r6, r0
 800309c:	460f      	mov	r7, r1
 800309e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80030a0:	4b2a      	ldr	r3, [pc, #168]	; (800314c <__ieee754_pow+0x70c>)
 80030a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80030a6:	4413      	add	r3, r2
 80030a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80030ac:	4622      	mov	r2, r4
 80030ae:	462b      	mov	r3, r5
 80030b0:	f7fd f854 	bl	800015c <__adddf3>
 80030b4:	4642      	mov	r2, r8
 80030b6:	464b      	mov	r3, r9
 80030b8:	f7fd f850 	bl	800015c <__adddf3>
 80030bc:	4632      	mov	r2, r6
 80030be:	463b      	mov	r3, r7
 80030c0:	f7fd f84c 	bl	800015c <__adddf3>
 80030c4:	4632      	mov	r2, r6
 80030c6:	463b      	mov	r3, r7
 80030c8:	4650      	mov	r0, sl
 80030ca:	468b      	mov	fp, r1
 80030cc:	f7fd f844 	bl	8000158 <__aeabi_dsub>
 80030d0:	4642      	mov	r2, r8
 80030d2:	464b      	mov	r3, r9
 80030d4:	f7fd f840 	bl	8000158 <__aeabi_dsub>
 80030d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80030dc:	e613      	b.n	8002d06 <__ieee754_pow+0x2c6>
 80030de:	2601      	movs	r6, #1
 80030e0:	e6af      	b.n	8002e42 <__ieee754_pow+0x402>
 80030e2:	bf00      	nop
 80030e4:	f3af 8000 	nop.w
 80030e8:	4a454eef 	.word	0x4a454eef
 80030ec:	3fca7e28 	.word	0x3fca7e28
 80030f0:	93c9db65 	.word	0x93c9db65
 80030f4:	3fcd864a 	.word	0x3fcd864a
 80030f8:	a91d4101 	.word	0xa91d4101
 80030fc:	3fd17460 	.word	0x3fd17460
 8003100:	518f264d 	.word	0x518f264d
 8003104:	3fd55555 	.word	0x3fd55555
 8003108:	db6fabff 	.word	0xdb6fabff
 800310c:	3fdb6db6 	.word	0x3fdb6db6
 8003110:	33333303 	.word	0x33333303
 8003114:	3fe33333 	.word	0x3fe33333
 8003118:	e0000000 	.word	0xe0000000
 800311c:	3feec709 	.word	0x3feec709
 8003120:	dc3a03fd 	.word	0xdc3a03fd
 8003124:	3feec709 	.word	0x3feec709
 8003128:	145b01f5 	.word	0x145b01f5
 800312c:	be3e2fe0 	.word	0xbe3e2fe0
 8003130:	43400000 	.word	0x43400000
 8003134:	0003988e 	.word	0x0003988e
 8003138:	000bb679 	.word	0x000bb679
 800313c:	08004290 	.word	0x08004290
 8003140:	3ff00000 	.word	0x3ff00000
 8003144:	40080000 	.word	0x40080000
 8003148:	080042b0 	.word	0x080042b0
 800314c:	080042a0 	.word	0x080042a0
 8003150:	a39b      	add	r3, pc, #620	; (adr r3, 80033c0 <__ieee754_pow+0x980>)
 8003152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003156:	4640      	mov	r0, r8
 8003158:	4649      	mov	r1, r9
 800315a:	f7fc ffff 	bl	800015c <__adddf3>
 800315e:	4622      	mov	r2, r4
 8003160:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003164:	462b      	mov	r3, r5
 8003166:	4650      	mov	r0, sl
 8003168:	4639      	mov	r1, r7
 800316a:	f7fc fff5 	bl	8000158 <__aeabi_dsub>
 800316e:	4602      	mov	r2, r0
 8003170:	460b      	mov	r3, r1
 8003172:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003176:	f7fd fc33 	bl	80009e0 <__aeabi_dcmpgt>
 800317a:	2800      	cmp	r0, #0
 800317c:	f47f ae13 	bne.w	8002da6 <__ieee754_pow+0x366>
 8003180:	4aa3      	ldr	r2, [pc, #652]	; (8003410 <__ieee754_pow+0x9d0>)
 8003182:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8003186:	4293      	cmp	r3, r2
 8003188:	f340 8104 	ble.w	8003394 <__ieee754_pow+0x954>
 800318c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8003190:	2000      	movs	r0, #0
 8003192:	151b      	asrs	r3, r3, #20
 8003194:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8003198:	fa4a f303 	asr.w	r3, sl, r3
 800319c:	4433      	add	r3, r6
 800319e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80031a2:	4f9c      	ldr	r7, [pc, #624]	; (8003414 <__ieee754_pow+0x9d4>)
 80031a4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80031a8:	4117      	asrs	r7, r2
 80031aa:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80031ae:	ea23 0107 	bic.w	r1, r3, r7
 80031b2:	f1c2 0214 	rsb	r2, r2, #20
 80031b6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80031ba:	fa4a fa02 	asr.w	sl, sl, r2
 80031be:	2e00      	cmp	r6, #0
 80031c0:	4602      	mov	r2, r0
 80031c2:	460b      	mov	r3, r1
 80031c4:	4620      	mov	r0, r4
 80031c6:	4629      	mov	r1, r5
 80031c8:	bfb8      	it	lt
 80031ca:	f1ca 0a00 	rsblt	sl, sl, #0
 80031ce:	f7fc ffc3 	bl	8000158 <__aeabi_dsub>
 80031d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80031d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80031da:	4642      	mov	r2, r8
 80031dc:	464b      	mov	r3, r9
 80031de:	f7fc ffbd 	bl	800015c <__adddf3>
 80031e2:	a379      	add	r3, pc, #484	; (adr r3, 80033c8 <__ieee754_pow+0x988>)
 80031e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e8:	2000      	movs	r0, #0
 80031ea:	460d      	mov	r5, r1
 80031ec:	4604      	mov	r4, r0
 80031ee:	f7fd f967 	bl	80004c0 <__aeabi_dmul>
 80031f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80031f6:	4606      	mov	r6, r0
 80031f8:	460f      	mov	r7, r1
 80031fa:	4620      	mov	r0, r4
 80031fc:	4629      	mov	r1, r5
 80031fe:	f7fc ffab 	bl	8000158 <__aeabi_dsub>
 8003202:	4602      	mov	r2, r0
 8003204:	460b      	mov	r3, r1
 8003206:	4640      	mov	r0, r8
 8003208:	4649      	mov	r1, r9
 800320a:	f7fc ffa5 	bl	8000158 <__aeabi_dsub>
 800320e:	a370      	add	r3, pc, #448	; (adr r3, 80033d0 <__ieee754_pow+0x990>)
 8003210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003214:	f7fd f954 	bl	80004c0 <__aeabi_dmul>
 8003218:	a36f      	add	r3, pc, #444	; (adr r3, 80033d8 <__ieee754_pow+0x998>)
 800321a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321e:	4680      	mov	r8, r0
 8003220:	4689      	mov	r9, r1
 8003222:	4620      	mov	r0, r4
 8003224:	4629      	mov	r1, r5
 8003226:	f7fd f94b 	bl	80004c0 <__aeabi_dmul>
 800322a:	4602      	mov	r2, r0
 800322c:	460b      	mov	r3, r1
 800322e:	4640      	mov	r0, r8
 8003230:	4649      	mov	r1, r9
 8003232:	f7fc ff93 	bl	800015c <__adddf3>
 8003236:	4604      	mov	r4, r0
 8003238:	460d      	mov	r5, r1
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	4630      	mov	r0, r6
 8003240:	4639      	mov	r1, r7
 8003242:	f7fc ff8b 	bl	800015c <__adddf3>
 8003246:	4632      	mov	r2, r6
 8003248:	463b      	mov	r3, r7
 800324a:	4680      	mov	r8, r0
 800324c:	4689      	mov	r9, r1
 800324e:	f7fc ff83 	bl	8000158 <__aeabi_dsub>
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	4620      	mov	r0, r4
 8003258:	4629      	mov	r1, r5
 800325a:	f7fc ff7d 	bl	8000158 <__aeabi_dsub>
 800325e:	4642      	mov	r2, r8
 8003260:	4606      	mov	r6, r0
 8003262:	460f      	mov	r7, r1
 8003264:	464b      	mov	r3, r9
 8003266:	4640      	mov	r0, r8
 8003268:	4649      	mov	r1, r9
 800326a:	f7fd f929 	bl	80004c0 <__aeabi_dmul>
 800326e:	a35c      	add	r3, pc, #368	; (adr r3, 80033e0 <__ieee754_pow+0x9a0>)
 8003270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003274:	4604      	mov	r4, r0
 8003276:	460d      	mov	r5, r1
 8003278:	f7fd f922 	bl	80004c0 <__aeabi_dmul>
 800327c:	a35a      	add	r3, pc, #360	; (adr r3, 80033e8 <__ieee754_pow+0x9a8>)
 800327e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003282:	f7fc ff69 	bl	8000158 <__aeabi_dsub>
 8003286:	4622      	mov	r2, r4
 8003288:	462b      	mov	r3, r5
 800328a:	f7fd f919 	bl	80004c0 <__aeabi_dmul>
 800328e:	a358      	add	r3, pc, #352	; (adr r3, 80033f0 <__ieee754_pow+0x9b0>)
 8003290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003294:	f7fc ff62 	bl	800015c <__adddf3>
 8003298:	4622      	mov	r2, r4
 800329a:	462b      	mov	r3, r5
 800329c:	f7fd f910 	bl	80004c0 <__aeabi_dmul>
 80032a0:	a355      	add	r3, pc, #340	; (adr r3, 80033f8 <__ieee754_pow+0x9b8>)
 80032a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a6:	f7fc ff57 	bl	8000158 <__aeabi_dsub>
 80032aa:	4622      	mov	r2, r4
 80032ac:	462b      	mov	r3, r5
 80032ae:	f7fd f907 	bl	80004c0 <__aeabi_dmul>
 80032b2:	a353      	add	r3, pc, #332	; (adr r3, 8003400 <__ieee754_pow+0x9c0>)
 80032b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b8:	f7fc ff50 	bl	800015c <__adddf3>
 80032bc:	4622      	mov	r2, r4
 80032be:	462b      	mov	r3, r5
 80032c0:	f7fd f8fe 	bl	80004c0 <__aeabi_dmul>
 80032c4:	4602      	mov	r2, r0
 80032c6:	460b      	mov	r3, r1
 80032c8:	4640      	mov	r0, r8
 80032ca:	4649      	mov	r1, r9
 80032cc:	f7fc ff44 	bl	8000158 <__aeabi_dsub>
 80032d0:	4604      	mov	r4, r0
 80032d2:	460d      	mov	r5, r1
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4640      	mov	r0, r8
 80032da:	4649      	mov	r1, r9
 80032dc:	f7fd f8f0 	bl	80004c0 <__aeabi_dmul>
 80032e0:	2200      	movs	r2, #0
 80032e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80032e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032ea:	4620      	mov	r0, r4
 80032ec:	4629      	mov	r1, r5
 80032ee:	f7fc ff33 	bl	8000158 <__aeabi_dsub>
 80032f2:	4602      	mov	r2, r0
 80032f4:	460b      	mov	r3, r1
 80032f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032fa:	f7fd fa0b 	bl	8000714 <__aeabi_ddiv>
 80032fe:	4632      	mov	r2, r6
 8003300:	4604      	mov	r4, r0
 8003302:	460d      	mov	r5, r1
 8003304:	463b      	mov	r3, r7
 8003306:	4640      	mov	r0, r8
 8003308:	4649      	mov	r1, r9
 800330a:	f7fd f8d9 	bl	80004c0 <__aeabi_dmul>
 800330e:	4632      	mov	r2, r6
 8003310:	463b      	mov	r3, r7
 8003312:	f7fc ff23 	bl	800015c <__adddf3>
 8003316:	4602      	mov	r2, r0
 8003318:	460b      	mov	r3, r1
 800331a:	4620      	mov	r0, r4
 800331c:	4629      	mov	r1, r5
 800331e:	f7fc ff1b 	bl	8000158 <__aeabi_dsub>
 8003322:	4642      	mov	r2, r8
 8003324:	464b      	mov	r3, r9
 8003326:	f7fc ff17 	bl	8000158 <__aeabi_dsub>
 800332a:	4602      	mov	r2, r0
 800332c:	460b      	mov	r3, r1
 800332e:	2000      	movs	r0, #0
 8003330:	4939      	ldr	r1, [pc, #228]	; (8003418 <__ieee754_pow+0x9d8>)
 8003332:	f7fc ff11 	bl	8000158 <__aeabi_dsub>
 8003336:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800333a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800333e:	da2c      	bge.n	800339a <__ieee754_pow+0x95a>
 8003340:	4652      	mov	r2, sl
 8003342:	f000 f9b5 	bl	80036b0 <scalbn>
 8003346:	e9dd 2300 	ldrd	r2, r3, [sp]
 800334a:	e40a      	b.n	8002b62 <__ieee754_pow+0x122>
 800334c:	4b33      	ldr	r3, [pc, #204]	; (800341c <__ieee754_pow+0x9dc>)
 800334e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8003352:	429f      	cmp	r7, r3
 8003354:	f77f af14 	ble.w	8003180 <__ieee754_pow+0x740>
 8003358:	4b31      	ldr	r3, [pc, #196]	; (8003420 <__ieee754_pow+0x9e0>)
 800335a:	440b      	add	r3, r1
 800335c:	4303      	orrs	r3, r0
 800335e:	d00b      	beq.n	8003378 <__ieee754_pow+0x938>
 8003360:	a329      	add	r3, pc, #164	; (adr r3, 8003408 <__ieee754_pow+0x9c8>)
 8003362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003366:	e9dd 0100 	ldrd	r0, r1, [sp]
 800336a:	f7fd f8a9 	bl	80004c0 <__aeabi_dmul>
 800336e:	a326      	add	r3, pc, #152	; (adr r3, 8003408 <__ieee754_pow+0x9c8>)
 8003370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003374:	f7ff bbf5 	b.w	8002b62 <__ieee754_pow+0x122>
 8003378:	4622      	mov	r2, r4
 800337a:	462b      	mov	r3, r5
 800337c:	f7fc feec 	bl	8000158 <__aeabi_dsub>
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	4640      	mov	r0, r8
 8003386:	4649      	mov	r1, r9
 8003388:	f7fd fb16 	bl	80009b8 <__aeabi_dcmple>
 800338c:	2800      	cmp	r0, #0
 800338e:	f43f aef7 	beq.w	8003180 <__ieee754_pow+0x740>
 8003392:	e7e5      	b.n	8003360 <__ieee754_pow+0x920>
 8003394:	f04f 0a00 	mov.w	sl, #0
 8003398:	e71d      	b.n	80031d6 <__ieee754_pow+0x796>
 800339a:	4621      	mov	r1, r4
 800339c:	e7d3      	b.n	8003346 <__ieee754_pow+0x906>
 800339e:	2000      	movs	r0, #0
 80033a0:	491d      	ldr	r1, [pc, #116]	; (8003418 <__ieee754_pow+0x9d8>)
 80033a2:	f7ff bbac 	b.w	8002afe <__ieee754_pow+0xbe>
 80033a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80033aa:	f7ff bba8 	b.w	8002afe <__ieee754_pow+0xbe>
 80033ae:	4638      	mov	r0, r7
 80033b0:	4641      	mov	r1, r8
 80033b2:	f7ff bba4 	b.w	8002afe <__ieee754_pow+0xbe>
 80033b6:	9200      	str	r2, [sp, #0]
 80033b8:	f7ff bbb4 	b.w	8002b24 <__ieee754_pow+0xe4>
 80033bc:	f3af 8000 	nop.w
 80033c0:	652b82fe 	.word	0x652b82fe
 80033c4:	3c971547 	.word	0x3c971547
 80033c8:	00000000 	.word	0x00000000
 80033cc:	3fe62e43 	.word	0x3fe62e43
 80033d0:	fefa39ef 	.word	0xfefa39ef
 80033d4:	3fe62e42 	.word	0x3fe62e42
 80033d8:	0ca86c39 	.word	0x0ca86c39
 80033dc:	be205c61 	.word	0xbe205c61
 80033e0:	72bea4d0 	.word	0x72bea4d0
 80033e4:	3e663769 	.word	0x3e663769
 80033e8:	c5d26bf1 	.word	0xc5d26bf1
 80033ec:	3ebbbd41 	.word	0x3ebbbd41
 80033f0:	af25de2c 	.word	0xaf25de2c
 80033f4:	3f11566a 	.word	0x3f11566a
 80033f8:	16bebd93 	.word	0x16bebd93
 80033fc:	3f66c16c 	.word	0x3f66c16c
 8003400:	5555553e 	.word	0x5555553e
 8003404:	3fc55555 	.word	0x3fc55555
 8003408:	c2f8f359 	.word	0xc2f8f359
 800340c:	01a56e1f 	.word	0x01a56e1f
 8003410:	3fe00000 	.word	0x3fe00000
 8003414:	000fffff 	.word	0x000fffff
 8003418:	3ff00000 	.word	0x3ff00000
 800341c:	4090cbff 	.word	0x4090cbff
 8003420:	3f6f3400 	.word	0x3f6f3400

08003424 <__ieee754_sqrt>:
 8003424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003428:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8003578 <__ieee754_sqrt+0x154>
 800342c:	4606      	mov	r6, r0
 800342e:	ea3e 0e01 	bics.w	lr, lr, r1
 8003432:	460d      	mov	r5, r1
 8003434:	4607      	mov	r7, r0
 8003436:	460a      	mov	r2, r1
 8003438:	460c      	mov	r4, r1
 800343a:	4603      	mov	r3, r0
 800343c:	d10f      	bne.n	800345e <__ieee754_sqrt+0x3a>
 800343e:	4602      	mov	r2, r0
 8003440:	460b      	mov	r3, r1
 8003442:	f7fd f83d 	bl	80004c0 <__aeabi_dmul>
 8003446:	4602      	mov	r2, r0
 8003448:	460b      	mov	r3, r1
 800344a:	4630      	mov	r0, r6
 800344c:	4629      	mov	r1, r5
 800344e:	f7fc fe85 	bl	800015c <__adddf3>
 8003452:	4606      	mov	r6, r0
 8003454:	460d      	mov	r5, r1
 8003456:	4630      	mov	r0, r6
 8003458:	4629      	mov	r1, r5
 800345a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800345e:	2900      	cmp	r1, #0
 8003460:	dc0e      	bgt.n	8003480 <__ieee754_sqrt+0x5c>
 8003462:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 8003466:	ea5e 0707 	orrs.w	r7, lr, r7
 800346a:	d0f4      	beq.n	8003456 <__ieee754_sqrt+0x32>
 800346c:	b141      	cbz	r1, 8003480 <__ieee754_sqrt+0x5c>
 800346e:	4602      	mov	r2, r0
 8003470:	460b      	mov	r3, r1
 8003472:	f7fc fe71 	bl	8000158 <__aeabi_dsub>
 8003476:	4602      	mov	r2, r0
 8003478:	460b      	mov	r3, r1
 800347a:	f7fd f94b 	bl	8000714 <__aeabi_ddiv>
 800347e:	e7e8      	b.n	8003452 <__ieee754_sqrt+0x2e>
 8003480:	1512      	asrs	r2, r2, #20
 8003482:	d10c      	bne.n	800349e <__ieee754_sqrt+0x7a>
 8003484:	2c00      	cmp	r4, #0
 8003486:	d06e      	beq.n	8003566 <__ieee754_sqrt+0x142>
 8003488:	2100      	movs	r1, #0
 800348a:	02e6      	lsls	r6, r4, #11
 800348c:	d56f      	bpl.n	800356e <__ieee754_sqrt+0x14a>
 800348e:	1e48      	subs	r0, r1, #1
 8003490:	1a12      	subs	r2, r2, r0
 8003492:	f1c1 0020 	rsb	r0, r1, #32
 8003496:	fa23 f000 	lsr.w	r0, r3, r0
 800349a:	4304      	orrs	r4, r0
 800349c:	408b      	lsls	r3, r1
 800349e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80034a2:	07d5      	lsls	r5, r2, #31
 80034a4:	f04f 0500 	mov.w	r5, #0
 80034a8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80034ac:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 80034b0:	bf42      	ittt	mi
 80034b2:	0064      	lslmi	r4, r4, #1
 80034b4:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 80034b8:	005b      	lslmi	r3, r3, #1
 80034ba:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 80034be:	1050      	asrs	r0, r2, #1
 80034c0:	4421      	add	r1, r4
 80034c2:	2216      	movs	r2, #22
 80034c4:	462c      	mov	r4, r5
 80034c6:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	19a7      	adds	r7, r4, r6
 80034ce:	428f      	cmp	r7, r1
 80034d0:	bfde      	ittt	le
 80034d2:	1bc9      	suble	r1, r1, r7
 80034d4:	19bc      	addle	r4, r7, r6
 80034d6:	19ad      	addle	r5, r5, r6
 80034d8:	0049      	lsls	r1, r1, #1
 80034da:	3a01      	subs	r2, #1
 80034dc:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80034e0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80034e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80034e8:	d1f0      	bne.n	80034cc <__ieee754_sqrt+0xa8>
 80034ea:	f04f 0e20 	mov.w	lr, #32
 80034ee:	4694      	mov	ip, r2
 80034f0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80034f4:	42a1      	cmp	r1, r4
 80034f6:	eb06 070c 	add.w	r7, r6, ip
 80034fa:	dc02      	bgt.n	8003502 <__ieee754_sqrt+0xde>
 80034fc:	d112      	bne.n	8003524 <__ieee754_sqrt+0x100>
 80034fe:	429f      	cmp	r7, r3
 8003500:	d810      	bhi.n	8003524 <__ieee754_sqrt+0x100>
 8003502:	2f00      	cmp	r7, #0
 8003504:	eb07 0c06 	add.w	ip, r7, r6
 8003508:	da34      	bge.n	8003574 <__ieee754_sqrt+0x150>
 800350a:	f1bc 0f00 	cmp.w	ip, #0
 800350e:	db31      	blt.n	8003574 <__ieee754_sqrt+0x150>
 8003510:	f104 0801 	add.w	r8, r4, #1
 8003514:	1b09      	subs	r1, r1, r4
 8003516:	4644      	mov	r4, r8
 8003518:	429f      	cmp	r7, r3
 800351a:	bf88      	it	hi
 800351c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8003520:	1bdb      	subs	r3, r3, r7
 8003522:	4432      	add	r2, r6
 8003524:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8003528:	f1be 0e01 	subs.w	lr, lr, #1
 800352c:	4439      	add	r1, r7
 800352e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003532:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003536:	d1dd      	bne.n	80034f4 <__ieee754_sqrt+0xd0>
 8003538:	430b      	orrs	r3, r1
 800353a:	d006      	beq.n	800354a <__ieee754_sqrt+0x126>
 800353c:	1c54      	adds	r4, r2, #1
 800353e:	bf0b      	itete	eq
 8003540:	4672      	moveq	r2, lr
 8003542:	3201      	addne	r2, #1
 8003544:	3501      	addeq	r5, #1
 8003546:	f022 0201 	bicne.w	r2, r2, #1
 800354a:	106b      	asrs	r3, r5, #1
 800354c:	0852      	lsrs	r2, r2, #1
 800354e:	07e9      	lsls	r1, r5, #31
 8003550:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8003554:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8003558:	bf48      	it	mi
 800355a:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800355e:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8003562:	4616      	mov	r6, r2
 8003564:	e777      	b.n	8003456 <__ieee754_sqrt+0x32>
 8003566:	0adc      	lsrs	r4, r3, #11
 8003568:	3a15      	subs	r2, #21
 800356a:	055b      	lsls	r3, r3, #21
 800356c:	e78a      	b.n	8003484 <__ieee754_sqrt+0x60>
 800356e:	0064      	lsls	r4, r4, #1
 8003570:	3101      	adds	r1, #1
 8003572:	e78a      	b.n	800348a <__ieee754_sqrt+0x66>
 8003574:	46a0      	mov	r8, r4
 8003576:	e7cd      	b.n	8003514 <__ieee754_sqrt+0xf0>
 8003578:	7ff00000 	.word	0x7ff00000

0800357c <fabs>:
 800357c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003580:	4770      	bx	lr

08003582 <finite>:
 8003582:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8003586:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800358a:	0fc0      	lsrs	r0, r0, #31
 800358c:	4770      	bx	lr

0800358e <matherr>:
 800358e:	2000      	movs	r0, #0
 8003590:	4770      	bx	lr
	...

08003594 <nan>:
 8003594:	2000      	movs	r0, #0
 8003596:	4901      	ldr	r1, [pc, #4]	; (800359c <nan+0x8>)
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	7ff80000 	.word	0x7ff80000

080035a0 <rint>:
 80035a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035a2:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 80035a6:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 80035aa:	2f13      	cmp	r7, #19
 80035ac:	4602      	mov	r2, r0
 80035ae:	460b      	mov	r3, r1
 80035b0:	4684      	mov	ip, r0
 80035b2:	460c      	mov	r4, r1
 80035b4:	4605      	mov	r5, r0
 80035b6:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80035ba:	dc56      	bgt.n	800366a <rint+0xca>
 80035bc:	2f00      	cmp	r7, #0
 80035be:	da29      	bge.n	8003614 <rint+0x74>
 80035c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80035c4:	4301      	orrs	r1, r0
 80035c6:	d021      	beq.n	800360c <rint+0x6c>
 80035c8:	f3c3 0513 	ubfx	r5, r3, #0, #20
 80035cc:	4305      	orrs	r5, r0
 80035ce:	426b      	negs	r3, r5
 80035d0:	432b      	orrs	r3, r5
 80035d2:	0b1b      	lsrs	r3, r3, #12
 80035d4:	0c64      	lsrs	r4, r4, #17
 80035d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035da:	0464      	lsls	r4, r4, #17
 80035dc:	ea43 0104 	orr.w	r1, r3, r4
 80035e0:	4b31      	ldr	r3, [pc, #196]	; (80036a8 <rint+0x108>)
 80035e2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80035e6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80035ea:	4622      	mov	r2, r4
 80035ec:	462b      	mov	r3, r5
 80035ee:	f7fc fdb5 	bl	800015c <__adddf3>
 80035f2:	e9cd 0100 	strd	r0, r1, [sp]
 80035f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80035fa:	4622      	mov	r2, r4
 80035fc:	462b      	mov	r3, r5
 80035fe:	f7fc fdab 	bl	8000158 <__aeabi_dsub>
 8003602:	4602      	mov	r2, r0
 8003604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003608:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 800360c:	4610      	mov	r0, r2
 800360e:	4619      	mov	r1, r3
 8003610:	b003      	add	sp, #12
 8003612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003614:	4925      	ldr	r1, [pc, #148]	; (80036ac <rint+0x10c>)
 8003616:	4139      	asrs	r1, r7
 8003618:	ea03 0001 	and.w	r0, r3, r1
 800361c:	4310      	orrs	r0, r2
 800361e:	d0f5      	beq.n	800360c <rint+0x6c>
 8003620:	084b      	lsrs	r3, r1, #1
 8003622:	ea04 0203 	and.w	r2, r4, r3
 8003626:	ea52 050c 	orrs.w	r5, r2, ip
 800362a:	d00a      	beq.n	8003642 <rint+0xa2>
 800362c:	ea24 0303 	bic.w	r3, r4, r3
 8003630:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8003634:	2f13      	cmp	r7, #19
 8003636:	bf0c      	ite	eq
 8003638:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800363c:	2500      	movne	r5, #0
 800363e:	413c      	asrs	r4, r7
 8003640:	431c      	orrs	r4, r3
 8003642:	4b19      	ldr	r3, [pc, #100]	; (80036a8 <rint+0x108>)
 8003644:	4621      	mov	r1, r4
 8003646:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800364a:	4628      	mov	r0, r5
 800364c:	e9d6 4500 	ldrd	r4, r5, [r6]
 8003650:	4622      	mov	r2, r4
 8003652:	462b      	mov	r3, r5
 8003654:	f7fc fd82 	bl	800015c <__adddf3>
 8003658:	e9cd 0100 	strd	r0, r1, [sp]
 800365c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003660:	4622      	mov	r2, r4
 8003662:	462b      	mov	r3, r5
 8003664:	f7fc fd78 	bl	8000158 <__aeabi_dsub>
 8003668:	e006      	b.n	8003678 <rint+0xd8>
 800366a:	2f33      	cmp	r7, #51	; 0x33
 800366c:	dd07      	ble.n	800367e <rint+0xde>
 800366e:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8003672:	d1cb      	bne.n	800360c <rint+0x6c>
 8003674:	f7fc fd72 	bl	800015c <__adddf3>
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	e7c6      	b.n	800360c <rint+0x6c>
 800367e:	f04f 31ff 	mov.w	r1, #4294967295
 8003682:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 8003686:	fa21 f10e 	lsr.w	r1, r1, lr
 800368a:	4208      	tst	r0, r1
 800368c:	d0be      	beq.n	800360c <rint+0x6c>
 800368e:	084b      	lsrs	r3, r1, #1
 8003690:	4218      	tst	r0, r3
 8003692:	bf1f      	itttt	ne
 8003694:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8003698:	ea20 0303 	bicne.w	r3, r0, r3
 800369c:	fa45 fe0e 	asrne.w	lr, r5, lr
 80036a0:	ea4e 0503 	orrne.w	r5, lr, r3
 80036a4:	e7cd      	b.n	8003642 <rint+0xa2>
 80036a6:	bf00      	nop
 80036a8:	080042c0 	.word	0x080042c0
 80036ac:	000fffff 	.word	0x000fffff

080036b0 <scalbn>:
 80036b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b2:	4616      	mov	r6, r2
 80036b4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80036b8:	4604      	mov	r4, r0
 80036ba:	460d      	mov	r5, r1
 80036bc:	460b      	mov	r3, r1
 80036be:	b98a      	cbnz	r2, 80036e4 <scalbn+0x34>
 80036c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80036c4:	4303      	orrs	r3, r0
 80036c6:	d035      	beq.n	8003734 <scalbn+0x84>
 80036c8:	2200      	movs	r2, #0
 80036ca:	4b2d      	ldr	r3, [pc, #180]	; (8003780 <scalbn+0xd0>)
 80036cc:	f7fc fef8 	bl	80004c0 <__aeabi_dmul>
 80036d0:	4a2c      	ldr	r2, [pc, #176]	; (8003784 <scalbn+0xd4>)
 80036d2:	4604      	mov	r4, r0
 80036d4:	4296      	cmp	r6, r2
 80036d6:	460d      	mov	r5, r1
 80036d8:	460b      	mov	r3, r1
 80036da:	da0e      	bge.n	80036fa <scalbn+0x4a>
 80036dc:	a324      	add	r3, pc, #144	; (adr r3, 8003770 <scalbn+0xc0>)
 80036de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e2:	e01c      	b.n	800371e <scalbn+0x6e>
 80036e4:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80036e8:	42ba      	cmp	r2, r7
 80036ea:	d109      	bne.n	8003700 <scalbn+0x50>
 80036ec:	4602      	mov	r2, r0
 80036ee:	460b      	mov	r3, r1
 80036f0:	f7fc fd34 	bl	800015c <__adddf3>
 80036f4:	4604      	mov	r4, r0
 80036f6:	460d      	mov	r5, r1
 80036f8:	e01c      	b.n	8003734 <scalbn+0x84>
 80036fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80036fe:	3a36      	subs	r2, #54	; 0x36
 8003700:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003704:	4432      	add	r2, r6
 8003706:	428a      	cmp	r2, r1
 8003708:	dd0c      	ble.n	8003724 <scalbn+0x74>
 800370a:	4622      	mov	r2, r4
 800370c:	462b      	mov	r3, r5
 800370e:	a11a      	add	r1, pc, #104	; (adr r1, 8003778 <scalbn+0xc8>)
 8003710:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003714:	f000 f83a 	bl	800378c <copysign>
 8003718:	a317      	add	r3, pc, #92	; (adr r3, 8003778 <scalbn+0xc8>)
 800371a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371e:	f7fc fecf 	bl	80004c0 <__aeabi_dmul>
 8003722:	e7e7      	b.n	80036f4 <scalbn+0x44>
 8003724:	2a00      	cmp	r2, #0
 8003726:	dd08      	ble.n	800373a <scalbn+0x8a>
 8003728:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800372c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003730:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003734:	4620      	mov	r0, r4
 8003736:	4629      	mov	r1, r5
 8003738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800373a:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800373e:	da0b      	bge.n	8003758 <scalbn+0xa8>
 8003740:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003744:	429e      	cmp	r6, r3
 8003746:	4622      	mov	r2, r4
 8003748:	462b      	mov	r3, r5
 800374a:	dce0      	bgt.n	800370e <scalbn+0x5e>
 800374c:	a108      	add	r1, pc, #32	; (adr r1, 8003770 <scalbn+0xc0>)
 800374e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003752:	f000 f81b 	bl	800378c <copysign>
 8003756:	e7c1      	b.n	80036dc <scalbn+0x2c>
 8003758:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800375c:	3236      	adds	r2, #54	; 0x36
 800375e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003762:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003766:	4620      	mov	r0, r4
 8003768:	4629      	mov	r1, r5
 800376a:	2200      	movs	r2, #0
 800376c:	4b06      	ldr	r3, [pc, #24]	; (8003788 <scalbn+0xd8>)
 800376e:	e7d6      	b.n	800371e <scalbn+0x6e>
 8003770:	c2f8f359 	.word	0xc2f8f359
 8003774:	01a56e1f 	.word	0x01a56e1f
 8003778:	8800759c 	.word	0x8800759c
 800377c:	7e37e43c 	.word	0x7e37e43c
 8003780:	43500000 	.word	0x43500000
 8003784:	ffff3cb0 	.word	0xffff3cb0
 8003788:	3c900000 	.word	0x3c900000

0800378c <copysign>:
 800378c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8003790:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003794:	ea42 0103 	orr.w	r1, r2, r3
 8003798:	4770      	bx	lr
	...

0800379c <__errno>:
 800379c:	4b01      	ldr	r3, [pc, #4]	; (80037a4 <__errno+0x8>)
 800379e:	6818      	ldr	r0, [r3, #0]
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	20000018 	.word	0x20000018

080037a8 <_init>:
 80037a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037aa:	bf00      	nop
 80037ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ae:	bc08      	pop	{r3}
 80037b0:	469e      	mov	lr, r3
 80037b2:	4770      	bx	lr

080037b4 <_fini>:
 80037b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b6:	bf00      	nop
 80037b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ba:	bc08      	pop	{r3}
 80037bc:	469e      	mov	lr, r3
 80037be:	4770      	bx	lr
