// Seed: 1795966255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input wor id_2,
    output logic id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    output tri0 id_7
);
  wand id_9;
  always @* begin
    #0;
    if (id_9) id_3 <= 1;
  end
  module_0(
      id_9, id_9, id_9, id_9, id_9
  );
  tri0 id_10;
  assign id_7  = id_4;
  assign id_10 = id_2;
  wand id_11 = id_10;
  assign id_9 = ~1'b0;
  always @(posedge 1'b0) begin
    fork
      id_0 <= ~&id_2;
    join_none
  end
endmodule
