1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/LogicPackedArray/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/LogicPackedArray/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/LogicPackedArray/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:1:30, endln:1:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.c), line:1:36, endln:1:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.d), line:1:39, endln:1:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.x), line:2:26, endln:2:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:2:4, endln:9:12
      |vpiRange:
      \_range: , line:2:10, endln:2:15
        |vpiParent:
        \_logic_typespec: , line:2:4, endln:9:12
        |vpiLeftRange:
        \_constant: , line:2:11, endln:2:12
          |vpiParent:
          \_range: , line:2:10, endln:2:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:10, endln:2:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:15, endln:2:20
        |vpiParent:
        \_logic_typespec: , line:2:4, endln:9:12
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:20, endln:2:25
        |vpiParent:
        \_logic_typespec: , line:2:4, endln:9:12
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:30, endln:1:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a.a), line:1:30, endln:1:31
      |vpiParent:
      \_port: (a), line:1:30, endln:1:31
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:30, endln:1:31
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:29
      |vpiRange:
      \_range: , line:1:24, endln:1:29
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:29
        |vpiLeftRange:
        \_constant: , line:1:25, endln:1:26
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (b), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b.b), line:1:33, endln:1:34
      |vpiParent:
      \_port: (b), line:1:33, endln:1:34
      |vpiName:b
      |vpiFullName:work@top.b.b
      |vpiActual:
      \_logic_net: (work@top.b), line:1:33, endln:1:34
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:29
      |vpiRange:
      \_range: , line:1:24, endln:1:29
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:29
        |vpiLeftRange:
        \_constant: , line:1:25, endln:1:26
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (c), line:1:36, endln:1:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:c
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.c.c), line:1:36, endln:1:37
      |vpiParent:
      \_port: (c), line:1:36, endln:1:37
      |vpiName:c
      |vpiFullName:work@top.c.c
      |vpiActual:
      \_logic_net: (work@top.c), line:1:36, endln:1:37
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:29
      |vpiRange:
      \_range: , line:1:24, endln:1:29
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:29
        |vpiLeftRange:
        \_constant: , line:1:25, endln:1:26
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (d), line:1:39, endln:1:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:d
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.d.d), line:1:39, endln:1:40
      |vpiParent:
      \_port: (d), line:1:39, endln:1:40
      |vpiName:d
      |vpiFullName:work@top.d.d
      |vpiActual:
      \_logic_net: (work@top.d), line:1:39, endln:1:40
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:29
      |vpiRange:
      \_range: , line:1:24, endln:1:29
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:29
        |vpiLeftRange:
        \_constant: , line:1:25, endln:1:26
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:16:4, endln:21:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiStmt:
    \_begin: (work@top), line:16:16, endln:21:7
      |vpiParent:
      \_always: , line:16:4, endln:21:7
      |vpiFullName:work@top
      |vpiStmt:
      \_immediate_assert: , line:17:7, endln:17:22
        |vpiParent:
        \_begin: (work@top), line:16:16, endln:21:7
        |vpiExpr:
        \_operation: , line:17:14, endln:17:20
          |vpiParent:
          \_immediate_assert: , line:17:7, endln:17:22
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.a), line:17:14, endln:17:15
            |vpiParent:
            \_operation: , line:17:14, endln:17:20
            |vpiName:a
            |vpiFullName:work@top.a
            |vpiActual:
            \_logic_net: (work@top.a), line:1:30, endln:1:31
          |vpiOperand:
          \_constant: , line:17:19, endln:17:20
            |vpiParent:
            \_operation: , line:17:14, endln:17:20
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
      |vpiStmt:
      \_immediate_assert: , line:18:7, endln:18:23
        |vpiParent:
        \_begin: (work@top), line:16:16, endln:21:7
        |vpiExpr:
        \_operation: , line:18:14, endln:18:21
          |vpiParent:
          \_immediate_assert: , line:18:7, endln:18:23
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.b), line:18:14, endln:18:15
            |vpiParent:
            \_operation: , line:18:14, endln:18:21
            |vpiName:b
            |vpiFullName:work@top.b
            |vpiActual:
            \_logic_net: (work@top.b), line:1:33, endln:1:34
          |vpiOperand:
          \_constant: , line:18:19, endln:18:21
            |vpiParent:
            \_operation: , line:18:14, endln:18:21
            |vpiDecompile:14
            |vpiSize:64
            |UINT:14
            |vpiConstType:9
      |vpiStmt:
      \_immediate_assert: , line:19:7, endln:19:22
        |vpiParent:
        \_begin: (work@top), line:16:16, endln:21:7
        |vpiExpr:
        \_operation: , line:19:14, endln:19:20
          |vpiParent:
          \_immediate_assert: , line:19:7, endln:19:22
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.c), line:19:14, endln:19:15
            |vpiParent:
            \_operation: , line:19:14, endln:19:20
            |vpiName:c
            |vpiFullName:work@top.c
            |vpiActual:
            \_logic_net: (work@top.c), line:1:36, endln:1:37
          |vpiOperand:
          \_constant: , line:19:19, endln:19:20
            |vpiParent:
            \_operation: , line:19:14, endln:19:20
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
      |vpiStmt:
      \_immediate_assert: , line:20:7, endln:20:22
        |vpiParent:
        \_begin: (work@top), line:16:16, endln:21:7
        |vpiExpr:
        \_operation: , line:20:14, endln:20:20
          |vpiParent:
          \_immediate_assert: , line:20:7, endln:20:22
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.d), line:20:14, endln:20:15
            |vpiParent:
            \_operation: , line:20:14, endln:20:20
            |vpiName:d
            |vpiFullName:work@top.d
            |vpiActual:
            \_logic_net: (work@top.d), line:1:39, endln:1:40
          |vpiOperand:
          \_constant: , line:20:19, endln:20:20
            |vpiParent:
            \_operation: , line:20:14, endln:20:20
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiConstType:9
    |vpiAlwaysType:2
  |vpiContAssign:
  \_cont_assign: , line:11:11, endln:11:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiRhs:
    \_var_select: (work@top.x), line:11:15, endln:11:22
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:22
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiIndex:
      \_constant: , line:11:17, endln:11:18
        |vpiParent:
        \_var_select: (work@top.x), line:11:15, endln:11:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:11:20, endln:11:21
        |vpiParent:
        \_var_select: (work@top.x), line:11:15, endln:11:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.a), line:11:11, endln:11:12
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:22
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:30, endln:1:31
  |vpiContAssign:
  \_cont_assign: , line:12:11, endln:12:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiRhs:
    \_var_select: (work@top.x), line:12:15, endln:12:22
      |vpiParent:
      \_cont_assign: , line:12:11, endln:12:22
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiIndex:
      \_constant: , line:12:17, endln:12:18
        |vpiParent:
        \_var_select: (work@top.x), line:12:15, endln:12:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:12:20, endln:12:21
        |vpiParent:
        \_var_select: (work@top.x), line:12:15, endln:12:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.b), line:12:11, endln:12:12
      |vpiParent:
      \_cont_assign: , line:12:11, endln:12:22
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:1:33, endln:1:34
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiRhs:
    \_var_select: (work@top.x), line:13:15, endln:13:22
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:22
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiIndex:
      \_constant: , line:13:17, endln:13:18
        |vpiParent:
        \_var_select: (work@top.x), line:13:15, endln:13:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:13:20, endln:13:21
        |vpiParent:
        \_var_select: (work@top.x), line:13:15, endln:13:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.c), line:13:11, endln:13:12
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:22
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (work@top.c), line:1:36, endln:1:37
  |vpiContAssign:
  \_cont_assign: , line:14:11, endln:14:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiRhs:
    \_var_select: (work@top.x), line:14:15, endln:14:22
      |vpiParent:
      \_cont_assign: , line:14:11, endln:14:22
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiIndex:
      \_constant: , line:14:17, endln:14:18
        |vpiParent:
        \_var_select: (work@top.x), line:14:15, endln:14:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:14:20, endln:14:21
        |vpiParent:
        \_var_select: (work@top.x), line:14:15, endln:14:22
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.d), line:14:11, endln:14:12
      |vpiParent:
      \_cont_assign: , line:14:11, endln:14:22
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (work@top.d), line:1:39, endln:1:40
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.x), line:2:26, endln:9:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:2:4, endln:2:25
      |vpiParent:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiRange:
      \_range: , line:2:10, endln:2:15
        |vpiParent:
        \_logic_typespec: , line:2:4, endln:2:25
        |vpiLeftRange:
        \_constant: , line:2:11, endln:2:12
          |vpiParent:
          \_range: , line:2:10, endln:2:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:10, endln:2:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:15, endln:2:20
        |vpiParent:
        \_logic_typespec: , line:2:4, endln:2:25
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:20, endln:2:25
        |vpiParent:
        \_logic_typespec: , line:2:4, endln:2:25
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:2:30, endln:9:12
      |vpiParent:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiOpType:75
      |vpiOperand:
      \_operation: , line:3:11, endln:5:20
        |vpiParent:
        \_operation: , line:2:30, endln:9:12
        |vpiOpType:75
        |vpiOperand:
        \_operation: , line:3:13, endln:3:26
          |vpiParent:
          \_operation: , line:3:11, endln:5:20
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:3:15, endln:3:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:3:18, endln:3:19
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:3:21, endln:3:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:3:24, endln:3:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:4:6, endln:4:19
          |vpiParent:
          \_operation: , line:3:11, endln:5:20
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:4:8, endln:4:9
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:4:11, endln:4:12
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:4:14, endln:4:15
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:4:17, endln:4:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:5:6, endln:5:19
          |vpiParent:
          \_operation: , line:3:11, endln:5:20
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:5:8, endln:5:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:5:11, endln:5:12
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:5:14, endln:5:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:5:17, endln:5:18
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiOperand:
      \_operation: , line:6:11, endln:8:20
        |vpiParent:
        \_operation: , line:2:30, endln:9:12
        |vpiOpType:75
        |vpiOperand:
        \_operation: , line:6:13, endln:6:26
          |vpiParent:
          \_operation: , line:6:11, endln:8:20
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:6:15, endln:6:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:6:18, endln:6:19
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:6:21, endln:6:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:6:24, endln:6:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:7:6, endln:7:19
          |vpiParent:
          \_operation: , line:6:11, endln:8:20
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:7:8, endln:7:9
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:7:11, endln:7:12
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:7:14, endln:7:15
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:7:17, endln:7:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:8:6, endln:8:19
          |vpiParent:
          \_operation: , line:6:11, endln:8:20
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:8:8, endln:8:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:8:11, endln:8:12
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:8:14, endln:8:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:8:17, endln:8:18
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
    |vpiRange:
    \_range: , line:2:10, endln:2:15
      |vpiParent:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiLeftRange:
      \_constant: , line:2:11, endln:2:12
        |vpiParent:
        \_range: , line:2:10, endln:2:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:13, endln:2:14
        |vpiParent:
        \_range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:2:15, endln:2:20
      |vpiParent:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiLeftRange:
      \_constant: , line:2:16, endln:2:17
        |vpiParent:
        \_range: , line:2:15, endln:2:20
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:18, endln:2:19
        |vpiParent:
        \_range: , line:2:15, endln:2:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:2:20, endln:2:25
      |vpiParent:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiLeftRange:
      \_constant: , line:2:21, endln:2:22
        |vpiParent:
        \_range: , line:2:20, endln:2:25
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:23, endln:2:24
        |vpiParent:
        \_range: , line:2:20, endln:2:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.a), line:1:30, endln:1:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:29
      |vpiRange:
      \_range: , line:1:24, endln:1:29
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:29
        |vpiLeftRange:
        \_constant: , line:1:25, endln:1:26
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:29
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.c), line:1:36, endln:1:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:29
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.d), line:1:39, endln:1:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:29
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:30, endln:1:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:1:30, endln:1:31
      |vpiParent:
      \_port: (a), line:1:30, endln:1:31
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:30, endln:1:31
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:29
      |vpiRange:
      \_range: , line:1:24, endln:1:29
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:29
        |vpiLeftRange:
        \_constant: , line:1:25, endln:1:26
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:24, endln:1:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
  |vpiPort:
  \_port: (b), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b), line:1:33, endln:1:34
      |vpiParent:
      \_port: (b), line:1:33, endln:1:34
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:1:33, endln:1:34
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:29
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
  |vpiPort:
  \_port: (c), line:1:36, endln:1:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:c
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.c), line:1:36, endln:1:37
      |vpiParent:
      \_port: (c), line:1:36, endln:1:37
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (work@top.c), line:1:36, endln:1:37
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:29
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
  |vpiPort:
  \_port: (d), line:1:39, endln:1:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiName:d
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.d), line:1:39, endln:1:40
      |vpiParent:
      \_port: (d), line:1:39, endln:1:40
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (work@top.d), line:1:39, endln:1:40
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:29
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
  |vpiProcess:
  \_always: , line:16:4, endln:21:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiStmt:
    \_begin: (work@top), line:16:16, endln:21:7
      |vpiParent:
      \_always: , line:16:4, endln:21:7
      |vpiFullName:work@top
      |vpiStmt:
      \_immediate_assert: , line:17:7, endln:17:22
        |vpiParent:
        \_begin: (work@top), line:16:16, endln:21:7
        |vpiExpr:
        \_operation: , line:17:14, endln:17:20
          |vpiParent:
          \_immediate_assert: , line:17:7, endln:17:22
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.a), line:17:14, endln:17:15
            |vpiParent:
            \_operation: , line:17:14, endln:17:20
            |vpiName:a
            |vpiFullName:work@top.a
            |vpiActual:
            \_logic_net: (work@top.a), line:1:30, endln:1:31
          |vpiOperand:
          \_constant: , line:17:19, endln:17:20
      |vpiStmt:
      \_immediate_assert: , line:18:7, endln:18:23
        |vpiParent:
        \_begin: (work@top), line:16:16, endln:21:7
        |vpiExpr:
        \_operation: , line:18:14, endln:18:21
          |vpiParent:
          \_immediate_assert: , line:18:7, endln:18:23
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.b), line:18:14, endln:18:15
            |vpiParent:
            \_operation: , line:18:14, endln:18:21
            |vpiName:b
            |vpiFullName:work@top.b
            |vpiActual:
            \_logic_net: (work@top.b), line:1:33, endln:1:34
          |vpiOperand:
          \_constant: , line:18:19, endln:18:21
      |vpiStmt:
      \_immediate_assert: , line:19:7, endln:19:22
        |vpiParent:
        \_begin: (work@top), line:16:16, endln:21:7
        |vpiExpr:
        \_operation: , line:19:14, endln:19:20
          |vpiParent:
          \_immediate_assert: , line:19:7, endln:19:22
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.c), line:19:14, endln:19:15
            |vpiParent:
            \_operation: , line:19:14, endln:19:20
            |vpiName:c
            |vpiFullName:work@top.c
            |vpiActual:
            \_logic_net: (work@top.c), line:1:36, endln:1:37
          |vpiOperand:
          \_constant: , line:19:19, endln:19:20
      |vpiStmt:
      \_immediate_assert: , line:20:7, endln:20:22
        |vpiParent:
        \_begin: (work@top), line:16:16, endln:21:7
        |vpiExpr:
        \_operation: , line:20:14, endln:20:20
          |vpiParent:
          \_immediate_assert: , line:20:7, endln:20:22
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.d), line:20:14, endln:20:15
            |vpiParent:
            \_operation: , line:20:14, endln:20:20
            |vpiName:d
            |vpiFullName:work@top.d
            |vpiActual:
            \_logic_net: (work@top.d), line:1:39, endln:1:40
          |vpiOperand:
          \_constant: , line:20:19, endln:20:20
    |vpiAlwaysType:2
  |vpiContAssign:
  \_cont_assign: , line:11:11, endln:11:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiRhs:
    \_var_select: (work@top.x), line:11:15, endln:11:22
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:22
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiActual:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiIndex:
      \_constant: , line:11:17, endln:11:18
      |vpiIndex:
      \_constant: , line:11:20, endln:11:21
    |vpiLhs:
    \_ref_obj: (work@top.a), line:11:11, endln:11:12
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:22
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:30, endln:1:31
  |vpiContAssign:
  \_cont_assign: , line:12:11, endln:12:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiRhs:
    \_var_select: (work@top.x), line:12:15, endln:12:22
      |vpiParent:
      \_cont_assign: , line:12:11, endln:12:22
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiActual:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiIndex:
      \_constant: , line:12:17, endln:12:18
      |vpiIndex:
      \_constant: , line:12:20, endln:12:21
    |vpiLhs:
    \_ref_obj: (work@top.b), line:12:11, endln:12:12
      |vpiParent:
      \_cont_assign: , line:12:11, endln:12:22
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:1:33, endln:1:34
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiRhs:
    \_var_select: (work@top.x), line:13:15, endln:13:22
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:22
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiActual:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiIndex:
      \_constant: , line:13:17, endln:13:18
      |vpiIndex:
      \_constant: , line:13:20, endln:13:21
    |vpiLhs:
    \_ref_obj: (work@top.c), line:13:11, endln:13:12
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:22
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (work@top.c), line:1:36, endln:1:37
  |vpiContAssign:
  \_cont_assign: , line:14:11, endln:14:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LogicPackedArray/top.sv, line:1:1, endln:22:10
    |vpiRhs:
    \_var_select: (work@top.x), line:14:15, endln:14:22
      |vpiParent:
      \_cont_assign: , line:14:11, endln:14:22
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiActual:
      \_logic_var: (work@top.x), line:2:26, endln:9:12
      |vpiIndex:
      \_constant: , line:14:17, endln:14:18
      |vpiIndex:
      \_constant: , line:14:20, endln:14:21
    |vpiLhs:
    \_ref_obj: (work@top.d), line:14:11, endln:14:12
      |vpiParent:
      \_cont_assign: , line:14:11, endln:14:22
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (work@top.d), line:1:39, endln:1:40
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
    Object 'c' of type 'logic_net'
    Object 'd' of type 'logic_net'
    Object 'x' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'begin'
        Object '' of type 'immediate_assert'
          Object '' of type 'operation'
            Object 'a' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'immediate_assert'
          Object '' of type 'operation'
            Object 'b' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'immediate_assert'
          Object '' of type 'operation'
            Object 'c' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'immediate_assert'
          Object '' of type 'operation'
            Object 'd' of type 'ref_obj'
            Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'b' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'c' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'd' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'b' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'c' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'd' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'a' of type 'ref_obj'
      Object 'x' of type 'var_select'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'b' of type 'ref_obj'
      Object 'x' of type 'var_select'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'c' of type 'ref_obj'
      Object 'x' of type 'var_select'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'd' of type 'ref_obj'
      Object 'x' of type 'var_select'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'x' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'operation'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
            Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.1-22.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.30-1.31> str='\a' output logic port=1 multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.24-1.29> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.33-1.34> str='\b' output logic port=2 multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.24-1.29> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.36-1.37> str='\c' output logic port=3 multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.24-1.29> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.39-1.40> str='\d' output logic port=4 multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.24-1.29> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:2.26-9.12> str='\x' logic multirange=[ 0 4 0 3 0 2 ] multirange_swapped=[ 0 0 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> range=[23:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000010111'(32) signed range=[31:0] int=23
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/LogicPackedArray/top.sv:11.11-11.22>
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:11.11-11.12> str='\a'
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:11.15-11.22> str='\x' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
            AST_SUB <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
              AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) range=[31:0] int=12
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                AST_SUB <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
            AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) range=[31:0] int=12
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
      AST_ASSIGN <UHDM-integration-tests/tests/LogicPackedArray/top.sv:12.11-12.22>
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:12.11-12.12> str='\b'
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:12.15-12.22> str='\x' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
            AST_SUB <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
              AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) range=[31:0] int=12
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                AST_SUB <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
            AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) range=[31:0] int=12
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
      AST_ASSIGN <UHDM-integration-tests/tests/LogicPackedArray/top.sv:13.11-13.22>
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:13.11-13.12> str='\c'
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:13.15-13.22> str='\x' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
            AST_SUB <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
              AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) range=[31:0] int=12
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                AST_SUB <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
            AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) range=[31:0] int=12
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
      AST_ASSIGN <UHDM-integration-tests/tests/LogicPackedArray/top.sv:14.11-14.22>
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:14.11-14.12> str='\d'
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:14.15-14.22> str='\x' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
            AST_SUB <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
              AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) range=[31:0] int=12
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                AST_SUB <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                      AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
            AST_ADD <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) range=[31:0] int=12
              AST_MUL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
      AST_INITIAL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
        AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0>
            AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='\x'
            AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:2.30-9.12>
              AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:6.11-8.20>
                AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:8.6-8.19>
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:7.6-7.19>
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:6.13-6.26>
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:3.11-5.20>
                AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:5.6-5.19>
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:4.6-4.19>
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONCAT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:3.13-3.26>
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/LogicPackedArray/top.sv:16.4-21.7>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:16.16-21.7>
          AST_ASSERT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22>
            AST_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.14-17.20>
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.14-17.15> str='\a'
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) signed range=[31:0] int=5
          AST_ASSERT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:18.7-18.23>
            AST_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:18.14-18.21>
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:18.14-18.15> str='\b'
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001110'(32) signed range=[31:0] int=14
          AST_ASSERT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:19.7-19.22>
            AST_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:19.14-19.20>
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:19.14-19.15> str='\c'
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) signed range=[31:0] int=5
          AST_ASSERT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:20.7-20.22>
            AST_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:20.14-20.20>
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:20.14-20.15> str='\d'
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) signed range=[31:0] int=6
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(a, b, c, d);
      output [3:0] a;
      output [3:0] b;
      output [3:0] c;
      output [3:0] d;
      wire [23:0] x;
      assign a = x[((((0)*(12))+((0)*(4)))+((((0)+(1))*(4))-(1)))-((0)*(4)):((0)*(12))+((0)*(4))];
      assign b = x[((((0)*(12))+((1)*(4)))+((((1)+(1))*(4))-(1)))-((1)*(4)):((0)*(12))+((1)*(4))];
      assign c = x[((((1)*(12))+((0)*(4)))+((((0)+(1))*(4))-(1)))-((0)*(4)):((1)*(12))+((0)*(4))];
      assign d = x[((((1)*(12))+((2)*(4)))+((((2)+(1))*(4))-(1)))-((2)*(4)):((1)*(12))+((2)*(4))];
      initial
        x = {{{0, 1, 1, 0}, {1, 1, 1, 0}, {0, 1, 0, 1}}, {{0, 1, 1, 0}, {1, 1, 1, 0}, {0, 1, 0, 1}}};
      (* always_comb = 1 *)
      always @*
        begin
          /** AST_ASSERT **/
          /** AST_ASSERT **/
          /** AST_ASSERT **/
          /** AST_ASSERT **/
        end
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.1-22.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.30-1.31> str='\a' output logic basic_prep port=1 range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.24-1.29> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.33-1.34> str='\b' output logic basic_prep port=2 range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.24-1.29> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.36-1.37> str='\c' output logic basic_prep port=3 range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.24-1.29> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.39-1.40> str='\d' output logic basic_prep port=4 range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.24-1.29> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:2.26-9.12> str='\x' logic reg basic_prep range=[23:0] multirange=[ 0 4 0 3 0 2 ] multirange_swapped=[ 0 0 0 ]
        AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep range=[23:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000010111'(32) signed basic_prep range=[31:0] int=23
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/LogicPackedArray/top.sv:11.11-11.22> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:11.11-11.12> str='\a' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:11.15-11.22> str='\x' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/LogicPackedArray/top.sv:12.11-12.22> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:12.11-12.12> str='\b' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:12.15-12.22> str='\x' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep range=[7:4]
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) basic_prep range=[31:0] int=7
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
      AST_ASSIGN <UHDM-integration-tests/tests/LogicPackedArray/top.sv:13.11-13.22> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:13.11-13.12> str='\c' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:13.15-13.22> str='\x' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep range=[15:12]
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) basic_prep range=[31:0] int=12
      AST_ASSIGN <UHDM-integration-tests/tests/LogicPackedArray/top.sv:14.11-14.22> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:14.11-14.12> str='\d' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:14.15-14.22> str='\x' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep range=[23:20]
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000010111'(32) basic_prep range=[31:0] int=23
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000010100'(32) basic_prep range=[31:0] int=20
      AST_INITIAL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='\x' basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:2.30-9.12> bits='000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001'(768) basic_prep range=[767:0] int=1
      AST_ALWAYS <UHDM-integration-tests/tests/LogicPackedArray/top.sv:16.4-21.7> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:16.16-21.7> basic_prep
          AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_CHECK' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='x'(1) basic_prep range=[0:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_EN' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
          AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_CHECK' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='x'(1) basic_prep range=[0:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_EN' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
          AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_CHECK' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='x'(1) basic_prep range=[0:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_EN' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
          AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_CHECK' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='x'(1) basic_prep range=[0:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_EN' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
          AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22> basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_CHECK' basic_prep
              AST_REDUCE_BOOL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
                AST_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.14-17.20> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.14-17.15> str='\a' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) signed basic_prep range=[31:0] int=5
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_EN' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
          AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:18.7-18.23> basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_CHECK' basic_prep
              AST_REDUCE_BOOL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
                AST_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:18.14-18.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:18.14-18.15> str='\b' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000001110'(32) signed basic_prep range=[31:0] int=14
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_EN' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
          AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:19.7-19.22> basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_CHECK' basic_prep
              AST_REDUCE_BOOL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
                AST_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:19.14-19.20> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:19.14-19.15> str='\c' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) signed basic_prep range=[31:0] int=5
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_EN' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
          AST_BLOCK <UHDM-integration-tests/tests/LogicPackedArray/top.sv:20.7-20.22> basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_CHECK' basic_prep
              AST_REDUCE_BOOL <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
                AST_EQ <UHDM-integration-tests/tests/LogicPackedArray/top.sv:20.14-20.20> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:20.14-20.15> str='\d' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) signed basic_prep range=[31:0] int=6
            AST_ASSIGN_LE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_EN' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_CHECK' basic_prep range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_EN' basic_prep range=[0:0]
      AST_ASSERT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_CHECK' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_EN' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_CHECK' basic_prep range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_EN' basic_prep range=[0:0]
      AST_ASSERT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:18.7-18.23> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_CHECK' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_EN' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_CHECK' basic_prep range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_EN' basic_prep range=[0:0]
      AST_ASSERT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:19.7-19.22> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_CHECK' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_EN' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_CHECK' basic_prep range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_EN' basic_prep range=[0:0]
      AST_ASSERT <UHDM-integration-tests/tests/LogicPackedArray/top.sv:20.7-20.22> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_CHECK' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/LogicPackedArray/top.sv:0.0-0.0> str='$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_EN' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(a, b, c, d);
      output [3:0] a;
      output [3:0] b;
      output [3:0] c;
      output [3:0] d;
      reg [23:0] x;
      wire \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_CHECK ;
      wire \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_EN ;
      wire \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_CHECK ;
      wire \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_EN ;
      wire \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_CHECK ;
      wire \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_EN ;
      wire \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_CHECK ;
      wire \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_EN ;
      assign a = x[3:0];
      assign b = x[7:4];
      assign c = x[15:12];
      assign d = x[23:20];
      initial
        x = 768'b 000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001;
      (* always_comb = 1 *)
      always @*
        begin
          begin
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_CHECK  <= 1'b x;
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_EN  <= 1'b 0;
          end
          begin
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_CHECK  <= 1'b x;
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_EN  <= 1'b 0;
          end
          begin
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_CHECK  <= 1'b x;
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_EN  <= 1'b 0;
          end
          begin
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_CHECK  <= 1'b x;
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_EN  <= 1'b 0;
          end
          begin
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_CHECK  <= |((a)==(5));
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_EN  <= 1'b 1;
          end
          begin
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_CHECK  <= |((b)==(14));
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_EN  <= 1'b 1;
          end
          begin
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_CHECK  <= |((c)==(5));
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_EN  <= 1'b 1;
          end
          begin
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_CHECK  <= |((d)==(6));
            \$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_EN  <= 1'b 1;
          end
        end
      /** AST_ASSERT **/
      /** AST_ASSERT **/
      /** AST_ASSERT **/
      /** AST_ASSERT **/
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 9 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:0$22'.
Creating decoders for process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\x' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:0$22'.
No latch inferred for signal `\top.$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_CHECK' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.
No latch inferred for signal `\top.$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$1_EN' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.
No latch inferred for signal `\top.$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_CHECK' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.
No latch inferred for signal `\top.$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:18$2_EN' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.
No latch inferred for signal `\top.$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_CHECK' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.
No latch inferred for signal `\top.$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:19$3_EN' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.
No latch inferred for signal `\top.$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_CHECK' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.
No latch inferred for signal `\top.$formal$UHDM-integration-tests/tests/LogicPackedArray/top.sv:20$4_EN' from process `\top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:0$22'.
Removing empty process `top.$proc$UHDM-integration-tests/tests/LogicPackedArray/top.sv:16$5'.
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 3 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== top ===

   Number of wires:                  5
   Number of wire bits:             40
   Number of public wires:           5
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $assert                         1

2.12. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.

(* keep =  1  *)
(* top =  1  *)
(* src = "UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.1-22.10" *)
module top(a, b, c, d);
  (* src = "UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.30-1.31" *)
  output [3:0] a;
  wire [3:0] a;
  (* src = "UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.33-1.34" *)
  output [3:0] b;
  wire [3:0] b;
  (* src = "UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.36-1.37" *)
  output [3:0] c;
  wire [3:0] c;
  (* src = "UHDM-integration-tests/tests/LogicPackedArray/top.sv:1.39-1.40" *)
  output [3:0] d;
  wire [3:0] d;
  (* src = "UHDM-integration-tests/tests/LogicPackedArray/top.sv:2.26-9.12" *)
  wire [23:0] x;
  always @* if (1'h1) assert(1'h0);
  assign a = 4'h1;
  assign b = 4'h0;
  assign c = 4'h0;
  assign d = 4'h0;
  assign x = 24'h000001;
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\top'.

5. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Simulating cycle 1.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 2.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 3.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 4.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 5.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 6.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 7.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 8.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 9.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 10.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 11.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 12.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 13.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 14.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 15.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 16.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 17.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 18.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 19.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 20.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 21.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 22.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 23.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 24.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 25.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 26.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 27.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 28.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 29.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 30.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 31.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 32.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 33.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 34.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 35.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 36.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 37.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 38.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 39.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.
Simulating cycle 40.
Warning: Assert top.$assert$UHDM-integration-tests/tests/LogicPackedArray/top.sv:17$18 (UHDM-integration-tests/tests/LogicPackedArray/top.sv:17.7-17.22) failed.

Warnings: 1 unique messages, 40 total
Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
