
flying_unit_diagnostic_station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d618  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  0800d810  0800d810  0001d810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800daf0  0800daf0  00020550  2**0
                  CONTENTS
  4 .ARM          00000008  0800daf0  0800daf0  0001daf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800daf8  0800daf8  00020550  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800daf8  0800daf8  0001daf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dafc  0800dafc  0001dafc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000550  20000000  0800db00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0005e1f8  20000550  0800e050  00020550  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2005e748  0800e050  0002e748  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020550  2**0
                  CONTENTS, READONLY
 12 .debug_info   00040bbb  00000000  00000000  0002057e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005795  00000000  00000000  00061139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002b20  00000000  00000000  000668d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000028c8  00000000  00000000  000693f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cc64  00000000  00000000  0006bcb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a64a  00000000  00000000  0009891c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e88d  00000000  00000000  000c2f66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000d2  00000000  00000000  001d17f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b814  00000000  00000000  001d18c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000550 	.word	0x20000550
 8000214:	00000000 	.word	0x00000000
 8000218:	0800d7f8 	.word	0x0800d7f8

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000554 	.word	0x20000554
 8000234:	0800d7f8 	.word	0x0800d7f8

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b96e 	b.w	800052c <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	4604      	mov	r4, r0
 8000270:	468c      	mov	ip, r1
 8000272:	2b00      	cmp	r3, #0
 8000274:	f040 8083 	bne.w	800037e <__udivmoddi4+0x116>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d947      	bls.n	800030e <__udivmoddi4+0xa6>
 800027e:	fab2 f282 	clz	r2, r2
 8000282:	b142      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000284:	f1c2 0020 	rsb	r0, r2, #32
 8000288:	fa24 f000 	lsr.w	r0, r4, r0
 800028c:	4091      	lsls	r1, r2
 800028e:	4097      	lsls	r7, r2
 8000290:	ea40 0c01 	orr.w	ip, r0, r1
 8000294:	4094      	lsls	r4, r2
 8000296:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800029a:	0c23      	lsrs	r3, r4, #16
 800029c:	fbbc f6f8 	udiv	r6, ip, r8
 80002a0:	fa1f fe87 	uxth.w	lr, r7
 80002a4:	fb08 c116 	mls	r1, r8, r6, ip
 80002a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ac:	fb06 f10e 	mul.w	r1, r6, lr
 80002b0:	4299      	cmp	r1, r3
 80002b2:	d909      	bls.n	80002c8 <__udivmoddi4+0x60>
 80002b4:	18fb      	adds	r3, r7, r3
 80002b6:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ba:	f080 8119 	bcs.w	80004f0 <__udivmoddi4+0x288>
 80002be:	4299      	cmp	r1, r3
 80002c0:	f240 8116 	bls.w	80004f0 <__udivmoddi4+0x288>
 80002c4:	3e02      	subs	r6, #2
 80002c6:	443b      	add	r3, r7
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d0:	fb08 3310 	mls	r3, r8, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002dc:	45a6      	cmp	lr, r4
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x8c>
 80002e0:	193c      	adds	r4, r7, r4
 80002e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002e6:	f080 8105 	bcs.w	80004f4 <__udivmoddi4+0x28c>
 80002ea:	45a6      	cmp	lr, r4
 80002ec:	f240 8102 	bls.w	80004f4 <__udivmoddi4+0x28c>
 80002f0:	3802      	subs	r0, #2
 80002f2:	443c      	add	r4, r7
 80002f4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002f8:	eba4 040e 	sub.w	r4, r4, lr
 80002fc:	2600      	movs	r6, #0
 80002fe:	b11d      	cbz	r5, 8000308 <__udivmoddi4+0xa0>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c5 4300 	strd	r4, r3, [r5]
 8000308:	4631      	mov	r1, r6
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xaa>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	2a00      	cmp	r2, #0
 8000318:	d150      	bne.n	80003bc <__udivmoddi4+0x154>
 800031a:	1bcb      	subs	r3, r1, r7
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	fa1f f887 	uxth.w	r8, r7
 8000324:	2601      	movs	r6, #1
 8000326:	fbb3 fcfe 	udiv	ip, r3, lr
 800032a:	0c21      	lsrs	r1, r4, #16
 800032c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000330:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000334:	fb08 f30c 	mul.w	r3, r8, ip
 8000338:	428b      	cmp	r3, r1
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0xe4>
 800033c:	1879      	adds	r1, r7, r1
 800033e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0xe2>
 8000344:	428b      	cmp	r3, r1
 8000346:	f200 80e9 	bhi.w	800051c <__udivmoddi4+0x2b4>
 800034a:	4684      	mov	ip, r0
 800034c:	1ac9      	subs	r1, r1, r3
 800034e:	b2a3      	uxth	r3, r4
 8000350:	fbb1 f0fe 	udiv	r0, r1, lr
 8000354:	fb0e 1110 	mls	r1, lr, r0, r1
 8000358:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800035c:	fb08 f800 	mul.w	r8, r8, r0
 8000360:	45a0      	cmp	r8, r4
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x10c>
 8000364:	193c      	adds	r4, r7, r4
 8000366:	f100 33ff 	add.w	r3, r0, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x10a>
 800036c:	45a0      	cmp	r8, r4
 800036e:	f200 80d9 	bhi.w	8000524 <__udivmoddi4+0x2bc>
 8000372:	4618      	mov	r0, r3
 8000374:	eba4 0408 	sub.w	r4, r4, r8
 8000378:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800037c:	e7bf      	b.n	80002fe <__udivmoddi4+0x96>
 800037e:	428b      	cmp	r3, r1
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x12e>
 8000382:	2d00      	cmp	r5, #0
 8000384:	f000 80b1 	beq.w	80004ea <__udivmoddi4+0x282>
 8000388:	2600      	movs	r6, #0
 800038a:	e9c5 0100 	strd	r0, r1, [r5]
 800038e:	4630      	mov	r0, r6
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	fab3 f683 	clz	r6, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d14a      	bne.n	8000434 <__udivmoddi4+0x1cc>
 800039e:	428b      	cmp	r3, r1
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0x140>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 80b8 	bhi.w	8000518 <__udivmoddi4+0x2b0>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb61 0103 	sbc.w	r1, r1, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	468c      	mov	ip, r1
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0a8      	beq.n	8000308 <__udivmoddi4+0xa0>
 80003b6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ba:	e7a5      	b.n	8000308 <__udivmoddi4+0xa0>
 80003bc:	f1c2 0320 	rsb	r3, r2, #32
 80003c0:	fa20 f603 	lsr.w	r6, r0, r3
 80003c4:	4097      	lsls	r7, r2
 80003c6:	fa01 f002 	lsl.w	r0, r1, r2
 80003ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ce:	40d9      	lsrs	r1, r3
 80003d0:	4330      	orrs	r0, r6
 80003d2:	0c03      	lsrs	r3, r0, #16
 80003d4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	fb0e 1116 	mls	r1, lr, r6, r1
 80003e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003e4:	fb06 f108 	mul.w	r1, r6, r8
 80003e8:	4299      	cmp	r1, r3
 80003ea:	fa04 f402 	lsl.w	r4, r4, r2
 80003ee:	d909      	bls.n	8000404 <__udivmoddi4+0x19c>
 80003f0:	18fb      	adds	r3, r7, r3
 80003f2:	f106 3cff 	add.w	ip, r6, #4294967295
 80003f6:	f080 808d 	bcs.w	8000514 <__udivmoddi4+0x2ac>
 80003fa:	4299      	cmp	r1, r3
 80003fc:	f240 808a 	bls.w	8000514 <__udivmoddi4+0x2ac>
 8000400:	3e02      	subs	r6, #2
 8000402:	443b      	add	r3, r7
 8000404:	1a5b      	subs	r3, r3, r1
 8000406:	b281      	uxth	r1, r0
 8000408:	fbb3 f0fe 	udiv	r0, r3, lr
 800040c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000410:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000414:	fb00 f308 	mul.w	r3, r0, r8
 8000418:	428b      	cmp	r3, r1
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x1c4>
 800041c:	1879      	adds	r1, r7, r1
 800041e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000422:	d273      	bcs.n	800050c <__udivmoddi4+0x2a4>
 8000424:	428b      	cmp	r3, r1
 8000426:	d971      	bls.n	800050c <__udivmoddi4+0x2a4>
 8000428:	3802      	subs	r0, #2
 800042a:	4439      	add	r1, r7
 800042c:	1acb      	subs	r3, r1, r3
 800042e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000432:	e778      	b.n	8000326 <__udivmoddi4+0xbe>
 8000434:	f1c6 0c20 	rsb	ip, r6, #32
 8000438:	fa03 f406 	lsl.w	r4, r3, r6
 800043c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000440:	431c      	orrs	r4, r3
 8000442:	fa20 f70c 	lsr.w	r7, r0, ip
 8000446:	fa01 f306 	lsl.w	r3, r1, r6
 800044a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800044e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000452:	431f      	orrs	r7, r3
 8000454:	0c3b      	lsrs	r3, r7, #16
 8000456:	fbb1 f9fe 	udiv	r9, r1, lr
 800045a:	fa1f f884 	uxth.w	r8, r4
 800045e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000462:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000466:	fb09 fa08 	mul.w	sl, r9, r8
 800046a:	458a      	cmp	sl, r1
 800046c:	fa02 f206 	lsl.w	r2, r2, r6
 8000470:	fa00 f306 	lsl.w	r3, r0, r6
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x220>
 8000476:	1861      	adds	r1, r4, r1
 8000478:	f109 30ff 	add.w	r0, r9, #4294967295
 800047c:	d248      	bcs.n	8000510 <__udivmoddi4+0x2a8>
 800047e:	458a      	cmp	sl, r1
 8000480:	d946      	bls.n	8000510 <__udivmoddi4+0x2a8>
 8000482:	f1a9 0902 	sub.w	r9, r9, #2
 8000486:	4421      	add	r1, r4
 8000488:	eba1 010a 	sub.w	r1, r1, sl
 800048c:	b2bf      	uxth	r7, r7
 800048e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000492:	fb0e 1110 	mls	r1, lr, r0, r1
 8000496:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800049a:	fb00 f808 	mul.w	r8, r0, r8
 800049e:	45b8      	cmp	r8, r7
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x24a>
 80004a2:	19e7      	adds	r7, r4, r7
 80004a4:	f100 31ff 	add.w	r1, r0, #4294967295
 80004a8:	d22e      	bcs.n	8000508 <__udivmoddi4+0x2a0>
 80004aa:	45b8      	cmp	r8, r7
 80004ac:	d92c      	bls.n	8000508 <__udivmoddi4+0x2a0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4427      	add	r7, r4
 80004b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004b6:	eba7 0708 	sub.w	r7, r7, r8
 80004ba:	fba0 8902 	umull	r8, r9, r0, r2
 80004be:	454f      	cmp	r7, r9
 80004c0:	46c6      	mov	lr, r8
 80004c2:	4649      	mov	r1, r9
 80004c4:	d31a      	bcc.n	80004fc <__udivmoddi4+0x294>
 80004c6:	d017      	beq.n	80004f8 <__udivmoddi4+0x290>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x27a>
 80004ca:	ebb3 020e 	subs.w	r2, r3, lr
 80004ce:	eb67 0701 	sbc.w	r7, r7, r1
 80004d2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004d6:	40f2      	lsrs	r2, r6
 80004d8:	ea4c 0202 	orr.w	r2, ip, r2
 80004dc:	40f7      	lsrs	r7, r6
 80004de:	e9c5 2700 	strd	r2, r7, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	462e      	mov	r6, r5
 80004ec:	4628      	mov	r0, r5
 80004ee:	e70b      	b.n	8000308 <__udivmoddi4+0xa0>
 80004f0:	4606      	mov	r6, r0
 80004f2:	e6e9      	b.n	80002c8 <__udivmoddi4+0x60>
 80004f4:	4618      	mov	r0, r3
 80004f6:	e6fd      	b.n	80002f4 <__udivmoddi4+0x8c>
 80004f8:	4543      	cmp	r3, r8
 80004fa:	d2e5      	bcs.n	80004c8 <__udivmoddi4+0x260>
 80004fc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000500:	eb69 0104 	sbc.w	r1, r9, r4
 8000504:	3801      	subs	r0, #1
 8000506:	e7df      	b.n	80004c8 <__udivmoddi4+0x260>
 8000508:	4608      	mov	r0, r1
 800050a:	e7d2      	b.n	80004b2 <__udivmoddi4+0x24a>
 800050c:	4660      	mov	r0, ip
 800050e:	e78d      	b.n	800042c <__udivmoddi4+0x1c4>
 8000510:	4681      	mov	r9, r0
 8000512:	e7b9      	b.n	8000488 <__udivmoddi4+0x220>
 8000514:	4666      	mov	r6, ip
 8000516:	e775      	b.n	8000404 <__udivmoddi4+0x19c>
 8000518:	4630      	mov	r0, r6
 800051a:	e74a      	b.n	80003b2 <__udivmoddi4+0x14a>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	4439      	add	r1, r7
 8000522:	e713      	b.n	800034c <__udivmoddi4+0xe4>
 8000524:	3802      	subs	r0, #2
 8000526:	443c      	add	r4, r7
 8000528:	e724      	b.n	8000374 <__udivmoddi4+0x10c>
 800052a:	bf00      	nop

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000534:	4b0d      	ldr	r3, [pc, #52]	; (800056c <MX_CRC_Init+0x3c>)
 8000536:	4a0e      	ldr	r2, [pc, #56]	; (8000570 <MX_CRC_Init+0x40>)
 8000538:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800053a:	4b0c      	ldr	r3, [pc, #48]	; (800056c <MX_CRC_Init+0x3c>)
 800053c:	2200      	movs	r2, #0
 800053e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000540:	4b0a      	ldr	r3, [pc, #40]	; (800056c <MX_CRC_Init+0x3c>)
 8000542:	2200      	movs	r2, #0
 8000544:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000546:	4b09      	ldr	r3, [pc, #36]	; (800056c <MX_CRC_Init+0x3c>)
 8000548:	2200      	movs	r2, #0
 800054a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800054c:	4b07      	ldr	r3, [pc, #28]	; (800056c <MX_CRC_Init+0x3c>)
 800054e:	2200      	movs	r2, #0
 8000550:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000552:	4b06      	ldr	r3, [pc, #24]	; (800056c <MX_CRC_Init+0x3c>)
 8000554:	2201      	movs	r2, #1
 8000556:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000558:	4804      	ldr	r0, [pc, #16]	; (800056c <MX_CRC_Init+0x3c>)
 800055a:	f005 fc37 	bl	8005dcc <HAL_CRC_Init>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000564:	f000 fbd0 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000568:	bf00      	nop
 800056a:	bd80      	pop	{r7, pc}
 800056c:	2000064c 	.word	0x2000064c
 8000570:	40023000 	.word	0x40023000

08000574 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000574:	b480      	push	{r7}
 8000576:	b085      	sub	sp, #20
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a0a      	ldr	r2, [pc, #40]	; (80005ac <HAL_CRC_MspInit+0x38>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d10b      	bne.n	800059e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000586:	4b0a      	ldr	r3, [pc, #40]	; (80005b0 <HAL_CRC_MspInit+0x3c>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	4a09      	ldr	r2, [pc, #36]	; (80005b0 <HAL_CRC_MspInit+0x3c>)
 800058c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000590:	6313      	str	r3, [r2, #48]	; 0x30
 8000592:	4b07      	ldr	r3, [pc, #28]	; (80005b0 <HAL_CRC_MspInit+0x3c>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000596:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40023000 	.word	0x40023000
 80005b0:	40023800 	.word	0x40023800

080005b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005ba:	4b16      	ldr	r3, [pc, #88]	; (8000614 <MX_DMA_Init+0x60>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	4a15      	ldr	r2, [pc, #84]	; (8000614 <MX_DMA_Init+0x60>)
 80005c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005c4:	6313      	str	r3, [r2, #48]	; 0x30
 80005c6:	4b13      	ldr	r3, [pc, #76]	; (8000614 <MX_DMA_Init+0x60>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005ce:	607b      	str	r3, [r7, #4]
 80005d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005d2:	4b10      	ldr	r3, [pc, #64]	; (8000614 <MX_DMA_Init+0x60>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a0f      	ldr	r2, [pc, #60]	; (8000614 <MX_DMA_Init+0x60>)
 80005d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b0d      	ldr	r3, [pc, #52]	; (8000614 <MX_DMA_Init+0x60>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005e6:	603b      	str	r3, [r7, #0]
 80005e8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2100      	movs	r1, #0
 80005ee:	200f      	movs	r0, #15
 80005f0:	f005 fba7 	bl	8005d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80005f4:	200f      	movs	r0, #15
 80005f6:	f005 fbc0 	bl	8005d7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2100      	movs	r1, #0
 80005fe:	2038      	movs	r0, #56	; 0x38
 8000600:	f005 fb9f 	bl	8005d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000604:	2038      	movs	r0, #56	; 0x38
 8000606:	f005 fbb8 	bl	8005d7a <HAL_NVIC_EnableIRQ>

}
 800060a:	bf00      	nop
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40023800 	.word	0x40023800

08000618 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08c      	sub	sp, #48	; 0x30
 800061c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	f107 031c 	add.w	r3, r7, #28
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b60      	ldr	r3, [pc, #384]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a5f      	ldr	r2, [pc, #380]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b5d      	ldr	r3, [pc, #372]	; (80007b0 <MX_GPIO_Init+0x198>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	61bb      	str	r3, [r7, #24]
 8000644:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000646:	4b5a      	ldr	r3, [pc, #360]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	4a59      	ldr	r2, [pc, #356]	; (80007b0 <MX_GPIO_Init+0x198>)
 800064c:	f043 0320 	orr.w	r3, r3, #32
 8000650:	6313      	str	r3, [r2, #48]	; 0x30
 8000652:	4b57      	ldr	r3, [pc, #348]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	f003 0320 	and.w	r3, r3, #32
 800065a:	617b      	str	r3, [r7, #20]
 800065c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800065e:	4b54      	ldr	r3, [pc, #336]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	4a53      	ldr	r2, [pc, #332]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000668:	6313      	str	r3, [r2, #48]	; 0x30
 800066a:	4b51      	ldr	r3, [pc, #324]	; (80007b0 <MX_GPIO_Init+0x198>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000672:	613b      	str	r3, [r7, #16]
 8000674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000676:	4b4e      	ldr	r3, [pc, #312]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a4d      	ldr	r2, [pc, #308]	; (80007b0 <MX_GPIO_Init+0x198>)
 800067c:	f043 0301 	orr.w	r3, r3, #1
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b4b      	ldr	r3, [pc, #300]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0301 	and.w	r3, r3, #1
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068e:	4b48      	ldr	r3, [pc, #288]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a47      	ldr	r2, [pc, #284]	; (80007b0 <MX_GPIO_Init+0x198>)
 8000694:	f043 0302 	orr.w	r3, r3, #2
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b45      	ldr	r3, [pc, #276]	; (80007b0 <MX_GPIO_Init+0x198>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0302 	and.w	r3, r3, #2
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006a6:	4b42      	ldr	r3, [pc, #264]	; (80007b0 <MX_GPIO_Init+0x198>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	4a41      	ldr	r2, [pc, #260]	; (80007b0 <MX_GPIO_Init+0x198>)
 80006ac:	f043 0308 	orr.w	r3, r3, #8
 80006b0:	6313      	str	r3, [r2, #48]	; 0x30
 80006b2:	4b3f      	ldr	r3, [pc, #252]	; (80007b0 <MX_GPIO_Init+0x198>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	f003 0308 	and.w	r3, r3, #8
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006be:	4b3c      	ldr	r3, [pc, #240]	; (80007b0 <MX_GPIO_Init+0x198>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c2:	4a3b      	ldr	r2, [pc, #236]	; (80007b0 <MX_GPIO_Init+0x198>)
 80006c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006c8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ca:	4b39      	ldr	r3, [pc, #228]	; (80007b0 <MX_GPIO_Init+0x198>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006d6:	2200      	movs	r2, #0
 80006d8:	f244 0181 	movw	r1, #16513	; 0x4081
 80006dc:	4835      	ldr	r0, [pc, #212]	; (80007b4 <MX_GPIO_Init+0x19c>)
 80006de:	f006 fbc5 	bl	8006e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2140      	movs	r1, #64	; 0x40
 80006e6:	4834      	ldr	r0, [pc, #208]	; (80007b8 <MX_GPIO_Init+0x1a0>)
 80006e8:	f006 fbc0 	bl	8006e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80006ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006f2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80006f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	2300      	movs	r3, #0
 80006fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006fc:	f107 031c 	add.w	r3, r7, #28
 8000700:	4619      	mov	r1, r3
 8000702:	482e      	ldr	r0, [pc, #184]	; (80007bc <MX_GPIO_Init+0x1a4>)
 8000704:	f006 f8e2 	bl	80068cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000708:	f244 0381 	movw	r3, #16513	; 0x4081
 800070c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070e:	2301      	movs	r3, #1
 8000710:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	2300      	movs	r3, #0
 8000714:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000716:	2300      	movs	r3, #0
 8000718:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071a:	f107 031c 	add.w	r3, r7, #28
 800071e:	4619      	mov	r1, r3
 8000720:	4824      	ldr	r0, [pc, #144]	; (80007b4 <MX_GPIO_Init+0x19c>)
 8000722:	f006 f8d3 	bl	80068cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000726:	2340      	movs	r3, #64	; 0x40
 8000728:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072a:	2301      	movs	r3, #1
 800072c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	2300      	movs	r3, #0
 8000730:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000732:	2300      	movs	r3, #0
 8000734:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000736:	f107 031c 	add.w	r3, r7, #28
 800073a:	4619      	mov	r1, r3
 800073c:	481e      	ldr	r0, [pc, #120]	; (80007b8 <MX_GPIO_Init+0x1a0>)
 800073e:	f006 f8c5 	bl	80068cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000742:	2380      	movs	r3, #128	; 0x80
 8000744:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000746:	2300      	movs	r3, #0
 8000748:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074a:	2300      	movs	r3, #0
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800074e:	f107 031c 	add.w	r3, r7, #28
 8000752:	4619      	mov	r1, r3
 8000754:	4818      	ldr	r0, [pc, #96]	; (80007b8 <MX_GPIO_Init+0x1a0>)
 8000756:	f006 f8b9 	bl	80068cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800075a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800075e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000760:	2302      	movs	r3, #2
 8000762:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000768:	2303      	movs	r3, #3
 800076a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800076c:	230a      	movs	r3, #10
 800076e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000770:	f107 031c 	add.w	r3, r7, #28
 8000774:	4619      	mov	r1, r3
 8000776:	4812      	ldr	r0, [pc, #72]	; (80007c0 <MX_GPIO_Init+0x1a8>)
 8000778:	f006 f8a8 	bl	80068cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800077c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000782:	2300      	movs	r3, #0
 8000784:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800078a:	f107 031c 	add.w	r3, r7, #28
 800078e:	4619      	mov	r1, r3
 8000790:	480b      	ldr	r0, [pc, #44]	; (80007c0 <MX_GPIO_Init+0x1a8>)
 8000792:	f006 f89b 	bl	80068cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2100      	movs	r1, #0
 800079a:	2028      	movs	r0, #40	; 0x28
 800079c:	f005 fad1 	bl	8005d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007a0:	2028      	movs	r0, #40	; 0x28
 80007a2:	f005 faea 	bl	8005d7a <HAL_NVIC_EnableIRQ>

}
 80007a6:	bf00      	nop
 80007a8:	3730      	adds	r7, #48	; 0x30
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40020400 	.word	0x40020400
 80007b8:	40021800 	.word	0x40021800
 80007bc:	40020800 	.word	0x40020800
 80007c0:	40020000 	.word	0x40020000

080007c4 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c2_tx;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007c8:	4b1c      	ldr	r3, [pc, #112]	; (800083c <MX_I2C2_Init+0x78>)
 80007ca:	4a1d      	ldr	r2, [pc, #116]	; (8000840 <MX_I2C2_Init+0x7c>)
 80007cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0020081E;
 80007ce:	4b1b      	ldr	r3, [pc, #108]	; (800083c <MX_I2C2_Init+0x78>)
 80007d0:	4a1c      	ldr	r2, [pc, #112]	; (8000844 <MX_I2C2_Init+0x80>)
 80007d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007d4:	4b19      	ldr	r3, [pc, #100]	; (800083c <MX_I2C2_Init+0x78>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007da:	4b18      	ldr	r3, [pc, #96]	; (800083c <MX_I2C2_Init+0x78>)
 80007dc:	2201      	movs	r2, #1
 80007de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007e0:	4b16      	ldr	r3, [pc, #88]	; (800083c <MX_I2C2_Init+0x78>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007e6:	4b15      	ldr	r3, [pc, #84]	; (800083c <MX_I2C2_Init+0x78>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007ec:	4b13      	ldr	r3, [pc, #76]	; (800083c <MX_I2C2_Init+0x78>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007f2:	4b12      	ldr	r3, [pc, #72]	; (800083c <MX_I2C2_Init+0x78>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007f8:	4b10      	ldr	r3, [pc, #64]	; (800083c <MX_I2C2_Init+0x78>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007fe:	480f      	ldr	r0, [pc, #60]	; (800083c <MX_I2C2_Init+0x78>)
 8000800:	f006 fb72 	bl	8006ee8 <HAL_I2C_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800080a:	f000 fa7d 	bl	8000d08 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800080e:	2100      	movs	r1, #0
 8000810:	480a      	ldr	r0, [pc, #40]	; (800083c <MX_I2C2_Init+0x78>)
 8000812:	f007 f931 	bl	8007a78 <HAL_I2CEx_ConfigAnalogFilter>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800081c:	f000 fa74 	bl	8000d08 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000820:	2100      	movs	r1, #0
 8000822:	4806      	ldr	r0, [pc, #24]	; (800083c <MX_I2C2_Init+0x78>)
 8000824:	f007 f973 	bl	8007b0e <HAL_I2CEx_ConfigDigitalFilter>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800082e:	f000 fa6b 	bl	8000d08 <Error_Handler>
  }
  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C2);
 8000832:	2002      	movs	r0, #2
 8000834:	f007 f9b8 	bl	8007ba8 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000670 	.word	0x20000670
 8000840:	40005800 	.word	0x40005800
 8000844:	0020081e 	.word	0x0020081e

08000848 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b0ae      	sub	sp, #184	; 0xb8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000850:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	2290      	movs	r2, #144	; 0x90
 8000866:	2100      	movs	r1, #0
 8000868:	4618      	mov	r0, r3
 800086a:	f00c fdf7 	bl	800d45c <memset>
  if(i2cHandle->Instance==I2C2)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a43      	ldr	r2, [pc, #268]	; (8000980 <HAL_I2C_MspInit+0x138>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d17e      	bne.n	8000976 <HAL_I2C_MspInit+0x12e>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000878:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800087c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800087e:	2300      	movs	r3, #0
 8000880:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000882:	f107 0314 	add.w	r3, r7, #20
 8000886:	4618      	mov	r0, r3
 8000888:	f007 febe 	bl	8008608 <HAL_RCCEx_PeriphCLKConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000892:	f000 fa39 	bl	8000d08 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000896:	4b3b      	ldr	r3, [pc, #236]	; (8000984 <HAL_I2C_MspInit+0x13c>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	4a3a      	ldr	r2, [pc, #232]	; (8000984 <HAL_I2C_MspInit+0x13c>)
 800089c:	f043 0320 	orr.w	r3, r3, #32
 80008a0:	6313      	str	r3, [r2, #48]	; 0x30
 80008a2:	4b38      	ldr	r3, [pc, #224]	; (8000984 <HAL_I2C_MspInit+0x13c>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	f003 0320 	and.w	r3, r3, #32
 80008aa:	613b      	str	r3, [r7, #16]
 80008ac:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008ae:	2303      	movs	r3, #3
 80008b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008b4:	2312      	movs	r3, #18
 80008b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c0:	2303      	movs	r3, #3
 80008c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80008c6:	2304      	movs	r3, #4
 80008c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80008d0:	4619      	mov	r1, r3
 80008d2:	482d      	ldr	r0, [pc, #180]	; (8000988 <HAL_I2C_MspInit+0x140>)
 80008d4:	f005 fffa 	bl	80068cc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008d8:	4b2a      	ldr	r3, [pc, #168]	; (8000984 <HAL_I2C_MspInit+0x13c>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008dc:	4a29      	ldr	r2, [pc, #164]	; (8000984 <HAL_I2C_MspInit+0x13c>)
 80008de:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008e2:	6413      	str	r3, [r2, #64]	; 0x40
 80008e4:	4b27      	ldr	r3, [pc, #156]	; (8000984 <HAL_I2C_MspInit+0x13c>)
 80008e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Stream4;
 80008f0:	4b26      	ldr	r3, [pc, #152]	; (800098c <HAL_I2C_MspInit+0x144>)
 80008f2:	4a27      	ldr	r2, [pc, #156]	; (8000990 <HAL_I2C_MspInit+0x148>)
 80008f4:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_8;
 80008f6:	4b25      	ldr	r3, [pc, #148]	; (800098c <HAL_I2C_MspInit+0x144>)
 80008f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80008fc:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80008fe:	4b23      	ldr	r3, [pc, #140]	; (800098c <HAL_I2C_MspInit+0x144>)
 8000900:	2240      	movs	r2, #64	; 0x40
 8000902:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000904:	4b21      	ldr	r3, [pc, #132]	; (800098c <HAL_I2C_MspInit+0x144>)
 8000906:	2200      	movs	r2, #0
 8000908:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800090a:	4b20      	ldr	r3, [pc, #128]	; (800098c <HAL_I2C_MspInit+0x144>)
 800090c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000910:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000912:	4b1e      	ldr	r3, [pc, #120]	; (800098c <HAL_I2C_MspInit+0x144>)
 8000914:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000918:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800091a:	4b1c      	ldr	r3, [pc, #112]	; (800098c <HAL_I2C_MspInit+0x144>)
 800091c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000920:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_CIRCULAR;
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <HAL_I2C_MspInit+0x144>)
 8000924:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000928:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800092a:	4b18      	ldr	r3, [pc, #96]	; (800098c <HAL_I2C_MspInit+0x144>)
 800092c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000930:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000932:	4b16      	ldr	r3, [pc, #88]	; (800098c <HAL_I2C_MspInit+0x144>)
 8000934:	2204      	movs	r2, #4
 8000936:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2c2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000938:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_I2C_MspInit+0x144>)
 800093a:	2203      	movs	r2, #3
 800093c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2c2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800093e:	4b13      	ldr	r3, [pc, #76]	; (800098c <HAL_I2C_MspInit+0x144>)
 8000940:	2200      	movs	r2, #0
 8000942:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2c2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000944:	4b11      	ldr	r3, [pc, #68]	; (800098c <HAL_I2C_MspInit+0x144>)
 8000946:	2200      	movs	r2, #0
 8000948:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 800094a:	4810      	ldr	r0, [pc, #64]	; (800098c <HAL_I2C_MspInit+0x144>)
 800094c:	f005 fb28 	bl	8005fa0 <HAL_DMA_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <HAL_I2C_MspInit+0x112>
    {
      Error_Handler();
 8000956:	f000 f9d7 	bl	8000d08 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c2_tx);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a0b      	ldr	r2, [pc, #44]	; (800098c <HAL_I2C_MspInit+0x144>)
 800095e:	639a      	str	r2, [r3, #56]	; 0x38
 8000960:	4a0a      	ldr	r2, [pc, #40]	; (800098c <HAL_I2C_MspInit+0x144>)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	2100      	movs	r1, #0
 800096a:	2021      	movs	r0, #33	; 0x21
 800096c:	f005 f9e9 	bl	8005d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000970:	2021      	movs	r0, #33	; 0x21
 8000972:	f005 fa02 	bl	8005d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000976:	bf00      	nop
 8000978:	37b8      	adds	r7, #184	; 0xb8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40005800 	.word	0x40005800
 8000984:	40023800 	.word	0x40023800
 8000988:	40021400 	.word	0x40021400
 800098c:	200006bc 	.word	0x200006bc
 8000990:	40026070 	.word	0x40026070

08000994 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a0e      	ldr	r2, [pc, #56]	; (80009dc <HAL_I2C_MspDeInit+0x48>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d115      	bne.n	80009d2 <HAL_I2C_MspDeInit+0x3e>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <HAL_I2C_MspDeInit+0x4c>)
 80009a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009aa:	4a0d      	ldr	r2, [pc, #52]	; (80009e0 <HAL_I2C_MspDeInit+0x4c>)
 80009ac:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80009b0:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0);
 80009b2:	2101      	movs	r1, #1
 80009b4:	480b      	ldr	r0, [pc, #44]	; (80009e4 <HAL_I2C_MspDeInit+0x50>)
 80009b6:	f006 f935 	bl	8006c24 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_1);
 80009ba:	2102      	movs	r1, #2
 80009bc:	4809      	ldr	r0, [pc, #36]	; (80009e4 <HAL_I2C_MspDeInit+0x50>)
 80009be:	f006 f931 	bl	8006c24 <HAL_GPIO_DeInit>

    /* I2C2 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmatx);
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009c6:	4618      	mov	r0, r3
 80009c8:	f005 fb98 	bl	80060fc <HAL_DMA_DeInit>

    /* I2C2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 80009cc:	2021      	movs	r0, #33	; 0x21
 80009ce:	f005 f9e2 	bl	8005d96 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40005800 	.word	0x40005800
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40021400 	.word	0x40021400

080009e8 <FifoWrite_B>:


//Function storing  sound data in a big buffer
//Whenever the big buffer is full espTxFlag is set
//to start transmiting
void FifoWrite_B(uint16_t data) {
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	80fb      	strh	r3, [r7, #6]


	if(fifo_w_ptr_B !=PCM_BIG_BUF){
 80009f2:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <FifoWrite_B+0x48>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a0f      	ldr	r2, [pc, #60]	; (8000a34 <FifoWrite_B+0x4c>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d00a      	beq.n	8000a12 <FifoWrite_B+0x2a>
		pcm_big_buf_B[fifo_w_ptr_B] = data;
 80009fc:	4b0c      	ldr	r3, [pc, #48]	; (8000a30 <FifoWrite_B+0x48>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	490d      	ldr	r1, [pc, #52]	; (8000a38 <FifoWrite_B+0x50>)
 8000a02:	88fa      	ldrh	r2, [r7, #6]
 8000a04:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		fifo_w_ptr_B++;
 8000a08:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <FifoWrite_B+0x48>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <FifoWrite_B+0x48>)
 8000a10:	6013      	str	r3, [r2, #0]
	}
	if(fifo_w_ptr_B == PCM_BIG_BUF){
 8000a12:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <FifoWrite_B+0x48>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a07      	ldr	r2, [pc, #28]	; (8000a34 <FifoWrite_B+0x4c>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d102      	bne.n	8000a22 <FifoWrite_B+0x3a>
		espTxFlag = 1;
 8000a1c:	4b07      	ldr	r3, [pc, #28]	; (8000a3c <FifoWrite_B+0x54>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	701a      	strb	r2, [r3, #0]
	}
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20000570 	.word	0x20000570
 8000a34:	00017700 	.word	0x00017700
 8000a38:	2002f704 	.word	0x2002f704
 8000a3c:	20000574 	.word	0x20000574

08000a40 <HAL_SPI_RxHalfCpltCallback>:

//Callbacks allowing pipelining in the i2s interface.
//Its used to ensure constant data flow.
void HAL_SPI_RxHalfCpltCallback (SPI_HandleTypeDef *hi1s) {
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	  if(hi1s->Instance ==SPI1){
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a05      	ldr	r2, [pc, #20]	; (8000a64 <HAL_SPI_RxHalfCpltCallback+0x24>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d102      	bne.n	8000a58 <HAL_SPI_RxHalfCpltCallback+0x18>
	  RxFlag_B = 1;
 8000a52:	4b05      	ldr	r3, [pc, #20]	; (8000a68 <HAL_SPI_RxHalfCpltCallback+0x28>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	701a      	strb	r2, [r3, #0]
	  }
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	40013000 	.word	0x40013000
 8000a68:	2000056d 	.word	0x2000056d

08000a6c <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback (SPI_HandleTypeDef *hi1s) {
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
	  if(hi1s->Instance ==SPI1){
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a05      	ldr	r2, [pc, #20]	; (8000a90 <HAL_SPI_RxCpltCallback+0x24>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d102      	bne.n	8000a84 <HAL_SPI_RxCpltCallback+0x18>
	  RxFlag_B = 2;
 8000a7e:	4b05      	ldr	r3, [pc, #20]	; (8000a94 <HAL_SPI_RxCpltCallback+0x28>)
 8000a80:	2202      	movs	r2, #2
 8000a82:	701a      	strb	r2, [r3, #0]
	  }
}
 8000a84:	bf00      	nop
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr
 8000a90:	40013000 	.word	0x40013000
 8000a94:	2000056d 	.word	0x2000056d

08000a98 <HAL_UART_TxCpltCallback>:


//Uart complete callback.
//This callback informs us that all data has been sent
//and sets the fifo pointer to 0 which allows us to start reading values again.
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a05      	ldr	r2, [pc, #20]	; (8000abc <HAL_UART_TxCpltCallback+0x24>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d102      	bne.n	8000ab0 <HAL_UART_TxCpltCallback+0x18>

		fifo_w_ptr_B =0;
 8000aaa:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <HAL_UART_TxCpltCallback+0x28>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
	}
}
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	40004800 	.word	0x40004800
 8000ac0:	20000570 	.word	0x20000570

08000ac4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	; 0x28
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aca:	f004 ffb9 	bl	8005a40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ace:	f000 f8a7 	bl	8000c20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad2:	f7ff fda1 	bl	8000618 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000ad6:	f000 fcdf 	bl	8001498 <MX_TIM3_Init>
  MX_DMA_Init();
 8000ada:	f7ff fd6b 	bl	80005b4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000ade:	f000 fd4f 	bl	8001580 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8000ae2:	f7ff fd25 	bl	8000530 <MX_CRC_Init>
  MX_PDM2PCM_Init();
 8000ae6:	f00a fd93 	bl	800b610 <MX_PDM2PCM_Init>
  MX_I2C2_Init();
 8000aea:	f7ff fe6b 	bl	80007c4 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000aee:	f000 f94f 	bl	8000d90 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)PDM_Rxbuf_B, PDM_BUF);
 8000af2:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000af6:	493c      	ldr	r1, [pc, #240]	; (8000be8 <main+0x124>)
 8000af8:	483c      	ldr	r0, [pc, #240]	; (8000bec <main+0x128>)
 8000afa:	f008 fa59 	bl	8008fb0 <HAL_SPI_Receive_DMA>

  MX_MEMS_Init();
 8000afe:	f000 f908 	bl	8000d12 <MX_MEMS_Init>
  {



	  //Read values mode
	  if(espTxFlag == 0 ){
 8000b02:	4b3b      	ldr	r3, [pc, #236]	; (8000bf0 <main+0x12c>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d13d      	bne.n	8000b86 <main+0xc2>
		  if (RxFlag_B == 1) {
 8000b0a:	4b3a      	ldr	r3, [pc, #232]	; (8000bf4 <main+0x130>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d11a      	bne.n	8000b48 <main+0x84>

			  pdm2pcm_status_half = PDM_Filter(&PDM_Rxbuf_B[0], &pcmMidBuf_B[0], &PDM1_filter_handler);
 8000b12:	4a39      	ldr	r2, [pc, #228]	; (8000bf8 <main+0x134>)
 8000b14:	4939      	ldr	r1, [pc, #228]	; (8000bfc <main+0x138>)
 8000b16:	4834      	ldr	r0, [pc, #208]	; (8000be8 <main+0x124>)
 8000b18:	f00c fc28 	bl	800d36c <PDM_Filter>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	4a38      	ldr	r2, [pc, #224]	; (8000c00 <main+0x13c>)
 8000b20:	6013      	str	r3, [r2, #0]
					 for (int i = 0; i < PCM_MID_BUF; i++) {
 8000b22:	2300      	movs	r3, #0
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24
 8000b26:	e009      	b.n	8000b3c <main+0x78>
						 FifoWrite_B(pcmMidBuf_B[i]);
 8000b28:	4a34      	ldr	r2, [pc, #208]	; (8000bfc <main+0x138>)
 8000b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff ff59 	bl	80009e8 <FifoWrite_B>
					 for (int i = 0; i < PCM_MID_BUF; i++) {
 8000b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b38:	3301      	adds	r3, #1
 8000b3a:	627b      	str	r3, [r7, #36]	; 0x24
 8000b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b3e:	2b2f      	cmp	r3, #47	; 0x2f
 8000b40:	ddf2      	ble.n	8000b28 <main+0x64>
					 }

			  RxFlag_B= 0;
 8000b42:	4b2c      	ldr	r3, [pc, #176]	; (8000bf4 <main+0x130>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
				//HAL_GPIO_WritePin(TX_OUTPUT_GPIO_Port, TX_OUTPUT_Pin, GPIO_PIN_RESET);
			}
		  if (RxFlag_B == 2) {
 8000b48:	4b2a      	ldr	r3, [pc, #168]	; (8000bf4 <main+0x130>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2b02      	cmp	r3, #2
 8000b4e:	d11a      	bne.n	8000b86 <main+0xc2>
			//HAL_GPIO_WritePin(TX_OUTPUT_GPIO_Port, TX_OUTPUT_Pin, GPIO_PIN_SET);
			  pdm2pcm_status_cplt = PDM_Filter(&PDM_Rxbuf_B[PDM_BUF/2], &pcmMidBuf_B[0], &PDM1_filter_handler);
 8000b50:	4a29      	ldr	r2, [pc, #164]	; (8000bf8 <main+0x134>)
 8000b52:	492a      	ldr	r1, [pc, #168]	; (8000bfc <main+0x138>)
 8000b54:	482b      	ldr	r0, [pc, #172]	; (8000c04 <main+0x140>)
 8000b56:	f00c fc09 	bl	800d36c <PDM_Filter>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	4a2a      	ldr	r2, [pc, #168]	; (8000c08 <main+0x144>)
 8000b5e:	6013      	str	r3, [r2, #0]
				 for (int i = 0; i < PCM_MID_BUF; i++) {
 8000b60:	2300      	movs	r3, #0
 8000b62:	623b      	str	r3, [r7, #32]
 8000b64:	e009      	b.n	8000b7a <main+0xb6>
					 FifoWrite_B(pcmMidBuf_B[i]);
 8000b66:	4a25      	ldr	r2, [pc, #148]	; (8000bfc <main+0x138>)
 8000b68:	6a3b      	ldr	r3, [r7, #32]
 8000b6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff ff3a 	bl	80009e8 <FifoWrite_B>
				 for (int i = 0; i < PCM_MID_BUF; i++) {
 8000b74:	6a3b      	ldr	r3, [r7, #32]
 8000b76:	3301      	adds	r3, #1
 8000b78:	623b      	str	r3, [r7, #32]
 8000b7a:	6a3b      	ldr	r3, [r7, #32]
 8000b7c:	2b2f      	cmp	r3, #47	; 0x2f
 8000b7e:	ddf2      	ble.n	8000b66 <main+0xa2>
				 }
			  RxFlag_B = 0;
 8000b80:	4b1c      	ldr	r3, [pc, #112]	; (8000bf4 <main+0x130>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	701a      	strb	r2, [r3, #0]
		}
	  }


	  //Transmit mode
	  if(espTxFlag == 1){
 8000b86:	4b1a      	ldr	r3, [pc, #104]	; (8000bf0 <main+0x12c>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d1b9      	bne.n	8000b02 <main+0x3e>

		  for(int i = 0 ; i < PCM_BIG_BUF ; i=i+1){
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61fb      	str	r3, [r7, #28]
 8000b92:	e00c      	b.n	8000bae <main+0xea>
//	  	  	  	  Accelero_Get_Values(0, &acceleration);

//		  	  	  	  databufforlentgh = sprintf(dataOut, "%d;\r", pcm_big_buf_B[i]);


			  	  	  update_val(&tab, pcm_big_buf_B[i], 2*(i));
 8000b94:	4a1d      	ldr	r2, [pc, #116]	; (8000c0c <main+0x148>)
 8000b96:	69fb      	ldr	r3, [r7, #28]
 8000b98:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	481b      	ldr	r0, [pc, #108]	; (8000c10 <main+0x14c>)
 8000ba4:	f000 fc5c 	bl	8001460 <update_val>
		  for(int i = 0 ; i < PCM_BIG_BUF ; i=i+1){
 8000ba8:	69fb      	ldr	r3, [r7, #28]
 8000baa:	3301      	adds	r3, #1
 8000bac:	61fb      	str	r3, [r7, #28]
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	4a18      	ldr	r2, [pc, #96]	; (8000c14 <main+0x150>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	ddee      	ble.n	8000b94 <main+0xd0>



		  }
		  for(int i = 0 ; i < 2*PCM_BIG_BUF ;i=i+8){
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61bb      	str	r3, [r7, #24]
 8000bba:	e00d      	b.n	8000bd8 <main+0x114>
			  HAL_UART_Transmit_IT(&huart3, &tab[i], 8);
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	4a14      	ldr	r2, [pc, #80]	; (8000c10 <main+0x14c>)
 8000bc0:	4413      	add	r3, r2
 8000bc2:	2208      	movs	r2, #8
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4814      	ldr	r0, [pc, #80]	; (8000c18 <main+0x154>)
 8000bc8:	f009 fc44 	bl	800a454 <HAL_UART_Transmit_IT>
			  HAL_Delay(1);
 8000bcc:	2001      	movs	r0, #1
 8000bce:	f004 ff95 	bl	8005afc <HAL_Delay>
		  for(int i = 0 ; i < 2*PCM_BIG_BUF ;i=i+8){
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	3308      	adds	r3, #8
 8000bd6:	61bb      	str	r3, [r7, #24]
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	4a10      	ldr	r2, [pc, #64]	; (8000c1c <main+0x158>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	dded      	ble.n	8000bbc <main+0xf8>
		  }


			espTxFlag = 0;
 8000be0:	4b03      	ldr	r3, [pc, #12]	; (8000bf0 <main+0x12c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	701a      	strb	r2, [r3, #0]
	  if(espTxFlag == 0 ){
 8000be6:	e78c      	b.n	8000b02 <main+0x3e>
 8000be8:	2002f520 	.word	0x2002f520
 8000bec:	2005e504 	.word	0x2005e504
 8000bf0:	20000574 	.word	0x20000574
 8000bf4:	2000056d 	.word	0x2000056d
 8000bf8:	2005e6fc 	.word	0x2005e6fc
 8000bfc:	2002f6a0 	.word	0x2002f6a0
 8000c00:	2002f700 	.word	0x2002f700
 8000c04:	2002f5e0 	.word	0x2002f5e0
 8000c08:	2000071c 	.word	0x2000071c
 8000c0c:	2002f704 	.word	0x2002f704
 8000c10:	20000720 	.word	0x20000720
 8000c14:	000176ff 	.word	0x000176ff
 8000c18:	2005e660 	.word	0x2005e660
 8000c1c:	0002edff 	.word	0x0002edff

08000c20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b094      	sub	sp, #80	; 0x50
 8000c24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c26:	f107 031c 	add.w	r3, r7, #28
 8000c2a:	2234      	movs	r2, #52	; 0x34
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f00c fc14 	bl	800d45c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c34:	f107 0308 	add.w	r3, r7, #8
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c44:	f006 ffd0 	bl	8007be8 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c48:	4b2d      	ldr	r3, [pc, #180]	; (8000d00 <SystemClock_Config+0xe0>)
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4c:	4a2c      	ldr	r2, [pc, #176]	; (8000d00 <SystemClock_Config+0xe0>)
 8000c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c52:	6413      	str	r3, [r2, #64]	; 0x40
 8000c54:	4b2a      	ldr	r3, [pc, #168]	; (8000d00 <SystemClock_Config+0xe0>)
 8000c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c60:	4b28      	ldr	r3, [pc, #160]	; (8000d04 <SystemClock_Config+0xe4>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c68:	4a26      	ldr	r2, [pc, #152]	; (8000d04 <SystemClock_Config+0xe4>)
 8000c6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	4b24      	ldr	r3, [pc, #144]	; (8000d04 <SystemClock_Config+0xe4>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c78:	603b      	str	r3, [r7, #0]
 8000c7a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c80:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c84:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c86:	2302      	movs	r3, #2
 8000c88:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c8e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 7;
 8000c90:	2307      	movs	r3, #7
 8000c92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 344;
 8000c94:	f44f 73ac 	mov.w	r3, #344	; 0x158
 8000c98:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c9e:	2304      	movs	r3, #4
 8000ca0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca6:	f107 031c 	add.w	r3, r7, #28
 8000caa:	4618      	mov	r0, r3
 8000cac:	f006 fffc 	bl	8007ca8 <HAL_RCC_OscConfig>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000cb6:	f000 f827 	bl	8000d08 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000cba:	f006 ffa5 	bl	8007c08 <HAL_PWREx_EnableOverDrive>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000cc4:	f000 f820 	bl	8000d08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc8:	230f      	movs	r3, #15
 8000cca:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cd8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cde:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ce0:	f107 0308 	add.w	r3, r7, #8
 8000ce4:	2103      	movs	r1, #3
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f007 fa8c 	bl	8008204 <HAL_RCC_ClockConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000cf2:	f000 f809 	bl	8000d08 <Error_Handler>
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	3750      	adds	r7, #80	; 0x50
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40023800 	.word	0x40023800
 8000d04:	40007000 	.word	0x40007000

08000d08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d0c:	b672      	cpsid	i
}
 8000d0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d10:	e7fe      	b.n	8000d10 <Error_Handler+0x8>

08000d12 <MX_MEMS_Init>:
//void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
//
//}

void MX_MEMS_Init(void)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE END MEMS_Init_PreTreatment */

  /* Initialize the peripherals and the MEMS components */

  MX_IKS02A1_DataLogTerminal_Init();
 8000d16:	f000 f803 	bl	8000d20 <MX_IKS02A1_DataLogTerminal_Init>

  /* USER CODE BEGIN MEMS_Init_PostTreatment */

  /* USER CODE END MEMS_Init_PostTreatment */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
	...

08000d20 <MX_IKS02A1_DataLogTerminal_Init>:
/**
  * @brief  Initialize the DataLogTerminal application
  * @retval None
  */
void MX_IKS02A1_DataLogTerminal_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
  displayFloatToInt_t out_value_odr;
  int i;

  /* Initialize LED */
  BSP_LED_Init(LED2);
 8000d26:	2000      	movs	r0, #0
 8000d28:	f000 f978 	bl	800101c <BSP_LED_Init>

  /* Initialize button */
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f000 f98e 	bl	8001050 <BSP_PB_Init>

  /* Check what is the Push Button State when the button is not pressed. It can change across families */
  PushButtonState = (BSP_PB_GetState(BUTTON_KEY)) ?  0 : 1;
 8000d34:	2000      	movs	r0, #0
 8000d36:	f000 f9df 	bl	80010f8 <BSP_PB_GetState>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	bf0c      	ite	eq
 8000d40:	2301      	moveq	r3, #1
 8000d42:	2300      	movne	r3, #0
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	461a      	mov	r2, r3
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <MX_IKS02A1_DataLogTerminal_Init+0x4c>)
 8000d4a:	601a      	str	r2, [r3, #0]

  /* Initialize Virtual COM Port */


  IKS02A1_MOTION_SENSOR_Init(IKS02A1_ISM330DHCX_0, MOTION_ACCELERO | MOTION_GYRO);
 8000d4c:	2103      	movs	r1, #3
 8000d4e:	2000      	movs	r0, #0
 8000d50:	f004 fb6e 	bl	8005430 <IKS02A1_MOTION_SENSOR_Init>

  IKS02A1_MOTION_SENSOR_Init(IKS02A1_IIS2DLPC_0, MOTION_ACCELERO);
 8000d54:	2102      	movs	r1, #2
 8000d56:	2001      	movs	r0, #1
 8000d58:	f004 fb6a 	bl	8005430 <IKS02A1_MOTION_SENSOR_Init>

  IKS02A1_MOTION_SENSOR_Init(IKS02A1_IIS2MDC_0, MOTION_MAGNETO);
 8000d5c:	2104      	movs	r1, #4
 8000d5e:	2002      	movs	r0, #2
 8000d60:	f004 fb66 	bl	8005430 <IKS02A1_MOTION_SENSOR_Init>


}
 8000d64:	bf00      	nop
 8000d66:	3710      	adds	r7, #16
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20000578 	.word	0x20000578

08000d70 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  PushButtonDetected = 1;
 8000d7a:	4b04      	ldr	r3, [pc, #16]	; (8000d8c <BSP_PB_Callback+0x1c>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	20000575 	.word	0x20000575

08000d90 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000d94:	4b1b      	ldr	r3, [pc, #108]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000d96:	4a1c      	ldr	r2, [pc, #112]	; (8000e08 <MX_SPI1_Init+0x78>)
 8000d98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d9a:	4b1a      	ldr	r3, [pc, #104]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000d9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000da0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000da2:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000da4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000da8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000daa:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000dac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000db0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000db8:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000dbe:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000dc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dc4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000dc8:	2218      	movs	r2, #24
 8000dca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dcc:	4b0d      	ldr	r3, [pc, #52]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dd2:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dd8:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000dde:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000de0:	2207      	movs	r2, #7
 8000de2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000de4:	4b07      	ldr	r3, [pc, #28]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dea:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000dec:	2208      	movs	r2, #8
 8000dee:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000df0:	4804      	ldr	r0, [pc, #16]	; (8000e04 <MX_SPI1_Init+0x74>)
 8000df2:	f008 f831 	bl	8008e58 <HAL_SPI_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000dfc:	f7ff ff84 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e00:	bf00      	nop
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	2005e504 	.word	0x2005e504
 8000e08:	40013000 	.word	0x40013000

08000e0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08a      	sub	sp, #40	; 0x28
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 0314 	add.w	r3, r7, #20
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a33      	ldr	r2, [pc, #204]	; (8000ef8 <HAL_SPI_MspInit+0xec>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d15f      	bne.n	8000eee <HAL_SPI_MspInit+0xe2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e2e:	4b33      	ldr	r3, [pc, #204]	; (8000efc <HAL_SPI_MspInit+0xf0>)
 8000e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e32:	4a32      	ldr	r2, [pc, #200]	; (8000efc <HAL_SPI_MspInit+0xf0>)
 8000e34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e38:	6453      	str	r3, [r2, #68]	; 0x44
 8000e3a:	4b30      	ldr	r3, [pc, #192]	; (8000efc <HAL_SPI_MspInit+0xf0>)
 8000e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e42:	613b      	str	r3, [r7, #16]
 8000e44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e46:	4b2d      	ldr	r3, [pc, #180]	; (8000efc <HAL_SPI_MspInit+0xf0>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4a:	4a2c      	ldr	r2, [pc, #176]	; (8000efc <HAL_SPI_MspInit+0xf0>)
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	6313      	str	r3, [r2, #48]	; 0x30
 8000e52:	4b2a      	ldr	r3, [pc, #168]	; (8000efc <HAL_SPI_MspInit+0xf0>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000e5e:	2360      	movs	r3, #96	; 0x60
 8000e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e62:	2302      	movs	r3, #2
 8000e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e6e:	2305      	movs	r3, #5
 8000e70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 0314 	add.w	r3, r7, #20
 8000e76:	4619      	mov	r1, r3
 8000e78:	4821      	ldr	r0, [pc, #132]	; (8000f00 <HAL_SPI_MspInit+0xf4>)
 8000e7a:	f005 fd27 	bl	80068cc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8000e7e:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000e80:	4a21      	ldr	r2, [pc, #132]	; (8000f08 <HAL_SPI_MspInit+0xfc>)
 8000e82:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000e84:	4b1f      	ldr	r3, [pc, #124]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000e86:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000e8a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e8c:	4b1d      	ldr	r3, [pc, #116]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e92:	4b1c      	ldr	r3, [pc, #112]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e98:	4b1a      	ldr	r3, [pc, #104]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000e9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e9e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ea0:	4b18      	ldr	r3, [pc, #96]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ea6:	4b17      	ldr	r3, [pc, #92]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000eac:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000eae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000eb2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000eb4:	4b13      	ldr	r3, [pc, #76]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000eba:	4b12      	ldr	r3, [pc, #72]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000ebc:	2204      	movs	r2, #4
 8000ebe:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000ec0:	4b10      	ldr	r3, [pc, #64]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000ec2:	2203      	movs	r2, #3
 8000ec4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000ec6:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000ecc:	4b0d      	ldr	r3, [pc, #52]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000ed2:	480c      	ldr	r0, [pc, #48]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000ed4:	f005 f864 	bl	8005fa0 <HAL_DMA_Init>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <HAL_SPI_MspInit+0xd6>
    {
      Error_Handler();
 8000ede:	f7ff ff13 	bl	8000d08 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a07      	ldr	r2, [pc, #28]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000ee6:	659a      	str	r2, [r3, #88]	; 0x58
 8000ee8:	4a06      	ldr	r2, [pc, #24]	; (8000f04 <HAL_SPI_MspInit+0xf8>)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000eee:	bf00      	nop
 8000ef0:	3728      	adds	r7, #40	; 0x28
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40013000 	.word	0x40013000
 8000efc:	40023800 	.word	0x40023800
 8000f00:	40020000 	.word	0x40020000
 8000f04:	2005e568 	.word	0x2005e568
 8000f08:	40026410 	.word	0x40026410

08000f0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f12:	4b0f      	ldr	r3, [pc, #60]	; (8000f50 <HAL_MspInit+0x44>)
 8000f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f16:	4a0e      	ldr	r2, [pc, #56]	; (8000f50 <HAL_MspInit+0x44>)
 8000f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f1e:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <HAL_MspInit+0x44>)
 8000f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2a:	4b09      	ldr	r3, [pc, #36]	; (8000f50 <HAL_MspInit+0x44>)
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2e:	4a08      	ldr	r2, [pc, #32]	; (8000f50 <HAL_MspInit+0x44>)
 8000f30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f34:	6453      	str	r3, [r2, #68]	; 0x44
 8000f36:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <HAL_MspInit+0x44>)
 8000f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f3e:	603b      	str	r3, [r7, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40023800 	.word	0x40023800

08000f54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f58:	e7fe      	b.n	8000f58 <NMI_Handler+0x4>

08000f5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f5e:	e7fe      	b.n	8000f5e <HardFault_Handler+0x4>

08000f60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f64:	e7fe      	b.n	8000f64 <MemManage_Handler+0x4>

08000f66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f6a:	e7fe      	b.n	8000f6a <BusFault_Handler+0x4>

08000f6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <UsageFault_Handler+0x4>

08000f72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa0:	f004 fd8c 	bl	8005abc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8000fac:	4802      	ldr	r0, [pc, #8]	; (8000fb8 <DMA1_Stream4_IRQHandler+0x10>)
 8000fae:	f005 f9f5 	bl	800639c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200006bc 	.word	0x200006bc

08000fbc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000fc0:	4802      	ldr	r0, [pc, #8]	; (8000fcc <TIM3_IRQHandler+0x10>)
 8000fc2:	f008 fdf8 	bl	8009bb6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2005e614 	.word	0x2005e614

08000fd0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000fd4:	4802      	ldr	r0, [pc, #8]	; (8000fe0 <I2C2_EV_IRQHandler+0x10>)
 8000fd6:	f006 fa75 	bl	80074c4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000670 	.word	0x20000670

08000fe4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000fe8:	4802      	ldr	r0, [pc, #8]	; (8000ff4 <USART3_IRQHandler+0x10>)
 8000fea:	f009 faa1 	bl	800a530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	2005e660 	.word	0x2005e660

08000ff8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8000ffc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001000:	f005 ff4e 	bl	8006ea0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}

08001008 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800100c:	4802      	ldr	r0, [pc, #8]	; (8001018 <DMA2_Stream0_IRQHandler+0x10>)
 800100e:	f005 f9c5 	bl	800639c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	2005e568 	.word	0x2005e568

0800101c <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <BSP_LED_Init+0x20>)
 800102a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800102e:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	0800d848 	.word	0x0800d848

08001040 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
	...

08001050 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	460a      	mov	r2, r1
 800105a:	71fb      	strb	r3, [r7, #7]
 800105c:	4613      	mov	r3, r2
 800105e:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	4a1f      	ldr	r2, [pc, #124]	; (80010e4 <BSP_PB_Init+0x94>)
 8001068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106c:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 800106e:	79bb      	ldrb	r3, [r7, #6]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d132      	bne.n	80010da <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	4a1b      	ldr	r2, [pc, #108]	; (80010e8 <BSP_PB_Init+0x98>)
 800107a:	441a      	add	r2, r3
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	491b      	ldr	r1, [pc, #108]	; (80010ec <BSP_PB_Init+0x9c>)
 8001080:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001084:	4619      	mov	r1, r3
 8001086:	4610      	mov	r0, r2
 8001088:	f005 fc0c 	bl	80068a4 <HAL_EXTI_GetHandle>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d003      	beq.n	800109a <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001092:	f06f 0303 	mvn.w	r3, #3
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	e01f      	b.n	80010da <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	4a12      	ldr	r2, [pc, #72]	; (80010e8 <BSP_PB_Init+0x98>)
 80010a0:	1898      	adds	r0, r3, r2
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	4a12      	ldr	r2, [pc, #72]	; (80010f0 <BSP_PB_Init+0xa0>)
 80010a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010aa:	461a      	mov	r2, r3
 80010ac:	2100      	movs	r1, #0
 80010ae:	f005 fbdf 	bl	8006870 <HAL_EXTI_RegisterCallback>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d003      	beq.n	80010c0 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80010b8:	f06f 0303 	mvn.w	r3, #3
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	e00c      	b.n	80010da <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80010c0:	2028      	movs	r0, #40	; 0x28
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	4a0b      	ldr	r2, [pc, #44]	; (80010f4 <BSP_PB_Init+0xa4>)
 80010c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ca:	2200      	movs	r2, #0
 80010cc:	4619      	mov	r1, r3
 80010ce:	f004 fe38 	bl	8005d42 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80010d2:	2328      	movs	r3, #40	; 0x28
 80010d4:	4618      	mov	r0, r3
 80010d6:	f004 fe50 	bl	8005d7a <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 80010da:	68fb      	ldr	r3, [r7, #12]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	0800d84c 	.word	0x0800d84c
 80010e8:	20000404 	.word	0x20000404
 80010ec:	0800d850 	.word	0x0800d850
 80010f0:	0800d854 	.word	0x0800d854
 80010f4:	0800d858 	.word	0x0800d858

080010f8 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	4a09      	ldr	r2, [pc, #36]	; (800112c <BSP_PB_GetState+0x34>)
 8001106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800110a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f005 fe93 	bl	8006e3c <HAL_GPIO_ReadPin>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	bf0c      	ite	eq
 800111c:	2301      	moveq	r3, #1
 800111e:	2300      	movne	r3, #0
 8001120:	b2db      	uxtb	r3, r3
}
 8001122:	4618      	mov	r0, r3
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000400 	.word	0x20000400

08001130 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001134:	2000      	movs	r0, #0
 8001136:	f7ff fe1b 	bl	8000d70 <BSP_PB_Callback>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}

0800113e <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0
}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8001152:	2300      	movs	r3, #0
 8001154:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 8001156:	4b19      	ldr	r3, [pc, #100]	; (80011bc <BSP_I2C1_Init+0x70>)
 8001158:	4a19      	ldr	r2, [pc, #100]	; (80011c0 <BSP_I2C1_Init+0x74>)
 800115a:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 800115c:	4b19      	ldr	r3, [pc, #100]	; (80011c4 <BSP_I2C1_Init+0x78>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	1c5a      	adds	r2, r3, #1
 8001162:	4918      	ldr	r1, [pc, #96]	; (80011c4 <BSP_I2C1_Init+0x78>)
 8001164:	600a      	str	r2, [r1, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d122      	bne.n	80011b0 <BSP_I2C1_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 800116a:	4814      	ldr	r0, [pc, #80]	; (80011bc <BSP_I2C1_Init+0x70>)
 800116c:	f006 f9c4 	bl	80074f8 <HAL_I2C_GetState>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d11c      	bne.n	80011b0 <BSP_I2C1_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 8001176:	4811      	ldr	r0, [pc, #68]	; (80011bc <BSP_I2C1_Init+0x70>)
 8001178:	f000 f8fe 	bl	8001378 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d116      	bne.n	80011b0 <BSP_I2C1_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 8001182:	480e      	ldr	r0, [pc, #56]	; (80011bc <BSP_I2C1_Init+0x70>)
 8001184:	f000 f8b4 	bl	80012f0 <MX_I2C1_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800118e:	f06f 0307 	mvn.w	r3, #7
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	e00c      	b.n	80011b0 <BSP_I2C1_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001196:	2100      	movs	r1, #0
 8001198:	4808      	ldr	r0, [pc, #32]	; (80011bc <BSP_I2C1_Init+0x70>)
 800119a:	f006 fc6d 	bl	8007a78 <HAL_I2CEx_ConfigAnalogFilter>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <BSP_I2C1_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 80011a4:	f06f 0307 	mvn.w	r3, #7
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	e001      	b.n	80011b0 <BSP_I2C1_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 80011b0:	687b      	ldr	r3, [r7, #4]
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	2005e5c8 	.word	0x2005e5c8
 80011c0:	40005400 	.word	0x40005400
 80011c4:	2000057c 	.word	0x2000057c

080011c8 <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80011ce:	2300      	movs	r3, #0
 80011d0:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 80011d2:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <BSP_I2C1_DeInit+0x48>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d014      	beq.n	8001204 <BSP_I2C1_DeInit+0x3c>
  {
    if (--I2C1InitCounter == 0)
 80011da:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <BSP_I2C1_DeInit+0x48>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	3b01      	subs	r3, #1
 80011e0:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <BSP_I2C1_DeInit+0x48>)
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <BSP_I2C1_DeInit+0x48>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d10b      	bne.n	8001204 <BSP_I2C1_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 80011ec:	4809      	ldr	r0, [pc, #36]	; (8001214 <BSP_I2C1_DeInit+0x4c>)
 80011ee:	f000 f909 	bl	8001404 <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 80011f2:	4808      	ldr	r0, [pc, #32]	; (8001214 <BSP_I2C1_DeInit+0x4c>)
 80011f4:	f005 ff08 	bl	8007008 <HAL_I2C_DeInit>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d002      	beq.n	8001204 <BSP_I2C1_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 80011fe:	f06f 0307 	mvn.w	r3, #7
 8001202:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8001204:	687b      	ldr	r3, [r7, #4]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	2000057c 	.word	0x2000057c
 8001214:	2005e5c8 	.word	0x2005e5c8

08001218 <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	; 0x28
 800121c:	af04      	add	r7, sp, #16
 800121e:	60ba      	str	r2, [r7, #8]
 8001220:	461a      	mov	r2, r3
 8001222:	4603      	mov	r3, r0
 8001224:	81fb      	strh	r3, [r7, #14]
 8001226:	460b      	mov	r3, r1
 8001228:	81bb      	strh	r3, [r7, #12]
 800122a:	4613      	mov	r3, r2
 800122c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001232:	89ba      	ldrh	r2, [r7, #12]
 8001234:	89f9      	ldrh	r1, [r7, #14]
 8001236:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800123a:	9302      	str	r3, [sp, #8]
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2301      	movs	r3, #1
 8001246:	480c      	ldr	r0, [pc, #48]	; (8001278 <BSP_I2C1_WriteReg+0x60>)
 8001248:	f005 ff0e 	bl	8007068 <HAL_I2C_Mem_Write>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d00c      	beq.n	800126c <BSP_I2C1_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001252:	4809      	ldr	r0, [pc, #36]	; (8001278 <BSP_I2C1_WriteReg+0x60>)
 8001254:	f006 f95e 	bl	8007514 <HAL_I2C_GetError>
 8001258:	4603      	mov	r3, r0
 800125a:	2b04      	cmp	r3, #4
 800125c:	d103      	bne.n	8001266 <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800125e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	e002      	b.n	800126c <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001266:	f06f 0303 	mvn.w	r3, #3
 800126a:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 800126c:	697b      	ldr	r3, [r7, #20]
}
 800126e:	4618      	mov	r0, r3
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	2005e5c8 	.word	0x2005e5c8

0800127c <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	; 0x28
 8001280:	af04      	add	r7, sp, #16
 8001282:	60ba      	str	r2, [r7, #8]
 8001284:	461a      	mov	r2, r3
 8001286:	4603      	mov	r3, r0
 8001288:	81fb      	strh	r3, [r7, #14]
 800128a:	460b      	mov	r3, r1
 800128c:	81bb      	strh	r3, [r7, #12]
 800128e:	4613      	mov	r3, r2
 8001290:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001296:	89ba      	ldrh	r2, [r7, #12]
 8001298:	89f9      	ldrh	r1, [r7, #14]
 800129a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800129e:	9302      	str	r3, [sp, #8]
 80012a0:	88fb      	ldrh	r3, [r7, #6]
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	2301      	movs	r3, #1
 80012aa:	480c      	ldr	r0, [pc, #48]	; (80012dc <BSP_I2C1_ReadReg+0x60>)
 80012ac:	f005 fff0 	bl	8007290 <HAL_I2C_Mem_Read>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d00c      	beq.n	80012d0 <BSP_I2C1_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 80012b6:	4809      	ldr	r0, [pc, #36]	; (80012dc <BSP_I2C1_ReadReg+0x60>)
 80012b8:	f006 f92c 	bl	8007514 <HAL_I2C_GetError>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b04      	cmp	r3, #4
 80012c0:	d103      	bne.n	80012ca <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80012c2:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80012c6:	617b      	str	r3, [r7, #20]
 80012c8:	e002      	b.n	80012d0 <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80012ca:	f06f 0303 	mvn.w	r3, #3
 80012ce:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 80012d0:	697b      	ldr	r3, [r7, #20]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3718      	adds	r7, #24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	2005e5c8 	.word	0x2005e5c8

080012e0 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80012e4:	f004 fbfe 	bl	8005ae4 <HAL_GetTick>
 80012e8:	4603      	mov	r3, r0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	bd80      	pop	{r7, pc}
	...

080012f0 <MX_I2C1_Init>:

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C1;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a1c      	ldr	r2, [pc, #112]	; (8001370 <MX_I2C1_Init+0x80>)
 8001300:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x20100B19;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a1b      	ldr	r2, [pc, #108]	; (8001374 <MX_I2C1_Init+0x84>)
 8001306:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2201      	movs	r2, #1
 8001312:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f005 fdd8 	bl	8006ee8 <HAL_I2C_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_I2C1_Init+0x52>
  {
    ret = HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001342:	2100      	movs	r1, #0
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f006 fb97 	bl	8007a78 <HAL_I2CEx_ConfigAnalogFilter>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_I2C1_Init+0x64>
  {
    ret = HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8001354:	2100      	movs	r1, #0
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f006 fbd9 	bl	8007b0e <HAL_I2CEx_ConfigDigitalFilter>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_I2C1_Init+0x76>
  {
    ret = HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001366:	7bfb      	ldrb	r3, [r7, #15]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40005400 	.word	0x40005400
 8001374:	20100b19 	.word	0x20100b19

08001378 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b08a      	sub	sp, #40	; 0x28
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001380:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <I2C1_MspInit+0x84>)
 8001382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001384:	4a1d      	ldr	r2, [pc, #116]	; (80013fc <I2C1_MspInit+0x84>)
 8001386:	f043 0302 	orr.w	r3, r3, #2
 800138a:	6313      	str	r3, [r2, #48]	; 0x30
 800138c:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <I2C1_MspInit+0x84>)
 800138e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 8001398:	f44f 7380 	mov.w	r3, #256	; 0x100
 800139c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800139e:	2312      	movs	r3, #18
 80013a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a6:	2303      	movs	r3, #3
 80013a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 80013aa:	2304      	movs	r3, #4
 80013ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	4619      	mov	r1, r3
 80013b4:	4812      	ldr	r0, [pc, #72]	; (8001400 <I2C1_MspInit+0x88>)
 80013b6:	f005 fa89 	bl	80068cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 80013ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013c0:	2312      	movs	r3, #18
 80013c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c8:	2303      	movs	r3, #3
 80013ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 80013cc:	2304      	movs	r3, #4
 80013ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	4619      	mov	r1, r3
 80013d6:	480a      	ldr	r0, [pc, #40]	; (8001400 <I2C1_MspInit+0x88>)
 80013d8:	f005 fa78 	bl	80068cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013dc:	4b07      	ldr	r3, [pc, #28]	; (80013fc <I2C1_MspInit+0x84>)
 80013de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e0:	4a06      	ldr	r2, [pc, #24]	; (80013fc <I2C1_MspInit+0x84>)
 80013e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013e6:	6413      	str	r3, [r2, #64]	; 0x40
 80013e8:	4b04      	ldr	r3, [pc, #16]	; (80013fc <I2C1_MspInit+0x84>)
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 80013f4:	bf00      	nop
 80013f6:	3728      	adds	r7, #40	; 0x28
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020400 	.word	0x40020400

08001404 <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Disable Peripheral clock */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800140c:	4b09      	ldr	r3, [pc, #36]	; (8001434 <I2C1_MspDeInit+0x30>)
 800140e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001410:	4a08      	ldr	r2, [pc, #32]	; (8001434 <I2C1_MspDeInit+0x30>)
 8001412:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001416:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 8001418:	f44f 7180 	mov.w	r1, #256	; 0x100
 800141c:	4806      	ldr	r0, [pc, #24]	; (8001438 <I2C1_MspDeInit+0x34>)
 800141e:	f005 fc01 	bl	8006c24 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 8001422:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001426:	4804      	ldr	r0, [pc, #16]	; (8001438 <I2C1_MspDeInit+0x34>)
 8001428:	f005 fbfc 	bl	8006c24 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40023800 	.word	0x40023800
 8001438:	40020400 	.word	0x40020400

0800143c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001440:	4b06      	ldr	r3, [pc, #24]	; (800145c <SystemInit+0x20>)
 8001442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001446:	4a05      	ldr	r2, [pc, #20]	; (800145c <SystemInit+0x20>)
 8001448:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800144c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <update_val>:
 *      Author: Adam Polus
 */

#include "test_lib.h"

void update_val(char *tab,  uint16_t sound_probe, int i){
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	460b      	mov	r3, r1
 800146a:	607a      	str	r2, [r7, #4]
 800146c:	817b      	strh	r3, [r7, #10]
//		  tab[i] = sound_probe & 0xFF;
		  tab[i+1] = sound_probe & 0xFF;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3301      	adds	r3, #1
 8001472:	68fa      	ldr	r2, [r7, #12]
 8001474:	4413      	add	r3, r2
 8001476:	897a      	ldrh	r2, [r7, #10]
 8001478:	b2d2      	uxtb	r2, r2
 800147a:	701a      	strb	r2, [r3, #0]
	  tab[i] = sound_probe >> 8;
 800147c:	897b      	ldrh	r3, [r7, #10]
 800147e:	0a1b      	lsrs	r3, r3, #8
 8001480:	b299      	uxth	r1, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	4413      	add	r3, r2
 8001488:	b2ca      	uxtb	r2, r1
 800148a:	701a      	strb	r2, [r3, #0]
//	  tab[i+1] = sound_probe >> 8;
//	  tab[i] = 'a';
//	  tab[i+1] = 'a';
}
 800148c:	bf00      	nop
 800148e:	3714      	adds	r7, #20
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr

08001498 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149e:	f107 0310 	add.w	r3, r7, #16
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014b6:	4b1d      	ldr	r3, [pc, #116]	; (800152c <MX_TIM3_Init+0x94>)
 80014b8:	4a1d      	ldr	r2, [pc, #116]	; (8001530 <MX_TIM3_Init+0x98>)
 80014ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014bc:	4b1b      	ldr	r3, [pc, #108]	; (800152c <MX_TIM3_Init+0x94>)
 80014be:	2200      	movs	r2, #0
 80014c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c2:	4b1a      	ldr	r3, [pc, #104]	; (800152c <MX_TIM3_Init+0x94>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014c8:	4b18      	ldr	r3, [pc, #96]	; (800152c <MX_TIM3_Init+0x94>)
 80014ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <MX_TIM3_Init+0x94>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d6:	4b15      	ldr	r3, [pc, #84]	; (800152c <MX_TIM3_Init+0x94>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014dc:	4813      	ldr	r0, [pc, #76]	; (800152c <MX_TIM3_Init+0x94>)
 80014de:	f008 fb13 	bl	8009b08 <HAL_TIM_Base_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80014e8:	f7ff fc0e 	bl	8000d08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014f0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	4619      	mov	r1, r3
 80014f8:	480c      	ldr	r0, [pc, #48]	; (800152c <MX_TIM3_Init+0x94>)
 80014fa:	f008 fc7b 	bl	8009df4 <HAL_TIM_ConfigClockSource>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001504:	f7ff fc00 	bl	8000d08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001508:	2300      	movs	r3, #0
 800150a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	4619      	mov	r1, r3
 8001514:	4805      	ldr	r0, [pc, #20]	; (800152c <MX_TIM3_Init+0x94>)
 8001516:	f008 fea3 	bl	800a260 <HAL_TIMEx_MasterConfigSynchronization>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001520:	f7ff fbf2 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001524:	bf00      	nop
 8001526:	3720      	adds	r7, #32
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	2005e614 	.word	0x2005e614
 8001530:	40000400 	.word	0x40000400

08001534 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a0d      	ldr	r2, [pc, #52]	; (8001578 <HAL_TIM_Base_MspInit+0x44>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d113      	bne.n	800156e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001546:	4b0d      	ldr	r3, [pc, #52]	; (800157c <HAL_TIM_Base_MspInit+0x48>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	4a0c      	ldr	r2, [pc, #48]	; (800157c <HAL_TIM_Base_MspInit+0x48>)
 800154c:	f043 0302 	orr.w	r3, r3, #2
 8001550:	6413      	str	r3, [r2, #64]	; 0x40
 8001552:	4b0a      	ldr	r3, [pc, #40]	; (800157c <HAL_TIM_Base_MspInit+0x48>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2100      	movs	r1, #0
 8001562:	201d      	movs	r0, #29
 8001564:	f004 fbed 	bl	8005d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001568:	201d      	movs	r0, #29
 800156a:	f004 fc06 	bl	8005d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40000400 	.word	0x40000400
 800157c:	40023800 	.word	0x40023800

08001580 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 8001586:	4a15      	ldr	r2, [pc, #84]	; (80015dc <MX_USART3_UART_Init+0x5c>)
 8001588:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 128000;
 800158a:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 800158c:	f44f 32fa 	mov.w	r2, #128000	; 0x1f400
 8001590:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001592:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001598:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 800159a:	2200      	movs	r2, #0
 800159c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800159e:	4b0e      	ldr	r3, [pc, #56]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015a4:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015a6:	220c      	movs	r2, #12
 80015a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015aa:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015b0:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015b6:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015bc:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015be:	2200      	movs	r2, #0
 80015c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015c2:	4805      	ldr	r0, [pc, #20]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015c4:	f008 fef8 	bl	800a3b8 <HAL_UART_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80015ce:	f7ff fb9b 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	2005e660 	.word	0x2005e660
 80015dc:	40004800 	.word	0x40004800

080015e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b0ae      	sub	sp, #184	; 0xb8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	2290      	movs	r2, #144	; 0x90
 80015fe:	2100      	movs	r1, #0
 8001600:	4618      	mov	r0, r3
 8001602:	f00b ff2b 	bl	800d45c <memset>
  if(uartHandle->Instance==USART3)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a26      	ldr	r2, [pc, #152]	; (80016a4 <HAL_UART_MspInit+0xc4>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d144      	bne.n	800169a <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001610:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001614:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001616:	2300      	movs	r3, #0
 8001618:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	4618      	mov	r0, r3
 8001620:	f006 fff2 	bl	8008608 <HAL_RCCEx_PeriphCLKConfig>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800162a:	f7ff fb6d 	bl	8000d08 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800162e:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <HAL_UART_MspInit+0xc8>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001632:	4a1d      	ldr	r2, [pc, #116]	; (80016a8 <HAL_UART_MspInit+0xc8>)
 8001634:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001638:	6413      	str	r3, [r2, #64]	; 0x40
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <HAL_UART_MspInit+0xc8>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001642:	613b      	str	r3, [r7, #16]
 8001644:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <HAL_UART_MspInit+0xc8>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a17      	ldr	r2, [pc, #92]	; (80016a8 <HAL_UART_MspInit+0xc8>)
 800164c:	f043 0308 	orr.w	r3, r3, #8
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b15      	ldr	r3, [pc, #84]	; (80016a8 <HAL_UART_MspInit+0xc8>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0308 	and.w	r3, r3, #8
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800165e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001662:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001666:	2302      	movs	r3, #2
 8001668:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001672:	2303      	movs	r3, #3
 8001674:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001678:	2307      	movs	r3, #7
 800167a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800167e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001682:	4619      	mov	r1, r3
 8001684:	4809      	ldr	r0, [pc, #36]	; (80016ac <HAL_UART_MspInit+0xcc>)
 8001686:	f005 f921 	bl	80068cc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800168a:	2200      	movs	r2, #0
 800168c:	2100      	movs	r1, #0
 800168e:	2027      	movs	r0, #39	; 0x27
 8001690:	f004 fb57 	bl	8005d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001694:	2027      	movs	r0, #39	; 0x27
 8001696:	f004 fb70 	bl	8005d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800169a:	bf00      	nop
 800169c:	37b8      	adds	r7, #184	; 0xb8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40004800 	.word	0x40004800
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40020c00 	.word	0x40020c00

080016b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016b4:	480d      	ldr	r0, [pc, #52]	; (80016ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016b6:	490e      	ldr	r1, [pc, #56]	; (80016f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016b8:	4a0e      	ldr	r2, [pc, #56]	; (80016f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016bc:	e002      	b.n	80016c4 <LoopCopyDataInit>

080016be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016c2:	3304      	adds	r3, #4

080016c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c8:	d3f9      	bcc.n	80016be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ca:	4a0b      	ldr	r2, [pc, #44]	; (80016f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016cc:	4c0b      	ldr	r4, [pc, #44]	; (80016fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80016ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d0:	e001      	b.n	80016d6 <LoopFillZerobss>

080016d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d4:	3204      	adds	r2, #4

080016d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d8:	d3fb      	bcc.n	80016d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016da:	f7ff feaf 	bl	800143c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016de:	f00b fe99 	bl	800d414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016e2:	f7ff f9ef 	bl	8000ac4 <main>
  bx  lr    
 80016e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016e8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80016ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f0:	20000550 	.word	0x20000550
  ldr r2, =_sidata
 80016f4:	0800db00 	.word	0x0800db00
  ldr r2, =_sbss
 80016f8:	20000550 	.word	0x20000550
  ldr r4, =_ebss
 80016fc:	2005e748 	.word	0x2005e748

08001700 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001700:	e7fe      	b.n	8001700 <ADC_IRQHandler>
	...

08001704 <IIS2DLPC_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_RegisterBusIO(IIS2DLPC_Object_t *pObj, IIS2DLPC_IO_t *pIO)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2DLPC_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d103      	bne.n	8001720 <IIS2DLPC_RegisterBusIO+0x1c>
  {
    ret = IIS2DLPC_ERROR;
 8001718:	f04f 33ff 	mov.w	r3, #4294967295
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	e04d      	b.n	80017bc <IIS2DLPC_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685a      	ldr	r2, [r3, #4]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	7b1a      	ldrb	r2, [r3, #12]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	691a      	ldr	r2, [r3, #16]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	695a      	ldr	r2, [r3, #20]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	699a      	ldr	r2, [r3, #24]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4a1b      	ldr	r2, [pc, #108]	; (80017c8 <IIS2DLPC_RegisterBusIO+0xc4>)
 800175c:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a1a      	ldr	r2, [pc, #104]	; (80017cc <IIS2DLPC_RegisterBusIO+0xc8>)
 8001762:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d103      	bne.n	800177a <IIS2DLPC_RegisterBusIO+0x76>
    {
      ret = IIS2DLPC_ERROR;
 8001772:	f04f 33ff 	mov.w	r3, #4294967295
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	e020      	b.n	80017bc <IIS2DLPC_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != IIS2DLPC_OK)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4798      	blx	r3
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <IIS2DLPC_RegisterBusIO+0x8a>
    {
      ret = IIS2DLPC_ERROR;
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	e016      	b.n	80017bc <IIS2DLPC_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == IIS2DLPC_SPI_3WIRES_BUS) /* SPI 3-Wires */
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d112      	bne.n	80017bc <IIS2DLPC_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800179c:	2b00      	cmp	r3, #0
 800179e:	d10d      	bne.n	80017bc <IIS2DLPC_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x05;
 80017a0:	2305      	movs	r3, #5
 80017a2:	72fb      	strb	r3, [r7, #11]

          if (IIS2DLPC_Write_Reg(pObj, IIS2DLPC_CTRL2, data) != IIS2DLPC_OK)
 80017a4:	7afb      	ldrb	r3, [r7, #11]
 80017a6:	461a      	mov	r2, r3
 80017a8:	2121      	movs	r1, #33	; 0x21
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 fd67 	bl	800227e <IIS2DLPC_Write_Reg>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d002      	beq.n	80017bc <IIS2DLPC_RegisterBusIO+0xb8>
          {
            ret = IIS2DLPC_ERROR;
 80017b6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ba:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80017bc:	68fb      	ldr	r3, [r7, #12]
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	08002611 	.word	0x08002611
 80017cc:	08002647 	.word	0x08002647

080017d0 <IIS2DLPC_Init>:
 * @brief  Initialize the IIS2DLPC sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_Init(IIS2DLPC_Object_t *pObj)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (iis2dlpc_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS2DLPC_OK)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	331c      	adds	r3, #28
 80017dc:	2101      	movs	r1, #1
 80017de:	4618      	mov	r0, r3
 80017e0:	f001 fa52 	bl	8002c88 <iis2dlpc_auto_increment_set>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d002      	beq.n	80017f0 <IIS2DLPC_Init+0x20>
  {
    return IIS2DLPC_ERROR;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
 80017ee:	e04b      	b.n	8001888 <IIS2DLPC_Init+0xb8>
  }

  /* Enable BDU */
  if (iis2dlpc_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS2DLPC_OK)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	331c      	adds	r3, #28
 80017f4:	2101      	movs	r1, #1
 80017f6:	4618      	mov	r0, r3
 80017f8:	f001 f966 	bl	8002ac8 <iis2dlpc_block_data_update_set>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d002      	beq.n	8001808 <IIS2DLPC_Init+0x38>
  {
    return IIS2DLPC_ERROR;
 8001802:	f04f 33ff 	mov.w	r3, #4294967295
 8001806:	e03f      	b.n	8001888 <IIS2DLPC_Init+0xb8>
  }

  /* FIFO mode selection */
  if (iis2dlpc_fifo_mode_set(&(pObj->Ctx), IIS2DLPC_BYPASS_MODE) != IIS2DLPC_OK)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	331c      	adds	r3, #28
 800180c:	2100      	movs	r1, #0
 800180e:	4618      	mov	r0, r3
 8001810:	f001 fa60 	bl	8002cd4 <iis2dlpc_fifo_mode_set>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d002      	beq.n	8001820 <IIS2DLPC_Init+0x50>
  {
    return IIS2DLPC_ERROR;
 800181a:	f04f 33ff 	mov.w	r3, #4294967295
 800181e:	e033      	b.n	8001888 <IIS2DLPC_Init+0xb8>
  }

  /* Power mode selection */
  if (iis2dlpc_power_mode_set(&(pObj->Ctx), IIS2DLPC_HIGH_PERFORMANCE) != IIS2DLPC_OK)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	331c      	adds	r3, #28
 8001824:	2104      	movs	r1, #4
 8001826:	4618      	mov	r0, r3
 8001828:	f000 ff58 	bl	80026dc <iis2dlpc_power_mode_set>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d002      	beq.n	8001838 <IIS2DLPC_Init+0x68>
  {
    return IIS2DLPC_ERROR;
 8001832:	f04f 33ff 	mov.w	r3, #4294967295
 8001836:	e027      	b.n	8001888 <IIS2DLPC_Init+0xb8>
  }

  /* Select default output data rate. */
  pObj->acc_odr = 100.0f;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a15      	ldr	r2, [pc, #84]	; (8001890 <IIS2DLPC_Init+0xc0>)
 800183c:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Select default operating mode. */
  pObj->acc_operating_mode = IIS2DLPC_HIGH_PERFORMANCE_MODE;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  /* Select default low noise (disabled). */
  pObj->acc_low_noise = IIS2DLPC_LOW_NOISE_DISABLE;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Output data rate selection - power down. */
  if (iis2dlpc_data_rate_set(&(pObj->Ctx), IIS2DLPC_XL_ODR_OFF) != IIS2DLPC_OK)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	331c      	adds	r3, #28
 8001852:	2100      	movs	r1, #0
 8001854:	4618      	mov	r0, r3
 8001856:	f001 f849 	bl	80028ec <iis2dlpc_data_rate_set>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d002      	beq.n	8001866 <IIS2DLPC_Init+0x96>
  {
    return IIS2DLPC_ERROR;
 8001860:	f04f 33ff 	mov.w	r3, #4294967295
 8001864:	e010      	b.n	8001888 <IIS2DLPC_Init+0xb8>
  }

  /* Full scale selection. */
  if (iis2dlpc_full_scale_set(&(pObj->Ctx), IIS2DLPC_2g) != IIS2DLPC_OK)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	331c      	adds	r3, #28
 800186a:	2100      	movs	r1, #0
 800186c:	4618      	mov	r0, r3
 800186e:	f001 f951 	bl	8002b14 <iis2dlpc_full_scale_set>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d002      	beq.n	800187e <IIS2DLPC_Init+0xae>
  {
    return IIS2DLPC_ERROR;
 8001878:	f04f 33ff 	mov.w	r3, #4294967295
 800187c:	e004      	b.n	8001888 <IIS2DLPC_Init+0xb8>
  }

  pObj->is_initialized = 1;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2201      	movs	r2, #1
 8001882:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return IIS2DLPC_OK;
 8001886:	2300      	movs	r3, #0
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	42c80000 	.word	0x42c80000

08001894 <IIS2DLPC_DeInit>:
 * @brief  Deinitialize the IIS2DLPC sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_DeInit(IIS2DLPC_Object_t *pObj)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (IIS2DLPC_ACC_Disable(pObj) != IIS2DLPC_OK)
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f000 f888 	bl	80019b2 <IIS2DLPC_ACC_Disable>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d002      	beq.n	80018ae <IIS2DLPC_DeInit+0x1a>
  {
    return IIS2DLPC_ERROR;
 80018a8:	f04f 33ff 	mov.w	r3, #4294967295
 80018ac:	e010      	b.n	80018d0 <IIS2DLPC_DeInit+0x3c>
  }

  /* Reset output data rate. */
  pObj->acc_odr = 0.0f;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset operating mode to default value. */
  pObj->acc_operating_mode = IIS2DLPC_HIGH_PERFORMANCE_MODE;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  /* Reset low noise to default value (disabled). */
  pObj->acc_low_noise = IIS2DLPC_LOW_NOISE_DISABLE;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  pObj->is_initialized = 0;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return IIS2DLPC_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <IIS2DLPC_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ReadID(IIS2DLPC_Object_t *pObj, uint8_t *Id)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  if (iis2dlpc_device_id_get(&(pObj->Ctx), Id) != IIS2DLPC_OK)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	331c      	adds	r3, #28
 80018e6:	6839      	ldr	r1, [r7, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 f9bc 	bl	8002c66 <iis2dlpc_device_id_get>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <IIS2DLPC_ReadID+0x22>
  {
    return IIS2DLPC_ERROR;
 80018f4:	f04f 33ff 	mov.w	r3, #4294967295
 80018f8:	e000      	b.n	80018fc <IIS2DLPC_ReadID+0x24>
  }

  return IIS2DLPC_OK;
 80018fa:	2300      	movs	r3, #0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <IIS2DLPC_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to IIS2DLPC sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_GetCapabilities(IIS2DLPC_Object_t *pObj, IIS2DLPC_Capabilities_t *Capabilities)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	2201      	movs	r2, #1
 8001912:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	2200      	movs	r2, #0
 8001918:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	2200      	movs	r2, #0
 800191e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	2200      	movs	r2, #0
 8001924:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	2200      	movs	r2, #0
 800192a:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	2210      	movs	r2, #16
 8001930:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	2200      	movs	r2, #0
 8001936:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 1600.0f;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	4a06      	ldr	r2, [pc, #24]	; (800195c <IIS2DLPC_GetCapabilities+0x58>)
 8001944:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	619a      	str	r2, [r3, #24]
  return IIS2DLPC_OK;
 800194e:	2300      	movs	r3, #0
}
 8001950:	4618      	mov	r0, r3
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	44c80000 	.word	0x44c80000

08001960 <IIS2DLPC_ACC_Enable>:
 * @brief  Enable the IIS2DLPC accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_Enable(IIS2DLPC_Object_t *pObj)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800196e:	2b01      	cmp	r3, #1
 8001970:	d101      	bne.n	8001976 <IIS2DLPC_ACC_Enable+0x16>
  {
    return IIS2DLPC_OK;
 8001972:	2300      	movs	r3, #0
 8001974:	e019      	b.n	80019aa <IIS2DLPC_ACC_Enable+0x4a>
  }

  /* Output data rate selection. */
  if (IIS2DLPC_ACC_SetOutputDataRate_When_Enabled(pObj, pObj->acc_odr, pObj->acc_operating_mode, pObj->acc_low_noise) != IIS2DLPC_OK)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f893 1030 	ldrb.w	r1, [r3, #48]	; 0x30
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001988:	461a      	mov	r2, r3
 800198a:	eeb0 0a67 	vmov.f32	s0, s15
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 fc90 	bl	80022b4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <IIS2DLPC_ACC_Enable+0x40>
  {
    return IIS2DLPC_ERROR;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	e004      	b.n	80019aa <IIS2DLPC_ACC_Enable+0x4a>
  }

  pObj->acc_is_enabled = 1;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return IIS2DLPC_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <IIS2DLPC_ACC_Disable>:
 * @brief  Disable the IIS2DLPC accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_Disable(IIS2DLPC_Object_t *pObj)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d101      	bne.n	80019c8 <IIS2DLPC_ACC_Disable+0x16>
  {
    return IIS2DLPC_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	e010      	b.n	80019ea <IIS2DLPC_ACC_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (iis2dlpc_data_rate_set(&(pObj->Ctx), IIS2DLPC_XL_ODR_OFF) != IIS2DLPC_OK)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	331c      	adds	r3, #28
 80019cc:	2100      	movs	r1, #0
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 ff8c 	bl	80028ec <iis2dlpc_data_rate_set>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d002      	beq.n	80019e0 <IIS2DLPC_ACC_Disable+0x2e>
  {
    return IIS2DLPC_ERROR;
 80019da:	f04f 33ff 	mov.w	r3, #4294967295
 80019de:	e004      	b.n	80019ea <IIS2DLPC_ACC_Disable+0x38>
  }

  pObj->acc_is_enabled = 0;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return IIS2DLPC_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <IIS2DLPC_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_GetSensitivity(IIS2DLPC_Object_t *pObj, float *Sensitivity)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2DLPC_OK;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
  iis2dlpc_fs_t full_scale;
  iis2dlpc_mode_t mode;

  /* Read actual full scale selection from sensor. */
  if (iis2dlpc_full_scale_get(&(pObj->Ctx), &full_scale) != IIS2DLPC_OK)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	331c      	adds	r3, #28
 8001a06:	f107 020b 	add.w	r2, r7, #11
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f001 f8a7 	bl	8002b60 <iis2dlpc_full_scale_get>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d002      	beq.n	8001a1e <IIS2DLPC_ACC_GetSensitivity+0x2a>
  {
    return IIS2DLPC_ERROR;
 8001a18:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1c:	e0a0      	b.n	8001b60 <IIS2DLPC_ACC_GetSensitivity+0x16c>
  }

  /* Read actual power mode selection from sensor. */
  if (iis2dlpc_power_mode_get(&(pObj->Ctx), &mode) != IIS2DLPC_OK)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	331c      	adds	r3, #28
 8001a22:	f107 020a 	add.w	r2, r7, #10
 8001a26:	4611      	mov	r1, r2
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f000 fea5 	bl	8002778 <iis2dlpc_power_mode_get>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d002      	beq.n	8001a3a <IIS2DLPC_ACC_GetSensitivity+0x46>
  {
    return IIS2DLPC_ERROR;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
 8001a38:	e092      	b.n	8001b60 <IIS2DLPC_ACC_GetSensitivity+0x16c>
  }

  switch(mode)
 8001a3a:	7abb      	ldrb	r3, [r7, #10]
 8001a3c:	2b1b      	cmp	r3, #27
 8001a3e:	f200 8087 	bhi.w	8001b50 <IIS2DLPC_ACC_GetSensitivity+0x15c>
 8001a42:	a201      	add	r2, pc, #4	; (adr r2, 8001a48 <IIS2DLPC_ACC_GetSensitivity+0x54>)
 8001a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a48:	08001ab9 	.word	0x08001ab9
 8001a4c:	08001b05 	.word	0x08001b05
 8001a50:	08001b05 	.word	0x08001b05
 8001a54:	08001b05 	.word	0x08001b05
 8001a58:	08001b05 	.word	0x08001b05
 8001a5c:	08001b51 	.word	0x08001b51
 8001a60:	08001b51 	.word	0x08001b51
 8001a64:	08001b51 	.word	0x08001b51
 8001a68:	08001ab9 	.word	0x08001ab9
 8001a6c:	08001b05 	.word	0x08001b05
 8001a70:	08001b05 	.word	0x08001b05
 8001a74:	08001b05 	.word	0x08001b05
 8001a78:	08001b51 	.word	0x08001b51
 8001a7c:	08001b51 	.word	0x08001b51
 8001a80:	08001b51 	.word	0x08001b51
 8001a84:	08001b51 	.word	0x08001b51
 8001a88:	08001ab9 	.word	0x08001ab9
 8001a8c:	08001b05 	.word	0x08001b05
 8001a90:	08001b05 	.word	0x08001b05
 8001a94:	08001b05 	.word	0x08001b05
 8001a98:	08001b05 	.word	0x08001b05
 8001a9c:	08001b51 	.word	0x08001b51
 8001aa0:	08001b51 	.word	0x08001b51
 8001aa4:	08001b51 	.word	0x08001b51
 8001aa8:	08001ab9 	.word	0x08001ab9
 8001aac:	08001b05 	.word	0x08001b05
 8001ab0:	08001b05 	.word	0x08001b05
 8001ab4:	08001b05 	.word	0x08001b05
  {
    case IIS2DLPC_CONT_LOW_PWR_12bit:
    case IIS2DLPC_SINGLE_LOW_PWR_12bit:
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
    case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      switch (full_scale)
 8001ab8:	7afb      	ldrb	r3, [r7, #11]
 8001aba:	2b03      	cmp	r3, #3
 8001abc:	d81a      	bhi.n	8001af4 <IIS2DLPC_ACC_GetSensitivity+0x100>
 8001abe:	a201      	add	r2, pc, #4	; (adr r2, 8001ac4 <IIS2DLPC_ACC_GetSensitivity+0xd0>)
 8001ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac4:	08001ad5 	.word	0x08001ad5
 8001ac8:	08001add 	.word	0x08001add
 8001acc:	08001ae5 	.word	0x08001ae5
 8001ad0:	08001aed 	.word	0x08001aed
      {
        case IIS2DLPC_2g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_2G_LOPOW1_MODE;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	4a24      	ldr	r2, [pc, #144]	; (8001b68 <IIS2DLPC_ACC_GetSensitivity+0x174>)
 8001ad8:	601a      	str	r2, [r3, #0]
           break;
 8001ada:	e012      	b.n	8001b02 <IIS2DLPC_ACC_GetSensitivity+0x10e>

        case IIS2DLPC_4g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_4G_LOPOW1_MODE;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	4a23      	ldr	r2, [pc, #140]	; (8001b6c <IIS2DLPC_ACC_GetSensitivity+0x178>)
 8001ae0:	601a      	str	r2, [r3, #0]
          break;
 8001ae2:	e00e      	b.n	8001b02 <IIS2DLPC_ACC_GetSensitivity+0x10e>

        case IIS2DLPC_8g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_8G_LOPOW1_MODE;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	4a22      	ldr	r2, [pc, #136]	; (8001b70 <IIS2DLPC_ACC_GetSensitivity+0x17c>)
 8001ae8:	601a      	str	r2, [r3, #0]
           break;
 8001aea:	e00a      	b.n	8001b02 <IIS2DLPC_ACC_GetSensitivity+0x10e>

        case IIS2DLPC_16g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_16G_LOPOW1_MODE;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	4a21      	ldr	r2, [pc, #132]	; (8001b74 <IIS2DLPC_ACC_GetSensitivity+0x180>)
 8001af0:	601a      	str	r2, [r3, #0]
          break;
 8001af2:	e006      	b.n	8001b02 <IIS2DLPC_ACC_GetSensitivity+0x10e>

        default:
          *Sensitivity = -1.0f;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	4a20      	ldr	r2, [pc, #128]	; (8001b78 <IIS2DLPC_ACC_GetSensitivity+0x184>)
 8001af8:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8001afa:	f04f 33ff 	mov.w	r3, #4294967295
 8001afe:	60fb      	str	r3, [r7, #12]
          break;
 8001b00:	bf00      	nop
      }
      break;
 8001b02:	e02c      	b.n	8001b5e <IIS2DLPC_ACC_GetSensitivity+0x16a>
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_3:
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
      switch (full_scale)
 8001b04:	7afb      	ldrb	r3, [r7, #11]
 8001b06:	2b03      	cmp	r3, #3
 8001b08:	d81a      	bhi.n	8001b40 <IIS2DLPC_ACC_GetSensitivity+0x14c>
 8001b0a:	a201      	add	r2, pc, #4	; (adr r2, 8001b10 <IIS2DLPC_ACC_GetSensitivity+0x11c>)
 8001b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b10:	08001b21 	.word	0x08001b21
 8001b14:	08001b29 	.word	0x08001b29
 8001b18:	08001b31 	.word	0x08001b31
 8001b1c:	08001b39 	.word	0x08001b39
      {
        case IIS2DLPC_2g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_2G_OTHER_MODES;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	4a16      	ldr	r2, [pc, #88]	; (8001b7c <IIS2DLPC_ACC_GetSensitivity+0x188>)
 8001b24:	601a      	str	r2, [r3, #0]
           break;
 8001b26:	e012      	b.n	8001b4e <IIS2DLPC_ACC_GetSensitivity+0x15a>

        case IIS2DLPC_4g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_4G_OTHER_MODES;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	4a15      	ldr	r2, [pc, #84]	; (8001b80 <IIS2DLPC_ACC_GetSensitivity+0x18c>)
 8001b2c:	601a      	str	r2, [r3, #0]
          break;
 8001b2e:	e00e      	b.n	8001b4e <IIS2DLPC_ACC_GetSensitivity+0x15a>

        case IIS2DLPC_8g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_8G_OTHER_MODES;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	4a0d      	ldr	r2, [pc, #52]	; (8001b68 <IIS2DLPC_ACC_GetSensitivity+0x174>)
 8001b34:	601a      	str	r2, [r3, #0]
           break;
 8001b36:	e00a      	b.n	8001b4e <IIS2DLPC_ACC_GetSensitivity+0x15a>

        case IIS2DLPC_16g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_16G_OTHER_MODES;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	4a0c      	ldr	r2, [pc, #48]	; (8001b6c <IIS2DLPC_ACC_GetSensitivity+0x178>)
 8001b3c:	601a      	str	r2, [r3, #0]
          break;
 8001b3e:	e006      	b.n	8001b4e <IIS2DLPC_ACC_GetSensitivity+0x15a>

        default:
          *Sensitivity = -1.0f;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	4a0d      	ldr	r2, [pc, #52]	; (8001b78 <IIS2DLPC_ACC_GetSensitivity+0x184>)
 8001b44:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4a:	60fb      	str	r3, [r7, #12]
          break;
 8001b4c:	bf00      	nop
      }
      break;
 8001b4e:	e006      	b.n	8001b5e <IIS2DLPC_ACC_GetSensitivity+0x16a>

    default:
      *Sensitivity = -1.0f;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	4a09      	ldr	r2, [pc, #36]	; (8001b78 <IIS2DLPC_ACC_GetSensitivity+0x184>)
 8001b54:	601a      	str	r2, [r3, #0]
      ret = IIS2DLPC_ERROR;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	60fb      	str	r3, [r7, #12]
      break;
 8001b5c:	bf00      	nop
  }

  return ret;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	3f79db23 	.word	0x3f79db23
 8001b6c:	3ff9db23 	.word	0x3ff9db23
 8001b70:	4079db23 	.word	0x4079db23
 8001b74:	40f9db23 	.word	0x40f9db23
 8001b78:	bf800000 	.word	0xbf800000
 8001b7c:	3e79db23 	.word	0x3e79db23
 8001b80:	3ef9db23 	.word	0x3ef9db23

08001b84 <IIS2DLPC_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_GetOutputDataRate(IIS2DLPC_Object_t *pObj, float *Odr)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2DLPC_OK;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
  iis2dlpc_odr_t odr_low_level;
  iis2dlpc_mode_t mode;

  /* Get current output data rate. */
  if (iis2dlpc_data_rate_get(&(pObj->Ctx), &odr_low_level) != IIS2DLPC_OK)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	331c      	adds	r3, #28
 8001b96:	f107 020b 	add.w	r2, r7, #11
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f000 feeb 	bl	8002978 <iis2dlpc_data_rate_get>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d002      	beq.n	8001bae <IIS2DLPC_ACC_GetOutputDataRate+0x2a>
  {
    return IIS2DLPC_ERROR;
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bac:	e1b4      	b.n	8001f18 <IIS2DLPC_ACC_GetOutputDataRate+0x394>
  }

  /* Read actual power mode selection from sensor. */
  if (iis2dlpc_power_mode_get(&(pObj->Ctx), &mode) != IIS2DLPC_OK)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	331c      	adds	r3, #28
 8001bb2:	f107 020a 	add.w	r2, r7, #10
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f000 fddd 	bl	8002778 <iis2dlpc_power_mode_get>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d002      	beq.n	8001bca <IIS2DLPC_ACC_GetOutputDataRate+0x46>
  {
    return IIS2DLPC_ERROR;
 8001bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc8:	e1a6      	b.n	8001f18 <IIS2DLPC_ACC_GetOutputDataRate+0x394>
  }

  switch (odr_low_level)
 8001bca:	7afb      	ldrb	r3, [r7, #11]
 8001bcc:	2b22      	cmp	r3, #34	; 0x22
 8001bce:	f200 819b 	bhi.w	8001f08 <IIS2DLPC_ACC_GetOutputDataRate+0x384>
 8001bd2:	a201      	add	r2, pc, #4	; (adr r2, 8001bd8 <IIS2DLPC_ACC_GetOutputDataRate+0x54>)
 8001bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bd8:	08001c65 	.word	0x08001c65
 8001bdc:	08001c6f 	.word	0x08001c6f
 8001be0:	08001d0d 	.word	0x08001d0d
 8001be4:	08001d15 	.word	0x08001d15
 8001be8:	08001d1d 	.word	0x08001d1d
 8001bec:	08001d25 	.word	0x08001d25
 8001bf0:	08001d2d 	.word	0x08001d2d
 8001bf4:	08001d35 	.word	0x08001d35
 8001bf8:	08001dd1 	.word	0x08001dd1
 8001bfc:	08001e6d 	.word	0x08001e6d
 8001c00:	08001f09 	.word	0x08001f09
 8001c04:	08001f09 	.word	0x08001f09
 8001c08:	08001f09 	.word	0x08001f09
 8001c0c:	08001f09 	.word	0x08001f09
 8001c10:	08001f09 	.word	0x08001f09
 8001c14:	08001f09 	.word	0x08001f09
 8001c18:	08001f09 	.word	0x08001f09
 8001c1c:	08001f09 	.word	0x08001f09
 8001c20:	08001c65 	.word	0x08001c65
 8001c24:	08001f09 	.word	0x08001f09
 8001c28:	08001f09 	.word	0x08001f09
 8001c2c:	08001f09 	.word	0x08001f09
 8001c30:	08001f09 	.word	0x08001f09
 8001c34:	08001f09 	.word	0x08001f09
 8001c38:	08001f09 	.word	0x08001f09
 8001c3c:	08001f09 	.word	0x08001f09
 8001c40:	08001f09 	.word	0x08001f09
 8001c44:	08001f09 	.word	0x08001f09
 8001c48:	08001f09 	.word	0x08001f09
 8001c4c:	08001f09 	.word	0x08001f09
 8001c50:	08001f09 	.word	0x08001f09
 8001c54:	08001f09 	.word	0x08001f09
 8001c58:	08001f09 	.word	0x08001f09
 8001c5c:	08001f09 	.word	0x08001f09
 8001c60:	08001c65 	.word	0x08001c65
  {
    case IIS2DLPC_XL_ODR_OFF:
    case IIS2DLPC_XL_SET_SW_TRIG:
    case IIS2DLPC_XL_SET_PIN_TRIG:
      *Odr = 0.0f;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
      break;
 8001c6c:	e153      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_1Hz6_LP_ONLY:
      switch (mode)
 8001c6e:	7abb      	ldrb	r3, [r7, #10]
 8001c70:	2b1b      	cmp	r3, #27
 8001c72:	d843      	bhi.n	8001cfc <IIS2DLPC_ACC_GetOutputDataRate+0x178>
 8001c74:	a201      	add	r2, pc, #4	; (adr r2, 8001c7c <IIS2DLPC_ACC_GetOutputDataRate+0xf8>)
 8001c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c7a:	bf00      	nop
 8001c7c:	08001cf5 	.word	0x08001cf5
 8001c80:	08001cf5 	.word	0x08001cf5
 8001c84:	08001cf5 	.word	0x08001cf5
 8001c88:	08001cf5 	.word	0x08001cf5
 8001c8c:	08001ced 	.word	0x08001ced
 8001c90:	08001cfd 	.word	0x08001cfd
 8001c94:	08001cfd 	.word	0x08001cfd
 8001c98:	08001cfd 	.word	0x08001cfd
 8001c9c:	08001cf5 	.word	0x08001cf5
 8001ca0:	08001cf5 	.word	0x08001cf5
 8001ca4:	08001cf5 	.word	0x08001cf5
 8001ca8:	08001cf5 	.word	0x08001cf5
 8001cac:	08001cfd 	.word	0x08001cfd
 8001cb0:	08001cfd 	.word	0x08001cfd
 8001cb4:	08001cfd 	.word	0x08001cfd
 8001cb8:	08001cfd 	.word	0x08001cfd
 8001cbc:	08001cf5 	.word	0x08001cf5
 8001cc0:	08001cf5 	.word	0x08001cf5
 8001cc4:	08001cf5 	.word	0x08001cf5
 8001cc8:	08001cf5 	.word	0x08001cf5
 8001ccc:	08001ced 	.word	0x08001ced
 8001cd0:	08001cfd 	.word	0x08001cfd
 8001cd4:	08001cfd 	.word	0x08001cfd
 8001cd8:	08001cfd 	.word	0x08001cfd
 8001cdc:	08001cf5 	.word	0x08001cf5
 8001ce0:	08001cf5 	.word	0x08001cf5
 8001ce4:	08001cf5 	.word	0x08001cf5
 8001ce8:	08001cf5 	.word	0x08001cf5
      {
        case IIS2DLPC_HIGH_PERFORMANCE:
        case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 12.5f;
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	4a8c      	ldr	r2, [pc, #560]	; (8001f20 <IIS2DLPC_ACC_GetOutputDataRate+0x39c>)
 8001cf0:	601a      	str	r2, [r3, #0]
           break;
 8001cf2:	e00a      	b.n	8001d0a <IIS2DLPC_ACC_GetOutputDataRate+0x186>
        case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 1.6f;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	4a8b      	ldr	r2, [pc, #556]	; (8001f24 <IIS2DLPC_ACC_GetOutputDataRate+0x3a0>)
 8001cf8:	601a      	str	r2, [r3, #0]
          break;
 8001cfa:	e006      	b.n	8001d0a <IIS2DLPC_ACC_GetOutputDataRate+0x186>

        default:
          *Odr = -1.0f;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	4a8a      	ldr	r2, [pc, #552]	; (8001f28 <IIS2DLPC_ACC_GetOutputDataRate+0x3a4>)
 8001d00:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8001d02:	f04f 33ff 	mov.w	r3, #4294967295
 8001d06:	60fb      	str	r3, [r7, #12]
          break;
 8001d08:	bf00      	nop
      }
      break;
 8001d0a:	e104      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	4a84      	ldr	r2, [pc, #528]	; (8001f20 <IIS2DLPC_ACC_GetOutputDataRate+0x39c>)
 8001d10:	601a      	str	r2, [r3, #0]
      break;
 8001d12:	e100      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_25Hz:
      *Odr = 25.0f;
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	4a85      	ldr	r2, [pc, #532]	; (8001f2c <IIS2DLPC_ACC_GetOutputDataRate+0x3a8>)
 8001d18:	601a      	str	r2, [r3, #0]
      break;
 8001d1a:	e0fc      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_50Hz:
      *Odr = 50.0f;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	4a84      	ldr	r2, [pc, #528]	; (8001f30 <IIS2DLPC_ACC_GetOutputDataRate+0x3ac>)
 8001d20:	601a      	str	r2, [r3, #0]
      break;
 8001d22:	e0f8      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_100Hz:
      *Odr = 100.0f;
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	4a83      	ldr	r2, [pc, #524]	; (8001f34 <IIS2DLPC_ACC_GetOutputDataRate+0x3b0>)
 8001d28:	601a      	str	r2, [r3, #0]
      break;
 8001d2a:	e0f4      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_200Hz:
      *Odr = 200.0f;
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	4a82      	ldr	r2, [pc, #520]	; (8001f38 <IIS2DLPC_ACC_GetOutputDataRate+0x3b4>)
 8001d30:	601a      	str	r2, [r3, #0]
      break;
 8001d32:	e0f0      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_400Hz:
      switch (mode)
 8001d34:	7abb      	ldrb	r3, [r7, #10]
 8001d36:	2b1b      	cmp	r3, #27
 8001d38:	d842      	bhi.n	8001dc0 <IIS2DLPC_ACC_GetOutputDataRate+0x23c>
 8001d3a:	a201      	add	r2, pc, #4	; (adr r2, 8001d40 <IIS2DLPC_ACC_GetOutputDataRate+0x1bc>)
 8001d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d40:	08001db9 	.word	0x08001db9
 8001d44:	08001db9 	.word	0x08001db9
 8001d48:	08001db9 	.word	0x08001db9
 8001d4c:	08001db9 	.word	0x08001db9
 8001d50:	08001db1 	.word	0x08001db1
 8001d54:	08001dc1 	.word	0x08001dc1
 8001d58:	08001dc1 	.word	0x08001dc1
 8001d5c:	08001dc1 	.word	0x08001dc1
 8001d60:	08001db9 	.word	0x08001db9
 8001d64:	08001db9 	.word	0x08001db9
 8001d68:	08001db9 	.word	0x08001db9
 8001d6c:	08001db9 	.word	0x08001db9
 8001d70:	08001dc1 	.word	0x08001dc1
 8001d74:	08001dc1 	.word	0x08001dc1
 8001d78:	08001dc1 	.word	0x08001dc1
 8001d7c:	08001dc1 	.word	0x08001dc1
 8001d80:	08001db9 	.word	0x08001db9
 8001d84:	08001db9 	.word	0x08001db9
 8001d88:	08001db9 	.word	0x08001db9
 8001d8c:	08001db9 	.word	0x08001db9
 8001d90:	08001db1 	.word	0x08001db1
 8001d94:	08001dc1 	.word	0x08001dc1
 8001d98:	08001dc1 	.word	0x08001dc1
 8001d9c:	08001dc1 	.word	0x08001dc1
 8001da0:	08001db9 	.word	0x08001db9
 8001da4:	08001db9 	.word	0x08001db9
 8001da8:	08001db9 	.word	0x08001db9
 8001dac:	08001db9 	.word	0x08001db9
      {
        case IIS2DLPC_HIGH_PERFORMANCE:
        case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 400.0f;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	4a62      	ldr	r2, [pc, #392]	; (8001f3c <IIS2DLPC_ACC_GetOutputDataRate+0x3b8>)
 8001db4:	601a      	str	r2, [r3, #0]
           break;
 8001db6:	e00a      	b.n	8001dce <IIS2DLPC_ACC_GetOutputDataRate+0x24a>
        case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	4a5f      	ldr	r2, [pc, #380]	; (8001f38 <IIS2DLPC_ACC_GetOutputDataRate+0x3b4>)
 8001dbc:	601a      	str	r2, [r3, #0]
          break;
 8001dbe:	e006      	b.n	8001dce <IIS2DLPC_ACC_GetOutputDataRate+0x24a>

        default:
          *Odr = -1.0f;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	4a59      	ldr	r2, [pc, #356]	; (8001f28 <IIS2DLPC_ACC_GetOutputDataRate+0x3a4>)
 8001dc4:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8001dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dca:	60fb      	str	r3, [r7, #12]
          break;
 8001dcc:	bf00      	nop
      }
      break;
 8001dce:	e0a2      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_800Hz:
      switch (mode)
 8001dd0:	7abb      	ldrb	r3, [r7, #10]
 8001dd2:	2b1b      	cmp	r3, #27
 8001dd4:	d842      	bhi.n	8001e5c <IIS2DLPC_ACC_GetOutputDataRate+0x2d8>
 8001dd6:	a201      	add	r2, pc, #4	; (adr r2, 8001ddc <IIS2DLPC_ACC_GetOutputDataRate+0x258>)
 8001dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ddc:	08001e55 	.word	0x08001e55
 8001de0:	08001e55 	.word	0x08001e55
 8001de4:	08001e55 	.word	0x08001e55
 8001de8:	08001e55 	.word	0x08001e55
 8001dec:	08001e4d 	.word	0x08001e4d
 8001df0:	08001e5d 	.word	0x08001e5d
 8001df4:	08001e5d 	.word	0x08001e5d
 8001df8:	08001e5d 	.word	0x08001e5d
 8001dfc:	08001e55 	.word	0x08001e55
 8001e00:	08001e55 	.word	0x08001e55
 8001e04:	08001e55 	.word	0x08001e55
 8001e08:	08001e55 	.word	0x08001e55
 8001e0c:	08001e5d 	.word	0x08001e5d
 8001e10:	08001e5d 	.word	0x08001e5d
 8001e14:	08001e5d 	.word	0x08001e5d
 8001e18:	08001e5d 	.word	0x08001e5d
 8001e1c:	08001e55 	.word	0x08001e55
 8001e20:	08001e55 	.word	0x08001e55
 8001e24:	08001e55 	.word	0x08001e55
 8001e28:	08001e55 	.word	0x08001e55
 8001e2c:	08001e4d 	.word	0x08001e4d
 8001e30:	08001e5d 	.word	0x08001e5d
 8001e34:	08001e5d 	.word	0x08001e5d
 8001e38:	08001e5d 	.word	0x08001e5d
 8001e3c:	08001e55 	.word	0x08001e55
 8001e40:	08001e55 	.word	0x08001e55
 8001e44:	08001e55 	.word	0x08001e55
 8001e48:	08001e55 	.word	0x08001e55
      {
        case IIS2DLPC_HIGH_PERFORMANCE:
        case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 800.0f;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	4a3c      	ldr	r2, [pc, #240]	; (8001f40 <IIS2DLPC_ACC_GetOutputDataRate+0x3bc>)
 8001e50:	601a      	str	r2, [r3, #0]
           break;
 8001e52:	e00a      	b.n	8001e6a <IIS2DLPC_ACC_GetOutputDataRate+0x2e6>
        case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	4a38      	ldr	r2, [pc, #224]	; (8001f38 <IIS2DLPC_ACC_GetOutputDataRate+0x3b4>)
 8001e58:	601a      	str	r2, [r3, #0]
          break;
 8001e5a:	e006      	b.n	8001e6a <IIS2DLPC_ACC_GetOutputDataRate+0x2e6>

        default:
          *Odr = -1.0f;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	4a32      	ldr	r2, [pc, #200]	; (8001f28 <IIS2DLPC_ACC_GetOutputDataRate+0x3a4>)
 8001e60:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8001e62:	f04f 33ff 	mov.w	r3, #4294967295
 8001e66:	60fb      	str	r3, [r7, #12]
          break;
 8001e68:	bf00      	nop
      }
      break;
 8001e6a:	e054      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    case IIS2DLPC_XL_ODR_1k6Hz:
      switch (mode)
 8001e6c:	7abb      	ldrb	r3, [r7, #10]
 8001e6e:	2b1b      	cmp	r3, #27
 8001e70:	d842      	bhi.n	8001ef8 <IIS2DLPC_ACC_GetOutputDataRate+0x374>
 8001e72:	a201      	add	r2, pc, #4	; (adr r2, 8001e78 <IIS2DLPC_ACC_GetOutputDataRate+0x2f4>)
 8001e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e78:	08001ef1 	.word	0x08001ef1
 8001e7c:	08001ef1 	.word	0x08001ef1
 8001e80:	08001ef1 	.word	0x08001ef1
 8001e84:	08001ef1 	.word	0x08001ef1
 8001e88:	08001ee9 	.word	0x08001ee9
 8001e8c:	08001ef9 	.word	0x08001ef9
 8001e90:	08001ef9 	.word	0x08001ef9
 8001e94:	08001ef9 	.word	0x08001ef9
 8001e98:	08001ef1 	.word	0x08001ef1
 8001e9c:	08001ef1 	.word	0x08001ef1
 8001ea0:	08001ef1 	.word	0x08001ef1
 8001ea4:	08001ef1 	.word	0x08001ef1
 8001ea8:	08001ef9 	.word	0x08001ef9
 8001eac:	08001ef9 	.word	0x08001ef9
 8001eb0:	08001ef9 	.word	0x08001ef9
 8001eb4:	08001ef9 	.word	0x08001ef9
 8001eb8:	08001ef1 	.word	0x08001ef1
 8001ebc:	08001ef1 	.word	0x08001ef1
 8001ec0:	08001ef1 	.word	0x08001ef1
 8001ec4:	08001ef1 	.word	0x08001ef1
 8001ec8:	08001ee9 	.word	0x08001ee9
 8001ecc:	08001ef9 	.word	0x08001ef9
 8001ed0:	08001ef9 	.word	0x08001ef9
 8001ed4:	08001ef9 	.word	0x08001ef9
 8001ed8:	08001ef1 	.word	0x08001ef1
 8001edc:	08001ef1 	.word	0x08001ef1
 8001ee0:	08001ef1 	.word	0x08001ef1
 8001ee4:	08001ef1 	.word	0x08001ef1
      {
        case IIS2DLPC_HIGH_PERFORMANCE:
        case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 1600.0f;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	4a16      	ldr	r2, [pc, #88]	; (8001f44 <IIS2DLPC_ACC_GetOutputDataRate+0x3c0>)
 8001eec:	601a      	str	r2, [r3, #0]
           break;
 8001eee:	e00a      	b.n	8001f06 <IIS2DLPC_ACC_GetOutputDataRate+0x382>
        case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	4a11      	ldr	r2, [pc, #68]	; (8001f38 <IIS2DLPC_ACC_GetOutputDataRate+0x3b4>)
 8001ef4:	601a      	str	r2, [r3, #0]
          break;
 8001ef6:	e006      	b.n	8001f06 <IIS2DLPC_ACC_GetOutputDataRate+0x382>

        default:
          *Odr = -1.0f;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	4a0b      	ldr	r2, [pc, #44]	; (8001f28 <IIS2DLPC_ACC_GetOutputDataRate+0x3a4>)
 8001efc:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8001efe:	f04f 33ff 	mov.w	r3, #4294967295
 8001f02:	60fb      	str	r3, [r7, #12]
          break;
 8001f04:	bf00      	nop
      }
      break;
 8001f06:	e006      	b.n	8001f16 <IIS2DLPC_ACC_GetOutputDataRate+0x392>

    default:
      *Odr = -1.0f;
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	4a07      	ldr	r2, [pc, #28]	; (8001f28 <IIS2DLPC_ACC_GetOutputDataRate+0x3a4>)
 8001f0c:	601a      	str	r2, [r3, #0]
      ret = IIS2DLPC_ERROR;
 8001f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f12:	60fb      	str	r3, [r7, #12]
      break;
 8001f14:	bf00      	nop
  }

  return ret;
 8001f16:	68fb      	ldr	r3, [r7, #12]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3710      	adds	r7, #16
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	41480000 	.word	0x41480000
 8001f24:	3fcccccd 	.word	0x3fcccccd
 8001f28:	bf800000 	.word	0xbf800000
 8001f2c:	41c80000 	.word	0x41c80000
 8001f30:	42480000 	.word	0x42480000
 8001f34:	42c80000 	.word	0x42c80000
 8001f38:	43480000 	.word	0x43480000
 8001f3c:	43c80000 	.word	0x43c80000
 8001f40:	44480000 	.word	0x44480000
 8001f44:	44c80000 	.word	0x44c80000

08001f48 <IIS2DLPC_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_SetOutputDataRate(IIS2DLPC_Object_t *pObj, float Odr)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	ed87 0a00 	vstr	s0, [r7]
  /* By default we use High Performance mode and Low Noise disabled */
  return IIS2DLPC_ACC_SetOutputDataRate_With_Mode(pObj, Odr, IIS2DLPC_HIGH_PERFORMANCE_MODE, IIS2DLPC_LOW_NOISE_DISABLE);
 8001f54:	2200      	movs	r2, #0
 8001f56:	2100      	movs	r1, #0
 8001f58:	ed97 0a00 	vldr	s0, [r7]
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f000 f805 	bl	8001f6c <IIS2DLPC_ACC_SetOutputDataRate_With_Mode>
 8001f62:	4603      	mov	r3, r0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <IIS2DLPC_ACC_SetOutputDataRate_With_Mode>:
 * @param  Mode the operating mode to be used
 * @param  Noise the low noise option
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_SetOutputDataRate_With_Mode(IIS2DLPC_Object_t *pObj, float Odr, IIS2DLPC_Operating_Mode_t Mode, IIS2DLPC_Low_Noise_t Noise)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	71fb      	strb	r3, [r7, #7]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	71bb      	strb	r3, [r7, #6]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d109      	bne.n	8001f9e <IIS2DLPC_ACC_SetOutputDataRate_With_Mode+0x32>
  {
    return IIS2DLPC_ACC_SetOutputDataRate_When_Enabled(pObj, Odr, Mode, Noise);
 8001f8a:	79ba      	ldrb	r2, [r7, #6]
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	4619      	mov	r1, r3
 8001f90:	ed97 0a02 	vldr	s0, [r7, #8]
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f000 f98d 	bl	80022b4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	e008      	b.n	8001fb0 <IIS2DLPC_ACC_SetOutputDataRate_With_Mode+0x44>
  }
  else
  {
    return IIS2DLPC_ACC_SetOutputDataRate_When_Disabled(pObj, Odr, Mode, Noise);
 8001f9e:	79ba      	ldrb	r2, [r7, #6]
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	ed97 0a02 	vldr	s0, [r7, #8]
 8001fa8:	68f8      	ldr	r0, [r7, #12]
 8001faa:	f000 fa9f 	bl	80024ec <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled>
 8001fae:	4603      	mov	r3, r0
  }
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <IIS2DLPC_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_GetFullScale(IIS2DLPC_Object_t *pObj, int32_t *FullScale)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2DLPC_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
  iis2dlpc_fs_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (iis2dlpc_full_scale_get(&(pObj->Ctx), &fs_low_level) != IIS2DLPC_OK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	331c      	adds	r3, #28
 8001fca:	f107 020b 	add.w	r2, r7, #11
 8001fce:	4611      	mov	r1, r2
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 fdc5 	bl	8002b60 <iis2dlpc_full_scale_get>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <IIS2DLPC_ACC_GetFullScale+0x2a>
  {
    return IIS2DLPC_ERROR;
 8001fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe0:	e027      	b.n	8002032 <IIS2DLPC_ACC_GetFullScale+0x7a>
  }

  switch (fs_low_level)
 8001fe2:	7afb      	ldrb	r3, [r7, #11]
 8001fe4:	2b03      	cmp	r3, #3
 8001fe6:	d81b      	bhi.n	8002020 <IIS2DLPC_ACC_GetFullScale+0x68>
 8001fe8:	a201      	add	r2, pc, #4	; (adr r2, 8001ff0 <IIS2DLPC_ACC_GetFullScale+0x38>)
 8001fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fee:	bf00      	nop
 8001ff0:	08002001 	.word	0x08002001
 8001ff4:	08002009 	.word	0x08002009
 8001ff8:	08002011 	.word	0x08002011
 8001ffc:	08002019 	.word	0x08002019
  {
    case IIS2DLPC_2g:
      *FullScale =  2;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	2202      	movs	r2, #2
 8002004:	601a      	str	r2, [r3, #0]
      break;
 8002006:	e013      	b.n	8002030 <IIS2DLPC_ACC_GetFullScale+0x78>

    case IIS2DLPC_4g:
      *FullScale =  4;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2204      	movs	r2, #4
 800200c:	601a      	str	r2, [r3, #0]
      break;
 800200e:	e00f      	b.n	8002030 <IIS2DLPC_ACC_GetFullScale+0x78>

    case IIS2DLPC_8g:
      *FullScale =  8;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	2208      	movs	r2, #8
 8002014:	601a      	str	r2, [r3, #0]
      break;
 8002016:	e00b      	b.n	8002030 <IIS2DLPC_ACC_GetFullScale+0x78>

    case IIS2DLPC_16g:
      *FullScale = 16;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	2210      	movs	r2, #16
 800201c:	601a      	str	r2, [r3, #0]
      break;
 800201e:	e007      	b.n	8002030 <IIS2DLPC_ACC_GetFullScale+0x78>

    default:
      *FullScale = -1;
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	f04f 32ff 	mov.w	r2, #4294967295
 8002026:	601a      	str	r2, [r3, #0]
      ret = IIS2DLPC_ERROR;
 8002028:	f04f 33ff 	mov.w	r3, #4294967295
 800202c:	60fb      	str	r3, [r7, #12]
      break;
 800202e:	bf00      	nop
  }

  return ret;
 8002030:	68fb      	ldr	r3, [r7, #12]
}
 8002032:	4618      	mov	r0, r3
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop

0800203c <IIS2DLPC_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_SetFullScale(IIS2DLPC_Object_t *pObj, int32_t FullScale)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  iis2dlpc_fs_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? IIS2DLPC_2g
         : (FullScale <= 4) ? IIS2DLPC_4g
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	2b02      	cmp	r3, #2
 800204a:	dd0b      	ble.n	8002064 <IIS2DLPC_ACC_SetFullScale+0x28>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	2b04      	cmp	r3, #4
 8002050:	dd06      	ble.n	8002060 <IIS2DLPC_ACC_SetFullScale+0x24>
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	2b08      	cmp	r3, #8
 8002056:	dc01      	bgt.n	800205c <IIS2DLPC_ACC_SetFullScale+0x20>
 8002058:	2302      	movs	r3, #2
 800205a:	e004      	b.n	8002066 <IIS2DLPC_ACC_SetFullScale+0x2a>
 800205c:	2303      	movs	r3, #3
 800205e:	e002      	b.n	8002066 <IIS2DLPC_ACC_SetFullScale+0x2a>
 8002060:	2301      	movs	r3, #1
 8002062:	e000      	b.n	8002066 <IIS2DLPC_ACC_SetFullScale+0x2a>
 8002064:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? IIS2DLPC_2g
 8002066:	73fb      	strb	r3, [r7, #15]
         : (FullScale <= 8) ? IIS2DLPC_8g
         :                    IIS2DLPC_16g;

  if (iis2dlpc_full_scale_set(&(pObj->Ctx), new_fs) != IIS2DLPC_OK)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	331c      	adds	r3, #28
 800206c:	7bfa      	ldrb	r2, [r7, #15]
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f000 fd4f 	bl	8002b14 <iis2dlpc_full_scale_set>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d002      	beq.n	8002082 <IIS2DLPC_ACC_SetFullScale+0x46>
  {
    return IIS2DLPC_ERROR;
 800207c:	f04f 33ff 	mov.w	r3, #4294967295
 8002080:	e000      	b.n	8002084 <IIS2DLPC_ACC_SetFullScale+0x48>
  }

  return IIS2DLPC_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <IIS2DLPC_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_GetAxesRaw(IIS2DLPC_Object_t *pObj, IIS2DLPC_AxesRaw_t *Value)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  iis2dlpc_axis3bit16_t data_raw;
  iis2dlpc_mode_t mode;
  int32_t ret = IIS2DLPC_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]

  /* Read actual power mode selection from sensor. */
  if (iis2dlpc_power_mode_get(&(pObj->Ctx), &mode) != IIS2DLPC_OK)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	331c      	adds	r3, #28
 800209e:	f107 020b 	add.w	r2, r7, #11
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f000 fb67 	bl	8002778 <iis2dlpc_power_mode_get>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d002      	beq.n	80020b6 <IIS2DLPC_ACC_GetAxesRaw+0x2a>
  {
    return IIS2DLPC_ERROR;
 80020b0:	f04f 33ff 	mov.w	r3, #4294967295
 80020b4:	e089      	b.n	80021ca <IIS2DLPC_ACC_GetAxesRaw+0x13e>
  }

  /* Read raw data values. */
  if (iis2dlpc_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS2DLPC_OK)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	331c      	adds	r3, #28
 80020ba:	f107 020c 	add.w	r2, r7, #12
 80020be:	4611      	mov	r1, r2
 80020c0:	4618      	mov	r0, r3
 80020c2:	f000 fd85 	bl	8002bd0 <iis2dlpc_acceleration_raw_get>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d002      	beq.n	80020d2 <IIS2DLPC_ACC_GetAxesRaw+0x46>
  {
    return IIS2DLPC_ERROR;
 80020cc:	f04f 33ff 	mov.w	r3, #4294967295
 80020d0:	e07b      	b.n	80021ca <IIS2DLPC_ACC_GetAxesRaw+0x13e>
  }

  switch(mode)
 80020d2:	7afb      	ldrb	r3, [r7, #11]
 80020d4:	2b1b      	cmp	r3, #27
 80020d6:	d873      	bhi.n	80021c0 <IIS2DLPC_ACC_GetAxesRaw+0x134>
 80020d8:	a201      	add	r2, pc, #4	; (adr r2, 80020e0 <IIS2DLPC_ACC_GetAxesRaw+0x54>)
 80020da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020de:	bf00      	nop
 80020e0:	08002151 	.word	0x08002151
 80020e4:	08002189 	.word	0x08002189
 80020e8:	08002189 	.word	0x08002189
 80020ec:	08002189 	.word	0x08002189
 80020f0:	08002189 	.word	0x08002189
 80020f4:	080021c1 	.word	0x080021c1
 80020f8:	080021c1 	.word	0x080021c1
 80020fc:	080021c1 	.word	0x080021c1
 8002100:	08002151 	.word	0x08002151
 8002104:	08002189 	.word	0x08002189
 8002108:	08002189 	.word	0x08002189
 800210c:	08002189 	.word	0x08002189
 8002110:	080021c1 	.word	0x080021c1
 8002114:	080021c1 	.word	0x080021c1
 8002118:	080021c1 	.word	0x080021c1
 800211c:	080021c1 	.word	0x080021c1
 8002120:	08002151 	.word	0x08002151
 8002124:	08002189 	.word	0x08002189
 8002128:	08002189 	.word	0x08002189
 800212c:	08002189 	.word	0x08002189
 8002130:	08002189 	.word	0x08002189
 8002134:	080021c1 	.word	0x080021c1
 8002138:	080021c1 	.word	0x080021c1
 800213c:	080021c1 	.word	0x080021c1
 8002140:	08002151 	.word	0x08002151
 8002144:	08002189 	.word	0x08002189
 8002148:	08002189 	.word	0x08002189
 800214c:	08002189 	.word	0x08002189
    case IIS2DLPC_CONT_LOW_PWR_12bit:
    case IIS2DLPC_SINGLE_LOW_PWR_12bit:
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
    case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      /* Data format 12 bits. */
      Value->x = (data_raw.i16bit[0] / 16);
 8002150:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002154:	2b00      	cmp	r3, #0
 8002156:	da00      	bge.n	800215a <IIS2DLPC_ACC_GetAxesRaw+0xce>
 8002158:	330f      	adds	r3, #15
 800215a:	111b      	asrs	r3, r3, #4
 800215c:	b21a      	sxth	r2, r3
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 16);
 8002162:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002166:	2b00      	cmp	r3, #0
 8002168:	da00      	bge.n	800216c <IIS2DLPC_ACC_GetAxesRaw+0xe0>
 800216a:	330f      	adds	r3, #15
 800216c:	111b      	asrs	r3, r3, #4
 800216e:	b21a      	sxth	r2, r3
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 16);
 8002174:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002178:	2b00      	cmp	r3, #0
 800217a:	da00      	bge.n	800217e <IIS2DLPC_ACC_GetAxesRaw+0xf2>
 800217c:	330f      	adds	r3, #15
 800217e:	111b      	asrs	r3, r3, #4
 8002180:	b21a      	sxth	r2, r3
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	809a      	strh	r2, [r3, #4]
      break;
 8002186:	e01f      	b.n	80021c8 <IIS2DLPC_ACC_GetAxesRaw+0x13c>
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
      /* Data format 14 bits. */
      Value->x = (data_raw.i16bit[0] / 4);
 8002188:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800218c:	2b00      	cmp	r3, #0
 800218e:	da00      	bge.n	8002192 <IIS2DLPC_ACC_GetAxesRaw+0x106>
 8002190:	3303      	adds	r3, #3
 8002192:	109b      	asrs	r3, r3, #2
 8002194:	b21a      	sxth	r2, r3
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 4);
 800219a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	da00      	bge.n	80021a4 <IIS2DLPC_ACC_GetAxesRaw+0x118>
 80021a2:	3303      	adds	r3, #3
 80021a4:	109b      	asrs	r3, r3, #2
 80021a6:	b21a      	sxth	r2, r3
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 4);
 80021ac:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	da00      	bge.n	80021b6 <IIS2DLPC_ACC_GetAxesRaw+0x12a>
 80021b4:	3303      	adds	r3, #3
 80021b6:	109b      	asrs	r3, r3, #2
 80021b8:	b21a      	sxth	r2, r3
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	809a      	strh	r2, [r3, #4]
      break;
 80021be:	e003      	b.n	80021c8 <IIS2DLPC_ACC_GetAxesRaw+0x13c>

    default:
      ret = IIS2DLPC_ERROR;
 80021c0:	f04f 33ff 	mov.w	r3, #4294967295
 80021c4:	617b      	str	r3, [r7, #20]
      break;
 80021c6:	bf00      	nop
  }

  return ret;
 80021c8:	697b      	ldr	r3, [r7, #20]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop

080021d4 <IIS2DLPC_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_ACC_GetAxes(IIS2DLPC_Object_t *pObj, IIS2DLPC_Axes_t *Acceleration)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  IIS2DLPC_AxesRaw_t data_raw;
  float sensitivity = 0.0f;
 80021de:	f04f 0300 	mov.w	r3, #0
 80021e2:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (IIS2DLPC_ACC_GetAxesRaw(pObj, &data_raw) != IIS2DLPC_OK)
 80021e4:	f107 0310 	add.w	r3, r7, #16
 80021e8:	4619      	mov	r1, r3
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7ff ff4e 	bl	800208c <IIS2DLPC_ACC_GetAxesRaw>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d002      	beq.n	80021fc <IIS2DLPC_ACC_GetAxes+0x28>
  {
    return IIS2DLPC_ERROR;
 80021f6:	f04f 33ff 	mov.w	r3, #4294967295
 80021fa:	e03c      	b.n	8002276 <IIS2DLPC_ACC_GetAxes+0xa2>
  }

  /* Get IIS2DLPC actual sensitivity. */
  if (IIS2DLPC_ACC_GetSensitivity(pObj, &sensitivity) != IIS2DLPC_OK)
 80021fc:	f107 030c 	add.w	r3, r7, #12
 8002200:	4619      	mov	r1, r3
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff fbf6 	bl	80019f4 <IIS2DLPC_ACC_GetSensitivity>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d002      	beq.n	8002214 <IIS2DLPC_ACC_GetAxes+0x40>
  {
    return IIS2DLPC_ERROR;
 800220e:	f04f 33ff 	mov.w	r3, #4294967295
 8002212:	e030      	b.n	8002276 <IIS2DLPC_ACC_GetAxes+0xa2>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 8002214:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002218:	ee07 3a90 	vmov	s15, r3
 800221c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002220:	edd7 7a03 	vldr	s15, [r7, #12]
 8002224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002228:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800222c:	ee17 2a90 	vmov	r2, s15
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 8002234:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002238:	ee07 3a90 	vmov	s15, r3
 800223c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002240:	edd7 7a03 	vldr	s15, [r7, #12]
 8002244:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002248:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800224c:	ee17 2a90 	vmov	r2, s15
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 8002254:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002258:	ee07 3a90 	vmov	s15, r3
 800225c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002260:	edd7 7a03 	vldr	s15, [r7, #12]
 8002264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002268:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800226c:	ee17 2a90 	vmov	r2, s15
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	609a      	str	r2, [r3, #8]

  return IIS2DLPC_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <IIS2DLPC_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2DLPC_Write_Reg(IIS2DLPC_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	460b      	mov	r3, r1
 8002288:	70fb      	strb	r3, [r7, #3]
 800228a:	4613      	mov	r3, r2
 800228c:	70bb      	strb	r3, [r7, #2]
  if (iis2dlpc_write_reg(&(pObj->Ctx), Reg, &Data, 1) != IIS2DLPC_OK)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f103 001c 	add.w	r0, r3, #28
 8002294:	1cba      	adds	r2, r7, #2
 8002296:	78f9      	ldrb	r1, [r7, #3]
 8002298:	2301      	movs	r3, #1
 800229a:	f000 fa07 	bl	80026ac <iis2dlpc_write_reg>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d002      	beq.n	80022aa <IIS2DLPC_Write_Reg+0x2c>
  {
    return IIS2DLPC_ERROR;
 80022a4:	f04f 33ff 	mov.w	r3, #4294967295
 80022a8:	e000      	b.n	80022ac <IIS2DLPC_Write_Reg+0x2e>
  }

  return IIS2DLPC_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled>:
 * @param  Mode the operating mode to be used
 * @param  Noise the low noise option
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t IIS2DLPC_ACC_SetOutputDataRate_When_Enabled(IIS2DLPC_Object_t *pObj, float Odr, IIS2DLPC_Operating_Mode_t Mode, IIS2DLPC_Low_Noise_t Noise)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	ed87 0a02 	vstr	s0, [r7, #8]
 80022c0:	460b      	mov	r3, r1
 80022c2:	71fb      	strb	r3, [r7, #7]
 80022c4:	4613      	mov	r3, r2
 80022c6:	71bb      	strb	r3, [r7, #6]
  iis2dlpc_odr_t new_odr;
  iis2dlpc_mode_t new_power_mode;

  switch (Mode)
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	3b01      	subs	r3, #1
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d80b      	bhi.n	80022e8 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x34>
 80022d0:	a201      	add	r2, pc, #4	; (adr r2, 80022d8 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x24>)
 80022d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022d6:	bf00      	nop
 80022d8:	08002315 	.word	0x08002315
 80022dc:	08002341 	.word	0x08002341
 80022e0:	0800236d 	.word	0x0800236d
 80022e4:	08002399 	.word	0x08002399
  {
    case IIS2DLPC_HIGH_PERFORMANCE_MODE:
    default:
      switch (Noise)
 80022e8:	79bb      	ldrb	r3, [r7, #6]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d002      	beq.n	80022f4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x40>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_HIGH_PERFORMANCE;
 80022ee:	2304      	movs	r3, #4
 80022f0:	75fb      	strb	r3, [r7, #23]
          break;
 80022f2:	e002      	b.n	80022fa <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x46>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE;
 80022f4:	2314      	movs	r3, #20
 80022f6:	75fb      	strb	r3, [r7, #23]
          break;
 80022f8:	bf00      	nop
      }

      /* If High Performance mode minimum ODR is 12.5Hz */
      if(Odr < 12.5f)
 80022fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80022fe:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8002302:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800230a:	d400      	bmi.n	800230e <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x5a>
      {
        Odr = 12.5f;
      }
      break;
 800230c:	e05a      	b.n	80023c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 12.5f;
 800230e:	4b6f      	ldr	r3, [pc, #444]	; (80024cc <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x218>)
 8002310:	60bb      	str	r3, [r7, #8]
      break;
 8002312:	e057      	b.n	80023c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x110>
    case IIS2DLPC_LOW_POWER_MODE4:
      switch (Noise)
 8002314:	79bb      	ldrb	r3, [r7, #6]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d002      	beq.n	8002320 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x6c>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_4;
 800231a:	2303      	movs	r3, #3
 800231c:	75fb      	strb	r3, [r7, #23]
          break;
 800231e:	e002      	b.n	8002326 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x72>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_4;
 8002320:	2313      	movs	r3, #19
 8002322:	75fb      	strb	r3, [r7, #23]
          break;
 8002324:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if(Odr > 200.0f)
 8002326:	edd7 7a02 	vldr	s15, [r7, #8]
 800232a:	ed9f 7a69 	vldr	s14, [pc, #420]	; 80024d0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x21c>
 800232e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002336:	dc00      	bgt.n	800233a <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x86>
      {
        Odr = 200.0f;
      }
      break;
 8002338:	e044      	b.n	80023c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 800233a:	4b66      	ldr	r3, [pc, #408]	; (80024d4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x220>)
 800233c:	60bb      	str	r3, [r7, #8]
      break;
 800233e:	e041      	b.n	80023c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x110>
    case IIS2DLPC_LOW_POWER_MODE3:
      switch (Noise)
 8002340:	79bb      	ldrb	r3, [r7, #6]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d002      	beq.n	800234c <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x98>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_3;
 8002346:	2302      	movs	r3, #2
 8002348:	75fb      	strb	r3, [r7, #23]
          break;
 800234a:	e002      	b.n	8002352 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x9e>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_3;
 800234c:	2312      	movs	r3, #18
 800234e:	75fb      	strb	r3, [r7, #23]
          break;
 8002350:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if(Odr > 200.0f)
 8002352:	edd7 7a02 	vldr	s15, [r7, #8]
 8002356:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80024d0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x21c>
 800235a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800235e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002362:	dc00      	bgt.n	8002366 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xb2>
      {
        Odr = 200.0f;
      }
      break;
 8002364:	e02e      	b.n	80023c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 8002366:	4b5b      	ldr	r3, [pc, #364]	; (80024d4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x220>)
 8002368:	60bb      	str	r3, [r7, #8]
      break;
 800236a:	e02b      	b.n	80023c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x110>
    case IIS2DLPC_LOW_POWER_MODE2:
      switch (Noise)
 800236c:	79bb      	ldrb	r3, [r7, #6]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d002      	beq.n	8002378 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xc4>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_2;
 8002372:	2301      	movs	r3, #1
 8002374:	75fb      	strb	r3, [r7, #23]
          break;
 8002376:	e002      	b.n	800237e <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xca>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2;
 8002378:	2311      	movs	r3, #17
 800237a:	75fb      	strb	r3, [r7, #23]
          break;
 800237c:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if(Odr > 200.0f)
 800237e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002382:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80024d0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x21c>
 8002386:	eef4 7ac7 	vcmpe.f32	s15, s14
 800238a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238e:	dc00      	bgt.n	8002392 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xde>
      {
        Odr = 200.0f;
      }
      break;
 8002390:	e018      	b.n	80023c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 8002392:	4b50      	ldr	r3, [pc, #320]	; (80024d4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x220>)
 8002394:	60bb      	str	r3, [r7, #8]
      break;
 8002396:	e015      	b.n	80023c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x110>
    case IIS2DLPC_LOW_POWER_MODE1:
      switch (Noise)
 8002398:	79bb      	ldrb	r3, [r7, #6]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d002      	beq.n	80023a4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xf0>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_12bit;
 800239e:	2300      	movs	r3, #0
 80023a0:	75fb      	strb	r3, [r7, #23]
          break;
 80023a2:	e002      	b.n	80023aa <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xf6>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit;
 80023a4:	2310      	movs	r3, #16
 80023a6:	75fb      	strb	r3, [r7, #23]
          break;
 80023a8:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if(Odr > 200.0f)
 80023aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80023ae:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80024d0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x21c>
 80023b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ba:	dc00      	bgt.n	80023be <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x10a>
      {
        Odr = 200.0f;
      }
      break;
 80023bc:	e001      	b.n	80023c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x10e>
        Odr = 200.0f;
 80023be:	4b45      	ldr	r3, [pc, #276]	; (80024d4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x220>)
 80023c0:	60bb      	str	r3, [r7, #8]
      break;
 80023c2:	bf00      	nop
  }

  new_odr = (Odr <=    1.6f) ? IIS2DLPC_XL_ODR_1Hz6_LP_ONLY
          : (Odr <=   12.5f) ? IIS2DLPC_XL_ODR_12Hz5
 80023c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80023c8:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80024d8 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x224>
 80023cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d4:	d801      	bhi.n	80023da <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x126>
 80023d6:	2301      	movs	r3, #1
 80023d8:	e04d      	b.n	8002476 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 80023da:	edd7 7a02 	vldr	s15, [r7, #8]
 80023de:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80023e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ea:	d801      	bhi.n	80023f0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x13c>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e042      	b.n	8002476 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 80023f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80023f4:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80023f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002400:	d801      	bhi.n	8002406 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x152>
 8002402:	2303      	movs	r3, #3
 8002404:	e037      	b.n	8002476 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002406:	edd7 7a02 	vldr	s15, [r7, #8]
 800240a:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80024dc <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x228>
 800240e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002416:	d801      	bhi.n	800241c <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x168>
 8002418:	2304      	movs	r3, #4
 800241a:	e02c      	b.n	8002476 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 800241c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002420:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80024e0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x22c>
 8002424:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800242c:	d801      	bhi.n	8002432 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x17e>
 800242e:	2305      	movs	r3, #5
 8002430:	e021      	b.n	8002476 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002432:	edd7 7a02 	vldr	s15, [r7, #8]
 8002436:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80024d0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x21c>
 800243a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800243e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002442:	d801      	bhi.n	8002448 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x194>
 8002444:	2306      	movs	r3, #6
 8002446:	e016      	b.n	8002476 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002448:	edd7 7a02 	vldr	s15, [r7, #8]
 800244c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80024e4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x230>
 8002450:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002458:	d801      	bhi.n	800245e <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1aa>
 800245a:	2307      	movs	r3, #7
 800245c:	e00b      	b.n	8002476 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 800245e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002462:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80024e8 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x234>
 8002466:	eef4 7ac7 	vcmpe.f32	s15, s14
 800246a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800246e:	d801      	bhi.n	8002474 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c0>
 8002470:	2308      	movs	r3, #8
 8002472:	e000      	b.n	8002476 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002474:	2309      	movs	r3, #9
  new_odr = (Odr <=    1.6f) ? IIS2DLPC_XL_ODR_1Hz6_LP_ONLY
 8002476:	75bb      	strb	r3, [r7, #22]
          : (Odr <=  400.0f) ? IIS2DLPC_XL_ODR_400Hz
          : (Odr <=  800.0f) ? IIS2DLPC_XL_ODR_800Hz
          :                    IIS2DLPC_XL_ODR_1k6Hz;

  /* Output data rate selection. */
  if (iis2dlpc_data_rate_set(&(pObj->Ctx), new_odr) != IIS2DLPC_OK)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	331c      	adds	r3, #28
 800247c:	7dba      	ldrb	r2, [r7, #22]
 800247e:	4611      	mov	r1, r2
 8002480:	4618      	mov	r0, r3
 8002482:	f000 fa33 	bl	80028ec <iis2dlpc_data_rate_set>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d002      	beq.n	8002492 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1de>
  {
    return IIS2DLPC_ERROR;
 800248c:	f04f 33ff 	mov.w	r3, #4294967295
 8002490:	e018      	b.n	80024c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x210>
  }

  /* Power mode selection. */
  if (iis2dlpc_power_mode_set(&(pObj->Ctx), new_power_mode) != IIS2DLPC_OK)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	331c      	adds	r3, #28
 8002496:	7dfa      	ldrb	r2, [r7, #23]
 8002498:	4611      	mov	r1, r2
 800249a:	4618      	mov	r0, r3
 800249c:	f000 f91e 	bl	80026dc <iis2dlpc_power_mode_set>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d002      	beq.n	80024ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1f8>
  {
    return IIS2DLPC_ERROR;
 80024a6:	f04f 33ff 	mov.w	r3, #4294967295
 80024aa:	e00b      	b.n	80024c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x210>
  }

  /* Store the current Odr, Mode and Noise values */
  pObj->acc_odr = Odr;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	62da      	str	r2, [r3, #44]	; 0x2c
  pObj->acc_operating_mode = Mode;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	79fa      	ldrb	r2, [r7, #7]
 80024b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  pObj->acc_low_noise = Noise;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	79ba      	ldrb	r2, [r7, #6]
 80024be:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return IIS2DLPC_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	41480000 	.word	0x41480000
 80024d0:	43480000 	.word	0x43480000
 80024d4:	43480000 	.word	0x43480000
 80024d8:	3fcccccd 	.word	0x3fcccccd
 80024dc:	42480000 	.word	0x42480000
 80024e0:	42c80000 	.word	0x42c80000
 80024e4:	43c80000 	.word	0x43c80000
 80024e8:	44480000 	.word	0x44480000

080024ec <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled>:
 * @param  Mode the operating mode to be used
 * @param  Noise the low noise option
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t IIS2DLPC_ACC_SetOutputDataRate_When_Disabled(IIS2DLPC_Object_t *pObj, float Odr, IIS2DLPC_Operating_Mode_t Mode, IIS2DLPC_Low_Noise_t Noise)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	ed87 0a02 	vstr	s0, [r7, #8]
 80024f8:	460b      	mov	r3, r1
 80024fa:	71fb      	strb	r3, [r7, #7]
 80024fc:	4613      	mov	r3, r2
 80024fe:	71bb      	strb	r3, [r7, #6]
  /* Store the new Odr, Mode and Noise values */
  pObj->acc_operating_mode = Mode;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	79fa      	ldrb	r2, [r7, #7]
 8002504:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  pObj->acc_low_noise = Noise;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	79ba      	ldrb	r2, [r7, #6]
 800250c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
                : (Odr <=   12.5f) ?   12.5f
 8002510:	edd7 7a02 	vldr	s15, [r7, #8]
 8002514:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80025d4 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8002518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800251c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002520:	d801      	bhi.n	8002526 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x3a>
 8002522:	4b2d      	ldr	r3, [pc, #180]	; (80025d8 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xec>)
 8002524:	e04d      	b.n	80025c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd6>
                : (Odr <=   25.0f) ?   25.0f
 8002526:	edd7 7a02 	vldr	s15, [r7, #8]
 800252a:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800252e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002536:	d801      	bhi.n	800253c <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x50>
 8002538:	4b28      	ldr	r3, [pc, #160]	; (80025dc <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xf0>)
 800253a:	e042      	b.n	80025c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd6>
                : (Odr <=   50.0f) ?   50.0f
 800253c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002540:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254c:	d801      	bhi.n	8002552 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x66>
 800254e:	4b24      	ldr	r3, [pc, #144]	; (80025e0 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xf4>)
 8002550:	e037      	b.n	80025c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd6>
                : (Odr <=  100.0f) ?  100.0f
 8002552:	edd7 7a02 	vldr	s15, [r7, #8]
 8002556:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80025e4 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xf8>
 800255a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800255e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002562:	d801      	bhi.n	8002568 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x7c>
 8002564:	4b20      	ldr	r3, [pc, #128]	; (80025e8 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xfc>)
 8002566:	e02c      	b.n	80025c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd6>
                : (Odr <=  200.0f) ?  200.0f
 8002568:	edd7 7a02 	vldr	s15, [r7, #8]
 800256c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80025ec <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x100>
 8002570:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002578:	d801      	bhi.n	800257e <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x92>
 800257a:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x104>)
 800257c:	e021      	b.n	80025c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd6>
                : (Odr <=  400.0f) ?  400.0f
 800257e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002582:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80025f4 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x108>
 8002586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800258a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258e:	d801      	bhi.n	8002594 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xa8>
 8002590:	4b19      	ldr	r3, [pc, #100]	; (80025f8 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x10c>)
 8002592:	e016      	b.n	80025c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd6>
                : (Odr <=  800.0f) ?  800.0f
 8002594:	edd7 7a02 	vldr	s15, [r7, #8]
 8002598:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80025fc <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x110>
 800259c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a4:	d801      	bhi.n	80025aa <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xbe>
 80025a6:	4b16      	ldr	r3, [pc, #88]	; (8002600 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x114>)
 80025a8:	e00b      	b.n	80025c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd6>
                :                    1600.0f;
 80025aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80025ae:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002604 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x118>
 80025b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ba:	d801      	bhi.n	80025c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80025bc:	4b12      	ldr	r3, [pc, #72]	; (8002608 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x11c>)
 80025be:	e000      	b.n	80025c2 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd6>
 80025c0:	4b12      	ldr	r3, [pc, #72]	; (800260c <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x120>)
  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	62d3      	str	r3, [r2, #44]	; 0x2c

  return IIS2DLPC_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3714      	adds	r7, #20
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	3fcccccd 	.word	0x3fcccccd
 80025d8:	3fcccccd 	.word	0x3fcccccd
 80025dc:	41480000 	.word	0x41480000
 80025e0:	41c80000 	.word	0x41c80000
 80025e4:	42480000 	.word	0x42480000
 80025e8:	42480000 	.word	0x42480000
 80025ec:	42c80000 	.word	0x42c80000
 80025f0:	42c80000 	.word	0x42c80000
 80025f4:	43480000 	.word	0x43480000
 80025f8:	43480000 	.word	0x43480000
 80025fc:	43c80000 	.word	0x43c80000
 8002600:	43c80000 	.word	0x43c80000
 8002604:	44480000 	.word	0x44480000
 8002608:	44480000 	.word	0x44480000
 800260c:	44c80000 	.word	0x44c80000

08002610 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002610:	b590      	push	{r4, r7, lr}
 8002612:	b087      	sub	sp, #28
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	607a      	str	r2, [r7, #4]
 800261a:	461a      	mov	r2, r3
 800261c:	460b      	mov	r3, r1
 800261e:	72fb      	strb	r3, [r7, #11]
 8002620:	4613      	mov	r3, r2
 8002622:	813b      	strh	r3, [r7, #8]
  IIS2DLPC_Object_t *pObj = (IIS2DLPC_Object_t *)Handle;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	695c      	ldr	r4, [r3, #20]
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	7b1b      	ldrb	r3, [r3, #12]
 8002630:	b298      	uxth	r0, r3
 8002632:	7afb      	ldrb	r3, [r7, #11]
 8002634:	b299      	uxth	r1, r3
 8002636:	893b      	ldrh	r3, [r7, #8]
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	47a0      	blx	r4
 800263c:	4603      	mov	r3, r0
}
 800263e:	4618      	mov	r0, r3
 8002640:	371c      	adds	r7, #28
 8002642:	46bd      	mov	sp, r7
 8002644:	bd90      	pop	{r4, r7, pc}

08002646 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002646:	b590      	push	{r4, r7, lr}
 8002648:	b087      	sub	sp, #28
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	607a      	str	r2, [r7, #4]
 8002650:	461a      	mov	r2, r3
 8002652:	460b      	mov	r3, r1
 8002654:	72fb      	strb	r3, [r7, #11]
 8002656:	4613      	mov	r3, r2
 8002658:	813b      	strh	r3, [r7, #8]
  IIS2DLPC_Object_t *pObj = (IIS2DLPC_Object_t *)Handle;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	691c      	ldr	r4, [r3, #16]
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	7b1b      	ldrb	r3, [r3, #12]
 8002666:	b298      	uxth	r0, r3
 8002668:	7afb      	ldrb	r3, [r7, #11]
 800266a:	b299      	uxth	r1, r3
 800266c:	893b      	ldrh	r3, [r7, #8]
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	47a0      	blx	r4
 8002672:	4603      	mov	r3, r0
}
 8002674:	4618      	mov	r0, r3
 8002676:	371c      	adds	r7, #28
 8002678:	46bd      	mov	sp, r7
 800267a:	bd90      	pop	{r4, r7, pc}

0800267c <iis2dlpc_read_reg>:
  *
  */
int32_t iis2dlpc_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800267c:	b590      	push	{r4, r7, lr}
 800267e:	b087      	sub	sp, #28
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	607a      	str	r2, [r7, #4]
 8002686:	461a      	mov	r2, r3
 8002688:	460b      	mov	r3, r1
 800268a:	72fb      	strb	r3, [r7, #11]
 800268c:	4613      	mov	r3, r2
 800268e:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	685c      	ldr	r4, [r3, #4]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6898      	ldr	r0, [r3, #8]
 8002698:	893b      	ldrh	r3, [r7, #8]
 800269a:	7af9      	ldrb	r1, [r7, #11]
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	47a0      	blx	r4
 80026a0:	6178      	str	r0, [r7, #20]
  return ret;
 80026a2:	697b      	ldr	r3, [r7, #20]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	371c      	adds	r7, #28
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd90      	pop	{r4, r7, pc}

080026ac <iis2dlpc_write_reg>:
  *
  */
int32_t iis2dlpc_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 80026ac:	b590      	push	{r4, r7, lr}
 80026ae:	b087      	sub	sp, #28
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	607a      	str	r2, [r7, #4]
 80026b6:	461a      	mov	r2, r3
 80026b8:	460b      	mov	r3, r1
 80026ba:	72fb      	strb	r3, [r7, #11]
 80026bc:	4613      	mov	r3, r2
 80026be:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681c      	ldr	r4, [r3, #0]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6898      	ldr	r0, [r3, #8]
 80026c8:	893b      	ldrh	r3, [r7, #8]
 80026ca:	7af9      	ldrb	r1, [r7, #11]
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	47a0      	blx	r4
 80026d0:	6178      	str	r0, [r7, #20]
  return ret;
 80026d2:	697b      	ldr	r3, [r7, #20]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	371c      	adds	r7, #28
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd90      	pop	{r4, r7, pc}

080026dc <iis2dlpc_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_power_mode_set(stmdev_ctx_t *ctx,
                                iis2dlpc_mode_t val)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	460b      	mov	r3, r1
 80026e6:	70fb      	strb	r3, [r7, #3]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl6_t ctrl6;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 80026e8:	f107 0210 	add.w	r2, r7, #16
 80026ec:	2301      	movs	r3, #1
 80026ee:	2120      	movs	r1, #32
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7ff ffc3 	bl	800267c <iis2dlpc_read_reg>
 80026f6:	6178      	str	r0, [r7, #20]

  if (ret == 0) {
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d118      	bne.n	8002730 <iis2dlpc_power_mode_set+0x54>
    ctrl1.mode = ( (uint8_t) val & 0x0CU ) >> 2;
 80026fe:	78fb      	ldrb	r3, [r7, #3]
 8002700:	089b      	lsrs	r3, r3, #2
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	b2da      	uxtb	r2, r3
 8002708:	7c3b      	ldrb	r3, [r7, #16]
 800270a:	f362 0383 	bfi	r3, r2, #2, #2
 800270e:	743b      	strb	r3, [r7, #16]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8002710:	78fb      	ldrb	r3, [r7, #3]
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	b2da      	uxtb	r2, r3
 8002718:	7c3b      	ldrb	r3, [r7, #16]
 800271a:	f362 0301 	bfi	r3, r2, #0, #2
 800271e:	743b      	strb	r3, [r7, #16]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8002720:	f107 0210 	add.w	r2, r7, #16
 8002724:	2301      	movs	r3, #1
 8002726:	2120      	movs	r1, #32
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7ff ffbf 	bl	80026ac <iis2dlpc_write_reg>
 800272e:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0) {
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d107      	bne.n	8002746 <iis2dlpc_power_mode_set+0x6a>
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8002736:	f107 020c 	add.w	r2, r7, #12
 800273a:	2301      	movs	r3, #1
 800273c:	2125      	movs	r1, #37	; 0x25
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff ff9c 	bl	800267c <iis2dlpc_read_reg>
 8002744:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0) {
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d110      	bne.n	800276e <iis2dlpc_power_mode_set+0x92>
    ctrl6.low_noise = ( (uint8_t) val & 0x10U ) >> 4;
 800274c:	78fb      	ldrb	r3, [r7, #3]
 800274e:	091b      	lsrs	r3, r3, #4
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	b2da      	uxtb	r2, r3
 8002756:	7b3b      	ldrb	r3, [r7, #12]
 8002758:	f362 0382 	bfi	r3, r2, #2, #1
 800275c:	733b      	strb	r3, [r7, #12]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 800275e:	f107 020c 	add.w	r2, r7, #12
 8002762:	2301      	movs	r3, #1
 8002764:	2125      	movs	r1, #37	; 0x25
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ffa0 	bl	80026ac <iis2dlpc_write_reg>
 800276c:	6178      	str	r0, [r7, #20]

  else {
    ret = ret;
  }

  return ret;
 800276e:	697b      	ldr	r3, [r7, #20]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <iis2dlpc_power_mode_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_power_mode_get(stmdev_ctx_t *ctx,
                                iis2dlpc_mode_t *val)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl6_t ctrl6;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8002782:	f107 0210 	add.w	r2, r7, #16
 8002786:	2301      	movs	r3, #1
 8002788:	2120      	movs	r1, #32
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f7ff ff76 	bl	800267c <iis2dlpc_read_reg>
 8002790:	6178      	str	r0, [r7, #20]

  if (ret == 0) {
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	2b00      	cmp	r3, #0
 8002796:	f040 80a3 	bne.w	80028e0 <iis2dlpc_power_mode_get+0x168>
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 800279a:	f107 020c 	add.w	r2, r7, #12
 800279e:	2301      	movs	r3, #1
 80027a0:	2125      	movs	r1, #37	; 0x25
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7ff ff6a 	bl	800267c <iis2dlpc_read_reg>
 80027a8:	6178      	str	r0, [r7, #20]

    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 80027aa:	7b3b      	ldrb	r3, [r7, #12]
 80027ac:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	011a      	lsls	r2, r3, #4
 80027b4:	7c3b      	ldrb	r3, [r7, #16]
 80027b6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
             ctrl1.lp_mode)) {
 80027c0:	7c3a      	ldrb	r2, [r7, #16]
 80027c2:	f3c2 0201 	ubfx	r2, r2, #0, #2
 80027c6:	b2d2      	uxtb	r2, r2
    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 80027c8:	4413      	add	r3, r2
 80027ca:	2b1b      	cmp	r3, #27
 80027cc:	f200 8084 	bhi.w	80028d8 <iis2dlpc_power_mode_get+0x160>
 80027d0:	a201      	add	r2, pc, #4	; (adr r2, 80027d8 <iis2dlpc_power_mode_get+0x60>)
 80027d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d6:	bf00      	nop
 80027d8:	08002869 	.word	0x08002869
 80027dc:	08002861 	.word	0x08002861
 80027e0:	08002859 	.word	0x08002859
 80027e4:	08002851 	.word	0x08002851
 80027e8:	08002849 	.word	0x08002849
 80027ec:	080028d9 	.word	0x080028d9
 80027f0:	080028d9 	.word	0x080028d9
 80027f4:	080028d9 	.word	0x080028d9
 80027f8:	08002889 	.word	0x08002889
 80027fc:	08002881 	.word	0x08002881
 8002800:	08002879 	.word	0x08002879
 8002804:	08002871 	.word	0x08002871
 8002808:	080028d9 	.word	0x080028d9
 800280c:	080028d9 	.word	0x080028d9
 8002810:	080028d9 	.word	0x080028d9
 8002814:	080028d9 	.word	0x080028d9
 8002818:	080028b1 	.word	0x080028b1
 800281c:	080028a9 	.word	0x080028a9
 8002820:	080028a1 	.word	0x080028a1
 8002824:	08002899 	.word	0x08002899
 8002828:	08002891 	.word	0x08002891
 800282c:	080028d9 	.word	0x080028d9
 8002830:	080028d9 	.word	0x080028d9
 8002834:	080028d9 	.word	0x080028d9
 8002838:	080028d1 	.word	0x080028d1
 800283c:	080028c9 	.word	0x080028c9
 8002840:	080028c1 	.word	0x080028c1
 8002844:	080028b9 	.word	0x080028b9
      case IIS2DLPC_HIGH_PERFORMANCE:
        *val = IIS2DLPC_HIGH_PERFORMANCE;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	2204      	movs	r2, #4
 800284c:	701a      	strb	r2, [r3, #0]
        break;
 800284e:	e048      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_CONT_LOW_PWR_4:
        *val = IIS2DLPC_CONT_LOW_PWR_4;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	2203      	movs	r2, #3
 8002854:	701a      	strb	r2, [r3, #0]
        break;
 8002856:	e044      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_CONT_LOW_PWR_3:
        *val = IIS2DLPC_CONT_LOW_PWR_3;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	2202      	movs	r2, #2
 800285c:	701a      	strb	r2, [r3, #0]
        break;
 800285e:	e040      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_CONT_LOW_PWR_2:
        *val = IIS2DLPC_CONT_LOW_PWR_2;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	2201      	movs	r2, #1
 8002864:	701a      	strb	r2, [r3, #0]
        break;
 8002866:	e03c      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_CONT_LOW_PWR_12bit:
        *val = IIS2DLPC_CONT_LOW_PWR_12bit;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	2200      	movs	r2, #0
 800286c:	701a      	strb	r2, [r3, #0]
        break;
 800286e:	e038      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_SINGLE_LOW_PWR_4:
        *val = IIS2DLPC_SINGLE_LOW_PWR_4;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	220b      	movs	r2, #11
 8002874:	701a      	strb	r2, [r3, #0]
        break;
 8002876:	e034      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_SINGLE_LOW_PWR_3:
        *val = IIS2DLPC_SINGLE_LOW_PWR_3;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	220a      	movs	r2, #10
 800287c:	701a      	strb	r2, [r3, #0]
        break;
 800287e:	e030      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_SINGLE_LOW_PWR_2:
        *val = IIS2DLPC_SINGLE_LOW_PWR_2;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	2209      	movs	r2, #9
 8002884:	701a      	strb	r2, [r3, #0]
        break;
 8002886:	e02c      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_SINGLE_LOW_PWR_12bit:
        *val = IIS2DLPC_SINGLE_LOW_PWR_12bit;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	2208      	movs	r2, #8
 800288c:	701a      	strb	r2, [r3, #0]
        break;
 800288e:	e028      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
        *val = IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	2214      	movs	r2, #20
 8002894:	701a      	strb	r2, [r3, #0]
        break;
 8002896:	e024      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_4:
        *val = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_4;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	2213      	movs	r2, #19
 800289c:	701a      	strb	r2, [r3, #0]
        break;
 800289e:	e020      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_3:
        *val = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_3;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	2212      	movs	r2, #18
 80028a4:	701a      	strb	r2, [r3, #0]
        break;
 80028a6:	e01c      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2:
        *val = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	2211      	movs	r2, #17
 80028ac:	701a      	strb	r2, [r3, #0]
        break;
 80028ae:	e018      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        *val = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	2210      	movs	r2, #16
 80028b4:	701a      	strb	r2, [r3, #0]
        break;
 80028b6:	e014      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        *val = IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	221b      	movs	r2, #27
 80028bc:	701a      	strb	r2, [r3, #0]
        break;
 80028be:	e010      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        *val = IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	221a      	movs	r2, #26
 80028c4:	701a      	strb	r2, [r3, #0]
        break;
 80028c6:	e00c      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        *val = IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	2219      	movs	r2, #25
 80028cc:	701a      	strb	r2, [r3, #0]
        break;
 80028ce:	e008      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
        *val = IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	2218      	movs	r2, #24
 80028d4:	701a      	strb	r2, [r3, #0]
        break;
 80028d6:	e004      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>

      default:
        *val = IIS2DLPC_HIGH_PERFORMANCE;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	2204      	movs	r2, #4
 80028dc:	701a      	strb	r2, [r3, #0]
        break;
 80028de:	e000      	b.n	80028e2 <iis2dlpc_power_mode_get+0x16a>
    }
  }
 80028e0:	bf00      	nop

  return ret;
 80028e2:	697b      	ldr	r3, [r7, #20]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <iis2dlpc_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_data_rate_set(stmdev_ctx_t *ctx, iis2dlpc_odr_t val)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b086      	sub	sp, #24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	70fb      	strb	r3, [r7, #3]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl3_t ctrl3;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 80028f8:	f107 0210 	add.w	r2, r7, #16
 80028fc:	2301      	movs	r3, #1
 80028fe:	2120      	movs	r1, #32
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f7ff febb 	bl	800267c <iis2dlpc_read_reg>
 8002906:	6178      	str	r0, [r7, #20]

  if (ret == 0) {
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10f      	bne.n	800292e <iis2dlpc_data_rate_set+0x42>
    ctrl1.odr = (uint8_t) val;
 800290e:	78fb      	ldrb	r3, [r7, #3]
 8002910:	f003 030f 	and.w	r3, r3, #15
 8002914:	b2da      	uxtb	r2, r3
 8002916:	7c3b      	ldrb	r3, [r7, #16]
 8002918:	f362 1307 	bfi	r3, r2, #4, #4
 800291c:	743b      	strb	r3, [r7, #16]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 800291e:	f107 0210 	add.w	r2, r7, #16
 8002922:	2301      	movs	r3, #1
 8002924:	2120      	movs	r1, #32
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f7ff fec0 	bl	80026ac <iis2dlpc_write_reg>
 800292c:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0) {
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d107      	bne.n	8002944 <iis2dlpc_data_rate_set+0x58>
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 8002934:	f107 020c 	add.w	r2, r7, #12
 8002938:	2301      	movs	r3, #1
 800293a:	2122      	movs	r1, #34	; 0x22
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f7ff fe9d 	bl	800267c <iis2dlpc_read_reg>
 8002942:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0) {
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d110      	bne.n	800296c <iis2dlpc_data_rate_set+0x80>
    ctrl3.slp_mode = ( (uint8_t) val & 0x30U ) >> 4;
 800294a:	78fb      	ldrb	r3, [r7, #3]
 800294c:	091b      	lsrs	r3, r3, #4
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	b2da      	uxtb	r2, r3
 8002954:	7b3b      	ldrb	r3, [r7, #12]
 8002956:	f362 0301 	bfi	r3, r2, #0, #2
 800295a:	733b      	strb	r3, [r7, #12]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 800295c:	f107 020c 	add.w	r2, r7, #12
 8002960:	2301      	movs	r3, #1
 8002962:	2122      	movs	r1, #34	; 0x22
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff fea1 	bl	80026ac <iis2dlpc_write_reg>
 800296a:	6178      	str	r0, [r7, #20]

  else {
    ret = ret;
  }

  return ret;
 800296c:	697b      	ldr	r3, [r7, #20]
}
 800296e:	4618      	mov	r0, r3
 8002970:	3718      	adds	r7, #24
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <iis2dlpc_data_rate_get>:
  * @param  val      Get the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_data_rate_get(stmdev_ctx_t *ctx, iis2dlpc_odr_t *val)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl3_t ctrl3;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8002982:	f107 0210 	add.w	r2, r7, #16
 8002986:	2301      	movs	r3, #1
 8002988:	2120      	movs	r1, #32
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7ff fe76 	bl	800267c <iis2dlpc_read_reg>
 8002990:	6178      	str	r0, [r7, #20]

  if (ret == 0) {
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	2b00      	cmp	r3, #0
 8002996:	f040 8091 	bne.w	8002abc <iis2dlpc_data_rate_get+0x144>
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 800299a:	f107 020c 	add.w	r2, r7, #12
 800299e:	2301      	movs	r3, #1
 80029a0:	2122      	movs	r1, #34	; 0x22
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7ff fe6a 	bl	800267c <iis2dlpc_read_reg>
 80029a8:	6178      	str	r0, [r7, #20]

    switch ((ctrl3.slp_mode << 4) + ctrl1.odr) {
 80029aa:	7b3b      	ldrb	r3, [r7, #12]
 80029ac:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	7c3a      	ldrb	r2, [r7, #16]
 80029b6:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80029ba:	b2d2      	uxtb	r2, r2
 80029bc:	4413      	add	r3, r2
 80029be:	2b22      	cmp	r3, #34	; 0x22
 80029c0:	d878      	bhi.n	8002ab4 <iis2dlpc_data_rate_get+0x13c>
 80029c2:	a201      	add	r2, pc, #4	; (adr r2, 80029c8 <iis2dlpc_data_rate_get+0x50>)
 80029c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c8:	08002a55 	.word	0x08002a55
 80029cc:	08002a5d 	.word	0x08002a5d
 80029d0:	08002a65 	.word	0x08002a65
 80029d4:	08002a6d 	.word	0x08002a6d
 80029d8:	08002a75 	.word	0x08002a75
 80029dc:	08002a7d 	.word	0x08002a7d
 80029e0:	08002a85 	.word	0x08002a85
 80029e4:	08002a8d 	.word	0x08002a8d
 80029e8:	08002a95 	.word	0x08002a95
 80029ec:	08002a9d 	.word	0x08002a9d
 80029f0:	08002ab5 	.word	0x08002ab5
 80029f4:	08002ab5 	.word	0x08002ab5
 80029f8:	08002ab5 	.word	0x08002ab5
 80029fc:	08002ab5 	.word	0x08002ab5
 8002a00:	08002ab5 	.word	0x08002ab5
 8002a04:	08002ab5 	.word	0x08002ab5
 8002a08:	08002ab5 	.word	0x08002ab5
 8002a0c:	08002ab5 	.word	0x08002ab5
 8002a10:	08002aa5 	.word	0x08002aa5
 8002a14:	08002ab5 	.word	0x08002ab5
 8002a18:	08002ab5 	.word	0x08002ab5
 8002a1c:	08002ab5 	.word	0x08002ab5
 8002a20:	08002ab5 	.word	0x08002ab5
 8002a24:	08002ab5 	.word	0x08002ab5
 8002a28:	08002ab5 	.word	0x08002ab5
 8002a2c:	08002ab5 	.word	0x08002ab5
 8002a30:	08002ab5 	.word	0x08002ab5
 8002a34:	08002ab5 	.word	0x08002ab5
 8002a38:	08002ab5 	.word	0x08002ab5
 8002a3c:	08002ab5 	.word	0x08002ab5
 8002a40:	08002ab5 	.word	0x08002ab5
 8002a44:	08002ab5 	.word	0x08002ab5
 8002a48:	08002ab5 	.word	0x08002ab5
 8002a4c:	08002ab5 	.word	0x08002ab5
 8002a50:	08002aad 	.word	0x08002aad
      case IIS2DLPC_XL_ODR_OFF:
        *val = IIS2DLPC_XL_ODR_OFF;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	2200      	movs	r2, #0
 8002a58:	701a      	strb	r2, [r3, #0]
        break;
 8002a5a:	e030      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_1Hz6_LP_ONLY:
        *val = IIS2DLPC_XL_ODR_1Hz6_LP_ONLY;
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	701a      	strb	r2, [r3, #0]
        break;
 8002a62:	e02c      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_12Hz5:
        *val = IIS2DLPC_XL_ODR_12Hz5;
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	2202      	movs	r2, #2
 8002a68:	701a      	strb	r2, [r3, #0]
        break;
 8002a6a:	e028      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_25Hz:
        *val = IIS2DLPC_XL_ODR_25Hz;
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	2203      	movs	r2, #3
 8002a70:	701a      	strb	r2, [r3, #0]
        break;
 8002a72:	e024      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_50Hz:
        *val = IIS2DLPC_XL_ODR_50Hz;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	2204      	movs	r2, #4
 8002a78:	701a      	strb	r2, [r3, #0]
        break;
 8002a7a:	e020      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_100Hz:
        *val = IIS2DLPC_XL_ODR_100Hz;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	2205      	movs	r2, #5
 8002a80:	701a      	strb	r2, [r3, #0]
        break;
 8002a82:	e01c      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_200Hz:
        *val = IIS2DLPC_XL_ODR_200Hz;
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	2206      	movs	r2, #6
 8002a88:	701a      	strb	r2, [r3, #0]
        break;
 8002a8a:	e018      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_400Hz:
        *val = IIS2DLPC_XL_ODR_400Hz;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	2207      	movs	r2, #7
 8002a90:	701a      	strb	r2, [r3, #0]
        break;
 8002a92:	e014      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_800Hz:
        *val = IIS2DLPC_XL_ODR_800Hz;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	2208      	movs	r2, #8
 8002a98:	701a      	strb	r2, [r3, #0]
        break;
 8002a9a:	e010      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_ODR_1k6Hz:
        *val = IIS2DLPC_XL_ODR_1k6Hz;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	2209      	movs	r2, #9
 8002aa0:	701a      	strb	r2, [r3, #0]
        break;
 8002aa2:	e00c      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_SET_SW_TRIG:
        *val = IIS2DLPC_XL_SET_SW_TRIG;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	2212      	movs	r2, #18
 8002aa8:	701a      	strb	r2, [r3, #0]
        break;
 8002aaa:	e008      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      case IIS2DLPC_XL_SET_PIN_TRIG:
        *val = IIS2DLPC_XL_SET_PIN_TRIG;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	2222      	movs	r2, #34	; 0x22
 8002ab0:	701a      	strb	r2, [r3, #0]
        break;
 8002ab2:	e004      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>

      default:
        *val = IIS2DLPC_XL_ODR_OFF;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	701a      	strb	r2, [r3, #0]
        break;
 8002aba:	e000      	b.n	8002abe <iis2dlpc_data_rate_get+0x146>
    }
  }
 8002abc:	bf00      	nop

  return ret;
 8002abe:	697b      	ldr	r3, [r7, #20]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <iis2dlpc_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	70fb      	strb	r3, [r7, #3]
  iis2dlpc_ctrl2_t reg;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 8002ad4:	f107 0208 	add.w	r2, r7, #8
 8002ad8:	2301      	movs	r3, #1
 8002ada:	2121      	movs	r1, #33	; 0x21
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff fdcd 	bl	800267c <iis2dlpc_read_reg>
 8002ae2:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10f      	bne.n	8002b0a <iis2dlpc_block_data_update_set+0x42>
    reg.bdu = val;
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	7a3b      	ldrb	r3, [r7, #8]
 8002af4:	f362 03c3 	bfi	r3, r2, #3, #1
 8002af8:	723b      	strb	r3, [r7, #8]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 8002afa:	f107 0208 	add.w	r2, r7, #8
 8002afe:	2301      	movs	r3, #1
 8002b00:	2121      	movs	r1, #33	; 0x21
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7ff fdd2 	bl	80026ac <iis2dlpc_write_reg>
 8002b08:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <iis2dlpc_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_full_scale_set(stmdev_ctx_t *ctx, iis2dlpc_fs_t val)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	70fb      	strb	r3, [r7, #3]
  iis2dlpc_ctrl6_t reg;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 8002b20:	f107 0208 	add.w	r2, r7, #8
 8002b24:	2301      	movs	r3, #1
 8002b26:	2125      	movs	r1, #37	; 0x25
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7ff fda7 	bl	800267c <iis2dlpc_read_reg>
 8002b2e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10f      	bne.n	8002b56 <iis2dlpc_full_scale_set+0x42>
    reg.fs = (uint8_t) val;
 8002b36:	78fb      	ldrb	r3, [r7, #3]
 8002b38:	f003 0303 	and.w	r3, r3, #3
 8002b3c:	b2da      	uxtb	r2, r3
 8002b3e:	7a3b      	ldrb	r3, [r7, #8]
 8002b40:	f362 1305 	bfi	r3, r2, #4, #2
 8002b44:	723b      	strb	r3, [r7, #8]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 8002b46:	f107 0208 	add.w	r2, r7, #8
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	2125      	movs	r1, #37	; 0x25
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff fdac 	bl	80026ac <iis2dlpc_write_reg>
 8002b54:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002b56:	68fb      	ldr	r3, [r7, #12]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <iis2dlpc_full_scale_get>:
  * @param  val      Get the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_full_scale_get(stmdev_ctx_t *ctx, iis2dlpc_fs_t *val)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl6_t reg;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 8002b6a:	f107 0208 	add.w	r2, r7, #8
 8002b6e:	2301      	movs	r3, #1
 8002b70:	2125      	movs	r1, #37	; 0x25
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7ff fd82 	bl	800267c <iis2dlpc_read_reg>
 8002b78:	60f8      	str	r0, [r7, #12]

  switch (reg.fs) {
 8002b7a:	7a3b      	ldrb	r3, [r7, #8]
 8002b7c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b03      	cmp	r3, #3
 8002b84:	d81a      	bhi.n	8002bbc <iis2dlpc_full_scale_get+0x5c>
 8002b86:	a201      	add	r2, pc, #4	; (adr r2, 8002b8c <iis2dlpc_full_scale_get+0x2c>)
 8002b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b8c:	08002b9d 	.word	0x08002b9d
 8002b90:	08002ba5 	.word	0x08002ba5
 8002b94:	08002bad 	.word	0x08002bad
 8002b98:	08002bb5 	.word	0x08002bb5
    case IIS2DLPC_2g:
      *val = IIS2DLPC_2g;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	701a      	strb	r2, [r3, #0]
      break;
 8002ba2:	e00f      	b.n	8002bc4 <iis2dlpc_full_scale_get+0x64>

    case IIS2DLPC_4g:
      *val = IIS2DLPC_4g;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	701a      	strb	r2, [r3, #0]
      break;
 8002baa:	e00b      	b.n	8002bc4 <iis2dlpc_full_scale_get+0x64>

    case IIS2DLPC_8g:
      *val = IIS2DLPC_8g;
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	2202      	movs	r2, #2
 8002bb0:	701a      	strb	r2, [r3, #0]
      break;
 8002bb2:	e007      	b.n	8002bc4 <iis2dlpc_full_scale_get+0x64>

    case IIS2DLPC_16g:
      *val = IIS2DLPC_16g;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	2203      	movs	r2, #3
 8002bb8:	701a      	strb	r2, [r3, #0]
      break;
 8002bba:	e003      	b.n	8002bc4 <iis2dlpc_full_scale_get+0x64>

    default:
      *val = IIS2DLPC_2g;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	701a      	strb	r2, [r3, #0]
      break;
 8002bc2:	bf00      	nop
  }

  return ret;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop

08002bd0 <iis2dlpc_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_OUT_X_L, buff, 6);
 8002bda:	f107 020c 	add.w	r2, r7, #12
 8002bde:	2306      	movs	r3, #6
 8002be0:	2128      	movs	r1, #40	; 0x28
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff fd4a 	bl	800267c <iis2dlpc_read_reg>
 8002be8:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8002bea:	7b7b      	ldrb	r3, [r7, #13]
 8002bec:	b21a      	sxth	r2, r3
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	021b      	lsls	r3, r3, #8
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	7b3b      	ldrb	r3, [r7, #12]
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	4413      	add	r3, r2
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	b21a      	sxth	r2, r3
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002c0c:	7bfa      	ldrb	r2, [r7, #15]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	3302      	adds	r3, #2
 8002c12:	b212      	sxth	r2, r2
 8002c14:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	3302      	adds	r3, #2
 8002c1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	021b      	lsls	r3, r3, #8
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	7bbb      	ldrb	r3, [r7, #14]
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	3302      	adds	r3, #2
 8002c30:	b212      	sxth	r2, r2
 8002c32:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8002c34:	7c7a      	ldrb	r2, [r7, #17]
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	3304      	adds	r3, #4
 8002c3a:	b212      	sxth	r2, r2
 8002c3c:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	3304      	adds	r3, #4
 8002c42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	021b      	lsls	r3, r3, #8
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	7c3b      	ldrb	r3, [r7, #16]
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	4413      	add	r3, r2
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	3304      	adds	r3, #4
 8002c58:	b212      	sxth	r2, r2
 8002c5a:	801a      	strh	r2, [r3, #0]
  return ret;
 8002c5c:	697b      	ldr	r3, [r7, #20]
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3718      	adds	r7, #24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <iis2dlpc_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b084      	sub	sp, #16
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
 8002c6e:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WHO_AM_I, buff, 1);
 8002c70:	2301      	movs	r3, #1
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	210f      	movs	r1, #15
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f7ff fd00 	bl	800267c <iis2dlpc_read_reg>
 8002c7c:	60f8      	str	r0, [r7, #12]
  return ret;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <iis2dlpc_auto_increment_set>:
  * @param  val      change the values of if_add_inc in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	460b      	mov	r3, r1
 8002c92:	70fb      	strb	r3, [r7, #3]
  iis2dlpc_ctrl2_t reg;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 8002c94:	f107 0208 	add.w	r2, r7, #8
 8002c98:	2301      	movs	r3, #1
 8002c9a:	2121      	movs	r1, #33	; 0x21
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7ff fced 	bl	800267c <iis2dlpc_read_reg>
 8002ca2:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10f      	bne.n	8002cca <iis2dlpc_auto_increment_set+0x42>
    reg.if_add_inc = val;
 8002caa:	78fb      	ldrb	r3, [r7, #3]
 8002cac:	f003 0301 	and.w	r3, r3, #1
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	7a3b      	ldrb	r3, [r7, #8]
 8002cb4:	f362 0382 	bfi	r3, r2, #2, #1
 8002cb8:	723b      	strb	r3, [r7, #8]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 8002cba:	f107 0208 	add.w	r2, r7, #8
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	2121      	movs	r1, #33	; 0x21
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7ff fcf2 	bl	80026ac <iis2dlpc_write_reg>
 8002cc8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002cca:	68fb      	ldr	r3, [r7, #12]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <iis2dlpc_fifo_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_fifo_mode_set(stmdev_ctx_t *ctx,
                               iis2dlpc_fmode_t val)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	70fb      	strb	r3, [r7, #3]
  iis2dlpc_fifo_ctrl_t reg;
  int32_t ret;
  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_FIFO_CTRL, (uint8_t *) &reg, 1);
 8002ce0:	f107 0208 	add.w	r2, r7, #8
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	212e      	movs	r1, #46	; 0x2e
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f7ff fcc7 	bl	800267c <iis2dlpc_read_reg>
 8002cee:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10f      	bne.n	8002d16 <iis2dlpc_fifo_mode_set+0x42>
    reg.fmode = (uint8_t) val;
 8002cf6:	78fb      	ldrb	r3, [r7, #3]
 8002cf8:	f003 0307 	and.w	r3, r3, #7
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	7a3b      	ldrb	r3, [r7, #8]
 8002d00:	f362 1347 	bfi	r3, r2, #5, #3
 8002d04:	723b      	strb	r3, [r7, #8]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_FIFO_CTRL, (uint8_t *) &reg,
 8002d06:	f107 0208 	add.w	r2, r7, #8
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	212e      	movs	r1, #46	; 0x2e
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f7ff fccc 	bl	80026ac <iis2dlpc_write_reg>
 8002d14:	60f8      	str	r0, [r7, #12]
                             1);
  }

  return ret;
 8002d16:	68fb      	ldr	r3, [r7, #12]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <IIS2MDC_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_RegisterBusIO(IIS2MDC_Object_t *pObj, IIS2MDC_IO_t *pIO)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2MDC_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d103      	bne.n	8002d3c <IIS2MDC_RegisterBusIO+0x1c>
  {
    ret = IIS2MDC_ERROR;
 8002d34:	f04f 33ff 	mov.w	r3, #4294967295
 8002d38:	60fb      	str	r3, [r7, #12]
 8002d3a:	e04b      	b.n	8002dd4 <IIS2MDC_RegisterBusIO+0xb4>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	7b1a      	ldrb	r2, [r3, #12]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	691a      	ldr	r2, [r3, #16]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	695a      	ldr	r2, [r3, #20]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	699a      	ldr	r2, [r3, #24]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a1a      	ldr	r2, [pc, #104]	; (8002de0 <IIS2MDC_RegisterBusIO+0xc0>)
 8002d78:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteMagRegWrap;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a19      	ldr	r2, [pc, #100]	; (8002de4 <IIS2MDC_RegisterBusIO+0xc4>)
 8002d7e:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle    = pObj;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d103      	bne.n	8002d96 <IIS2MDC_RegisterBusIO+0x76>
    {
      ret = IIS2MDC_ERROR;
 8002d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	e01e      	b.n	8002dd4 <IIS2MDC_RegisterBusIO+0xb4>
    }
    else if (pObj->IO.Init() != IIS2MDC_OK)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4798      	blx	r3
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <IIS2MDC_RegisterBusIO+0x8a>
    {
      ret = IIS2MDC_ERROR;
 8002da2:	f04f 33ff 	mov.w	r3, #4294967295
 8002da6:	60fb      	str	r3, [r7, #12]
 8002da8:	e014      	b.n	8002dd4 <IIS2MDC_RegisterBusIO+0xb4>
    }
    else
    {
      if (pObj->IO.BusType != IIS2MDC_I2C_BUS) /* If the bus type is not I2C */
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d010      	beq.n	8002dd4 <IIS2MDC_RegisterBusIO+0xb4>
      {
        /* Disable I2C interface support only the first time */
        if (pObj->is_initialized == 0U)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10b      	bne.n	8002dd4 <IIS2MDC_RegisterBusIO+0xb4>
        {
          /* Disable I2C interface on the component */
          if (iis2mdc_i2c_interface_set(&(pObj->Ctx), IIS2MDC_I2C_DISABLE) != IIS2MDC_OK)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	331c      	adds	r3, #28
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 fbc8 	bl	8003558 <iis2mdc_i2c_interface_set>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <IIS2MDC_RegisterBusIO+0xb4>
          {
            ret = IIS2MDC_ERROR;
 8002dce:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd2:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	080031db 	.word	0x080031db
 8002de4:	0800323d 	.word	0x0800323d

08002de8 <IIS2MDC_Init>:
 * @brief  Initialize the IIS2MDC sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_Init(IIS2MDC_Object_t *pObj)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (iis2mdc_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS2MDC_OK)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	331c      	adds	r3, #28
 8002df4:	2101      	movs	r1, #1
 8002df6:	4618      	mov	r0, r3
 8002df8:	f000 fb06 	bl	8003408 <iis2mdc_block_data_update_set>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <IIS2MDC_Init+0x20>
  {
    return IIS2MDC_ERROR;
 8002e02:	f04f 33ff 	mov.w	r3, #4294967295
 8002e06:	e028      	b.n	8002e5a <IIS2MDC_Init+0x72>
  }

  /* Operating mode selection - power down */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_POWER_DOWN) != IIS2MDC_OK)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	331c      	adds	r3, #28
 8002e0c:	2102      	movs	r1, #2
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f000 fa75 	bl	80032fe <iis2mdc_operating_mode_set>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d002      	beq.n	8002e20 <IIS2MDC_Init+0x38>
  {
    return IIS2MDC_ERROR;
 8002e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e1e:	e01c      	b.n	8002e5a <IIS2MDC_Init+0x72>
  }

  /* Output data rate selection */
  if (iis2mdc_data_rate_set(&(pObj->Ctx), IIS2MDC_ODR_100Hz) != IIS2MDC_OK)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	331c      	adds	r3, #28
 8002e24:	2103      	movs	r1, #3
 8002e26:	4618      	mov	r0, r3
 8002e28:	f000 fa8f 	bl	800334a <iis2mdc_data_rate_set>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d002      	beq.n	8002e38 <IIS2MDC_Init+0x50>
  {
    return IIS2MDC_ERROR;
 8002e32:	f04f 33ff 	mov.w	r3, #4294967295
 8002e36:	e010      	b.n	8002e5a <IIS2MDC_Init+0x72>
  }

  /* Self Test disabled. */
  if (iis2mdc_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != IIS2MDC_OK)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	331c      	adds	r3, #28
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 fb64 	bl	800350c <iis2mdc_self_test_set>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <IIS2MDC_Init+0x68>
  {
    return IIS2MDC_ERROR;
 8002e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e4e:	e004      	b.n	8002e5a <IIS2MDC_Init+0x72>
  }

  pObj->is_initialized = 1;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return IIS2MDC_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <IIS2MDC_DeInit>:
 * @brief  Deinitialize the IIS2MDC magnetometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_DeInit(IIS2MDC_Object_t *pObj)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b082      	sub	sp, #8
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (IIS2MDC_MAG_Disable(pObj) != IIS2MDC_OK)
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f874 	bl	8002f58 <IIS2MDC_MAG_Disable>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d002      	beq.n	8002e7c <IIS2MDC_DeInit+0x1a>
  {
    return IIS2MDC_ERROR;
 8002e76:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7a:	e004      	b.n	8002e86 <IIS2MDC_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return IIS2MDC_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <IIS2MDC_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_ReadID(IIS2MDC_Object_t *pObj, uint8_t *Id)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b082      	sub	sp, #8
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
 8002e96:	6039      	str	r1, [r7, #0]
  if (iis2mdc_device_id_get(&(pObj->Ctx), Id) != IIS2MDC_OK)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	331c      	adds	r3, #28
 8002e9c:	6839      	ldr	r1, [r7, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fb23 	bl	80034ea <iis2mdc_device_id_get>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d002      	beq.n	8002eb0 <IIS2MDC_ReadID+0x22>
  {
    return IIS2MDC_ERROR;
 8002eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8002eae:	e000      	b.n	8002eb2 <IIS2MDC_ReadID+0x24>
  }

  return IIS2MDC_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
	...

08002ebc <IIS2MDC_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to IIS2MDC magnetometer sensor capabilities
 * @retval Component status
 */
int32_t IIS2MDC_GetCapabilities(IIS2MDC_Object_t *pObj, IIS2MDC_Capabilities_t *Capabilities)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	2200      	movs	r2, #0
 8002edc:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	2232      	movs	r2, #50	; 0x32
 8002eee:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	f04f 0200 	mov.w	r2, #0
 8002ef6:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	4a04      	ldr	r2, [pc, #16]	; (8002f14 <IIS2MDC_GetCapabilities+0x58>)
 8002f04:	619a      	str	r2, [r3, #24]
  return IIS2MDC_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	42c80000 	.word	0x42c80000

08002f18 <IIS2MDC_MAG_Enable>:
 * @brief Enable the IIS2MDC magnetometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_Enable(IIS2MDC_Object_t *pObj)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d101      	bne.n	8002f2e <IIS2MDC_MAG_Enable+0x16>
  {
    return IIS2MDC_OK;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	e010      	b.n	8002f50 <IIS2MDC_MAG_Enable+0x38>
  }

  /* Output data rate selection. */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_CONTINUOUS_MODE) != IIS2MDC_OK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	331c      	adds	r3, #28
 8002f32:	2100      	movs	r1, #0
 8002f34:	4618      	mov	r0, r3
 8002f36:	f000 f9e2 	bl	80032fe <iis2mdc_operating_mode_set>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d002      	beq.n	8002f46 <IIS2MDC_MAG_Enable+0x2e>
  {
    return IIS2MDC_ERROR;
 8002f40:	f04f 33ff 	mov.w	r3, #4294967295
 8002f44:	e004      	b.n	8002f50 <IIS2MDC_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return IIS2MDC_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <IIS2MDC_MAG_Disable>:
 * @brief Disable the IIS2MDC magnetometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_Disable(IIS2MDC_Object_t *pObj)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <IIS2MDC_MAG_Disable+0x16>
  {
    return IIS2MDC_OK;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	e010      	b.n	8002f90 <IIS2MDC_MAG_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_POWER_DOWN) != IIS2MDC_OK)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	331c      	adds	r3, #28
 8002f72:	2102      	movs	r1, #2
 8002f74:	4618      	mov	r0, r3
 8002f76:	f000 f9c2 	bl	80032fe <iis2mdc_operating_mode_set>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d002      	beq.n	8002f86 <IIS2MDC_MAG_Disable+0x2e>
  {
    return IIS2MDC_ERROR;
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	e004      	b.n	8002f90 <IIS2MDC_MAG_Disable+0x38>
  }

  pObj->mag_is_enabled = 0;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return IIS2MDC_OK;
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <IIS2MDC_MAG_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_GetSensitivity(IIS2MDC_Object_t *pObj, float *Sensitivity)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  *Sensitivity = IIS2MDC_MAG_SENSITIVITY_FS_50GAUSS;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8002fa8:	601a      	str	r2, [r3, #0]

  return IIS2MDC_OK;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <IIS2MDC_MAG_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_GetOutputDataRate(IIS2MDC_Object_t *pObj, float *Odr)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2MDC_OK;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60fb      	str	r3, [r7, #12]
  iis2mdc_odr_t odr_low_level;

  /* Get current output data rate. */
  if (iis2mdc_data_rate_get(&(pObj->Ctx), &odr_low_level) != IIS2MDC_OK)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	331c      	adds	r3, #28
 8002fca:	f107 020b 	add.w	r2, r7, #11
 8002fce:	4611      	mov	r1, r2
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 f9e1 	bl	8003398 <iis2mdc_data_rate_get>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d002      	beq.n	8002fe2 <IIS2MDC_MAG_GetOutputDataRate+0x2a>
  {
    return IIS2MDC_ERROR;
 8002fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe0:	e023      	b.n	800302a <IIS2MDC_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 8002fe2:	7afb      	ldrb	r3, [r7, #11]
 8002fe4:	2b03      	cmp	r3, #3
 8002fe6:	d81b      	bhi.n	8003020 <IIS2MDC_MAG_GetOutputDataRate+0x68>
 8002fe8:	a201      	add	r2, pc, #4	; (adr r2, 8002ff0 <IIS2MDC_MAG_GetOutputDataRate+0x38>)
 8002fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fee:	bf00      	nop
 8002ff0:	08003001 	.word	0x08003001
 8002ff4:	08003009 	.word	0x08003009
 8002ff8:	08003011 	.word	0x08003011
 8002ffc:	08003019 	.word	0x08003019
  {
    case IIS2MDC_ODR_10Hz:
      *Odr = 10.0f;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	4a0c      	ldr	r2, [pc, #48]	; (8003034 <IIS2MDC_MAG_GetOutputDataRate+0x7c>)
 8003004:	601a      	str	r2, [r3, #0]
      break;
 8003006:	e00f      	b.n	8003028 <IIS2MDC_MAG_GetOutputDataRate+0x70>

    case IIS2MDC_ODR_20Hz:
      *Odr = 20.0f;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	4a0b      	ldr	r2, [pc, #44]	; (8003038 <IIS2MDC_MAG_GetOutputDataRate+0x80>)
 800300c:	601a      	str	r2, [r3, #0]
      break;
 800300e:	e00b      	b.n	8003028 <IIS2MDC_MAG_GetOutputDataRate+0x70>

    case IIS2MDC_ODR_50Hz:
      *Odr = 50.0f;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	4a0a      	ldr	r2, [pc, #40]	; (800303c <IIS2MDC_MAG_GetOutputDataRate+0x84>)
 8003014:	601a      	str	r2, [r3, #0]
      break;
 8003016:	e007      	b.n	8003028 <IIS2MDC_MAG_GetOutputDataRate+0x70>

    case IIS2MDC_ODR_100Hz:
      *Odr = 100.0f;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	4a09      	ldr	r2, [pc, #36]	; (8003040 <IIS2MDC_MAG_GetOutputDataRate+0x88>)
 800301c:	601a      	str	r2, [r3, #0]
      break;
 800301e:	e003      	b.n	8003028 <IIS2MDC_MAG_GetOutputDataRate+0x70>

    default:
      ret = IIS2MDC_ERROR;
 8003020:	f04f 33ff 	mov.w	r3, #4294967295
 8003024:	60fb      	str	r3, [r7, #12]
      break;
 8003026:	bf00      	nop
  }

  return ret;
 8003028:	68fb      	ldr	r3, [r7, #12]
}
 800302a:	4618      	mov	r0, r3
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	41200000 	.word	0x41200000
 8003038:	41a00000 	.word	0x41a00000
 800303c:	42480000 	.word	0x42480000
 8003040:	42c80000 	.word	0x42c80000

08003044 <IIS2MDC_MAG_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_SetOutputDataRate(IIS2MDC_Object_t *pObj, float Odr)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	ed87 0a00 	vstr	s0, [r7]
  iis2mdc_odr_t new_odr;

  new_odr = (Odr <= 10.000f) ? IIS2MDC_ODR_10Hz
            : (Odr <= 20.000f) ? IIS2MDC_ODR_20Hz
 8003050:	edd7 7a00 	vldr	s15, [r7]
 8003054:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003058:	eef4 7ac7 	vcmpe.f32	s15, s14
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	d801      	bhi.n	8003066 <IIS2MDC_MAG_SetOutputDataRate+0x22>
 8003062:	2300      	movs	r3, #0
 8003064:	e016      	b.n	8003094 <IIS2MDC_MAG_SetOutputDataRate+0x50>
 8003066:	edd7 7a00 	vldr	s15, [r7]
 800306a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800306e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003076:	d801      	bhi.n	800307c <IIS2MDC_MAG_SetOutputDataRate+0x38>
 8003078:	2301      	movs	r3, #1
 800307a:	e00b      	b.n	8003094 <IIS2MDC_MAG_SetOutputDataRate+0x50>
 800307c:	edd7 7a00 	vldr	s15, [r7]
 8003080:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80030bc <IIS2MDC_MAG_SetOutputDataRate+0x78>
 8003084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800308c:	d801      	bhi.n	8003092 <IIS2MDC_MAG_SetOutputDataRate+0x4e>
 800308e:	2302      	movs	r3, #2
 8003090:	e000      	b.n	8003094 <IIS2MDC_MAG_SetOutputDataRate+0x50>
 8003092:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? IIS2MDC_ODR_10Hz
 8003094:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? IIS2MDC_ODR_50Hz
            :                    IIS2MDC_ODR_100Hz;

  if (iis2mdc_data_rate_set(&(pObj->Ctx), new_odr) != IIS2MDC_OK)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	331c      	adds	r3, #28
 800309a:	7bfa      	ldrb	r2, [r7, #15]
 800309c:	4611      	mov	r1, r2
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 f953 	bl	800334a <iis2mdc_data_rate_set>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d002      	beq.n	80030b0 <IIS2MDC_MAG_SetOutputDataRate+0x6c>
  {
    return IIS2MDC_ERROR;
 80030aa:	f04f 33ff 	mov.w	r3, #4294967295
 80030ae:	e000      	b.n	80030b2 <IIS2MDC_MAG_SetOutputDataRate+0x6e>
  }

  return IIS2MDC_OK;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	42480000 	.word	0x42480000

080030c0 <IIS2MDC_MAG_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_GetFullScale(IIS2MDC_Object_t *pObj, int32_t *FullScale)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  *FullScale = 50;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	2232      	movs	r2, #50	; 0x32
 80030ce:	601a      	str	r2, [r3, #0]

  return IIS2MDC_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <IIS2MDC_MAG_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_SetFullScale(IIS2MDC_Object_t *pObj, int32_t FullScale)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
 80030e6:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  UNUSED(FullScale);
  return IIS2MDC_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <IIS2MDC_MAG_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_GetAxesRaw(IIS2MDC_Object_t *pObj, IIS2MDC_AxesRaw_t *Value)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b084      	sub	sp, #16
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	6039      	str	r1, [r7, #0]
  iis2mdc_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (iis2mdc_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS2MDC_OK)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	331c      	adds	r3, #28
 8003104:	f107 0208 	add.w	r2, r7, #8
 8003108:	4611      	mov	r1, r2
 800310a:	4618      	mov	r0, r3
 800310c:	f000 f9a2 	bl	8003454 <iis2mdc_magnetic_raw_get>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d002      	beq.n	800311c <IIS2MDC_MAG_GetAxesRaw+0x26>
  {
    return IIS2MDC_ERROR;
 8003116:	f04f 33ff 	mov.w	r3, #4294967295
 800311a:	e00c      	b.n	8003136 <IIS2MDC_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800311c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8003124:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 800312c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	809a      	strh	r2, [r3, #4]

  return IIS2MDC_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <IIS2MDC_MAG_GetAxes>:
 * @param  pObj the device pObj
 * @param  MagneticField pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS2MDC_MAG_GetAxes(IIS2MDC_Object_t *pObj, IIS2MDC_Axes_t *MagneticField)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b086      	sub	sp, #24
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
 8003146:	6039      	str	r1, [r7, #0]
  iis2mdc_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (iis2mdc_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS2MDC_OK)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	331c      	adds	r3, #28
 800314c:	f107 0210 	add.w	r2, r7, #16
 8003150:	4611      	mov	r1, r2
 8003152:	4618      	mov	r0, r3
 8003154:	f000 f97e 	bl	8003454 <iis2mdc_magnetic_raw_get>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d002      	beq.n	8003164 <IIS2MDC_MAG_GetAxes+0x26>
  {
    return IIS2MDC_ERROR;
 800315e:	f04f 33ff 	mov.w	r3, #4294967295
 8003162:	e036      	b.n	80031d2 <IIS2MDC_MAG_GetAxes+0x94>
  }

  /* Get IIS2MDC actual sensitivity. */
  (void)IIS2MDC_MAG_GetSensitivity(pObj, &sensitivity);
 8003164:	f107 030c 	add.w	r3, r7, #12
 8003168:	4619      	mov	r1, r3
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f7ff ff14 	bl	8002f98 <IIS2MDC_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003170:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003174:	ee07 3a90 	vmov	s15, r3
 8003178:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800317c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003184:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003188:	ee17 2a90 	vmov	r2, s15
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003190:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003194:	ee07 3a90 	vmov	s15, r3
 8003198:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800319c:	edd7 7a03 	vldr	s15, [r7, #12]
 80031a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031a8:	ee17 2a90 	vmov	r2, s15
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80031b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80031b4:	ee07 3a90 	vmov	s15, r3
 80031b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80031c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031c8:	ee17 2a90 	vmov	r2, s15
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	609a      	str	r2, [r3, #8]

  return IIS2MDC_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3718      	adds	r7, #24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <ReadMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80031da:	b590      	push	{r4, r7, lr}
 80031dc:	b087      	sub	sp, #28
 80031de:	af00      	add	r7, sp, #0
 80031e0:	60f8      	str	r0, [r7, #12]
 80031e2:	607a      	str	r2, [r7, #4]
 80031e4:	461a      	mov	r2, r3
 80031e6:	460b      	mov	r3, r1
 80031e8:	72fb      	strb	r3, [r7, #11]
 80031ea:	4613      	mov	r3, r2
 80031ec:	813b      	strh	r3, [r7, #8]
  IIS2MDC_Object_t *pObj = (IIS2MDC_Object_t *)Handle;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == IIS2MDC_I2C_BUS) /* I2C */
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10e      	bne.n	8003218 <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	695c      	ldr	r4, [r3, #20]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	7b1b      	ldrb	r3, [r3, #12]
 8003202:	b298      	uxth	r0, r3
 8003204:	7afb      	ldrb	r3, [r7, #11]
 8003206:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800320a:	b2db      	uxtb	r3, r3
 800320c:	b299      	uxth	r1, r3
 800320e:	893b      	ldrh	r3, [r7, #8]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	47a0      	blx	r4
 8003214:	4603      	mov	r3, r0
 8003216:	e00d      	b.n	8003234 <ReadMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	695c      	ldr	r4, [r3, #20]
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	7b1b      	ldrb	r3, [r3, #12]
 8003220:	b298      	uxth	r0, r3
 8003222:	7afb      	ldrb	r3, [r7, #11]
 8003224:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003228:	b2db      	uxtb	r3, r3
 800322a:	b299      	uxth	r1, r3
 800322c:	893b      	ldrh	r3, [r7, #8]
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	47a0      	blx	r4
 8003232:	4603      	mov	r3, r0
  }
}
 8003234:	4618      	mov	r0, r3
 8003236:	371c      	adds	r7, #28
 8003238:	46bd      	mov	sp, r7
 800323a:	bd90      	pop	{r4, r7, pc}

0800323c <WriteMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800323c:	b590      	push	{r4, r7, lr}
 800323e:	b087      	sub	sp, #28
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	607a      	str	r2, [r7, #4]
 8003246:	461a      	mov	r2, r3
 8003248:	460b      	mov	r3, r1
 800324a:	72fb      	strb	r3, [r7, #11]
 800324c:	4613      	mov	r3, r2
 800324e:	813b      	strh	r3, [r7, #8]
  IIS2MDC_Object_t *pObj = (IIS2MDC_Object_t *)Handle;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == IIS2MDC_I2C_BUS) /* I2C */
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d10e      	bne.n	800327a <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	691c      	ldr	r4, [r3, #16]
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	7b1b      	ldrb	r3, [r3, #12]
 8003264:	b298      	uxth	r0, r3
 8003266:	7afb      	ldrb	r3, [r7, #11]
 8003268:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800326c:	b2db      	uxtb	r3, r3
 800326e:	b299      	uxth	r1, r3
 8003270:	893b      	ldrh	r3, [r7, #8]
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	47a0      	blx	r4
 8003276:	4603      	mov	r3, r0
 8003278:	e00d      	b.n	8003296 <WriteMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	691c      	ldr	r4, [r3, #16]
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	7b1b      	ldrb	r3, [r3, #12]
 8003282:	b298      	uxth	r0, r3
 8003284:	7afb      	ldrb	r3, [r7, #11]
 8003286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800328a:	b2db      	uxtb	r3, r3
 800328c:	b299      	uxth	r1, r3
 800328e:	893b      	ldrh	r3, [r7, #8]
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	47a0      	blx	r4
 8003294:	4603      	mov	r3, r0
  }
}
 8003296:	4618      	mov	r0, r3
 8003298:	371c      	adds	r7, #28
 800329a:	46bd      	mov	sp, r7
 800329c:	bd90      	pop	{r4, r7, pc}

0800329e <iis2mdc_read_reg>:
  *
  */
int32_t iis2mdc_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800329e:	b590      	push	{r4, r7, lr}
 80032a0:	b087      	sub	sp, #28
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	60f8      	str	r0, [r7, #12]
 80032a6:	607a      	str	r2, [r7, #4]
 80032a8:	461a      	mov	r2, r3
 80032aa:	460b      	mov	r3, r1
 80032ac:	72fb      	strb	r3, [r7, #11]
 80032ae:	4613      	mov	r3, r2
 80032b0:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	685c      	ldr	r4, [r3, #4]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6898      	ldr	r0, [r3, #8]
 80032ba:	893b      	ldrh	r3, [r7, #8]
 80032bc:	7af9      	ldrb	r1, [r7, #11]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	47a0      	blx	r4
 80032c2:	6178      	str	r0, [r7, #20]
  return ret;
 80032c4:	697b      	ldr	r3, [r7, #20]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	371c      	adds	r7, #28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd90      	pop	{r4, r7, pc}

080032ce <iis2mdc_write_reg>:
  *
  */
int32_t iis2mdc_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80032ce:	b590      	push	{r4, r7, lr}
 80032d0:	b087      	sub	sp, #28
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	60f8      	str	r0, [r7, #12]
 80032d6:	607a      	str	r2, [r7, #4]
 80032d8:	461a      	mov	r2, r3
 80032da:	460b      	mov	r3, r1
 80032dc:	72fb      	strb	r3, [r7, #11]
 80032de:	4613      	mov	r3, r2
 80032e0:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681c      	ldr	r4, [r3, #0]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6898      	ldr	r0, [r3, #8]
 80032ea:	893b      	ldrh	r3, [r7, #8]
 80032ec:	7af9      	ldrb	r1, [r7, #11]
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	47a0      	blx	r4
 80032f2:	6178      	str	r0, [r7, #20]
  return ret;
 80032f4:	697b      	ldr	r3, [r7, #20]
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	371c      	adds	r7, #28
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd90      	pop	{r4, r7, pc}

080032fe <iis2mdc_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_operating_mode_set(stmdev_ctx_t *ctx,
                                   iis2mdc_md_t val)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b084      	sub	sp, #16
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
 8003306:	460b      	mov	r3, r1
 8003308:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;
  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 800330a:	f107 0208 	add.w	r2, r7, #8
 800330e:	2301      	movs	r3, #1
 8003310:	2160      	movs	r1, #96	; 0x60
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7ff ffc3 	bl	800329e <iis2mdc_read_reg>
 8003318:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d10f      	bne.n	8003340 <iis2mdc_operating_mode_set+0x42>
    reg.md = (uint8_t)val;
 8003320:	78fb      	ldrb	r3, [r7, #3]
 8003322:	f003 0303 	and.w	r3, r3, #3
 8003326:	b2da      	uxtb	r2, r3
 8003328:	7a3b      	ldrb	r3, [r7, #8]
 800332a:	f362 0301 	bfi	r3, r2, #0, #2
 800332e:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 8003330:	f107 0208 	add.w	r2, r7, #8
 8003334:	2301      	movs	r3, #1
 8003336:	2160      	movs	r1, #96	; 0x60
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f7ff ffc8 	bl	80032ce <iis2mdc_write_reg>
 800333e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003340:	68fb      	ldr	r3, [r7, #12]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <iis2mdc_data_rate_set>:
  * @param  val      change the values of odr in reg CFG_REG_A
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_data_rate_set(stmdev_ctx_t *ctx, iis2mdc_odr_t val)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b084      	sub	sp, #16
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
 8003352:	460b      	mov	r3, r1
 8003354:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;
  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 8003356:	f107 0208 	add.w	r2, r7, #8
 800335a:	2301      	movs	r3, #1
 800335c:	2160      	movs	r1, #96	; 0x60
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7ff ff9d 	bl	800329e <iis2mdc_read_reg>
 8003364:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10f      	bne.n	800338c <iis2mdc_data_rate_set+0x42>
    reg.odr = (uint8_t)val;
 800336c:	78fb      	ldrb	r3, [r7, #3]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	b2da      	uxtb	r2, r3
 8003374:	7a3b      	ldrb	r3, [r7, #8]
 8003376:	f362 0383 	bfi	r3, r2, #2, #2
 800337a:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 800337c:	f107 0208 	add.w	r2, r7, #8
 8003380:	2301      	movs	r3, #1
 8003382:	2160      	movs	r1, #96	; 0x60
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff ffa2 	bl	80032ce <iis2mdc_write_reg>
 800338a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800338c:	68fb      	ldr	r3, [r7, #12]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
	...

08003398 <iis2mdc_data_rate_get>:
  * @param  val      Get the values of odr in reg CFG_REG_A
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_data_rate_get(stmdev_ctx_t *ctx, iis2mdc_odr_t *val)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;
  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 80033a2:	f107 0208 	add.w	r2, r7, #8
 80033a6:	2301      	movs	r3, #1
 80033a8:	2160      	movs	r1, #96	; 0x60
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7ff ff77 	bl	800329e <iis2mdc_read_reg>
 80033b0:	60f8      	str	r0, [r7, #12]

  switch (reg.odr) {
 80033b2:	7a3b      	ldrb	r3, [r7, #8]
 80033b4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b03      	cmp	r3, #3
 80033bc:	d81a      	bhi.n	80033f4 <iis2mdc_data_rate_get+0x5c>
 80033be:	a201      	add	r2, pc, #4	; (adr r2, 80033c4 <iis2mdc_data_rate_get+0x2c>)
 80033c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c4:	080033d5 	.word	0x080033d5
 80033c8:	080033dd 	.word	0x080033dd
 80033cc:	080033e5 	.word	0x080033e5
 80033d0:	080033ed 	.word	0x080033ed
    case IIS2MDC_ODR_10Hz:
      *val = IIS2MDC_ODR_10Hz;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	2200      	movs	r2, #0
 80033d8:	701a      	strb	r2, [r3, #0]
      break;
 80033da:	e00f      	b.n	80033fc <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_20Hz:
      *val = IIS2MDC_ODR_20Hz;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	2201      	movs	r2, #1
 80033e0:	701a      	strb	r2, [r3, #0]
      break;
 80033e2:	e00b      	b.n	80033fc <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_50Hz:
      *val = IIS2MDC_ODR_50Hz;
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	2202      	movs	r2, #2
 80033e8:	701a      	strb	r2, [r3, #0]
      break;
 80033ea:	e007      	b.n	80033fc <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_100Hz:
      *val = IIS2MDC_ODR_100Hz;
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	2203      	movs	r2, #3
 80033f0:	701a      	strb	r2, [r3, #0]
      break;
 80033f2:	e003      	b.n	80033fc <iis2mdc_data_rate_get+0x64>

    default:
      *val = IIS2MDC_ODR_10Hz;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	2200      	movs	r2, #0
 80033f8:	701a      	strb	r2, [r3, #0]
      break;
 80033fa:	bf00      	nop
  }

  return ret;
 80033fc:	68fb      	ldr	r3, [r7, #12]
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop

08003408 <iis2mdc_block_data_update_set>:
  * @param  val      change the values of bdu in reg CFG_REG_C
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;
  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8003414:	f107 0208 	add.w	r2, r7, #8
 8003418:	2301      	movs	r3, #1
 800341a:	2162      	movs	r1, #98	; 0x62
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff ff3e 	bl	800329e <iis2mdc_read_reg>
 8003422:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10f      	bne.n	800344a <iis2mdc_block_data_update_set+0x42>
    reg.bdu = val;
 800342a:	78fb      	ldrb	r3, [r7, #3]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	b2da      	uxtb	r2, r3
 8003432:	7a3b      	ldrb	r3, [r7, #8]
 8003434:	f362 1304 	bfi	r3, r2, #4, #1
 8003438:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 800343a:	f107 0208 	add.w	r2, r7, #8
 800343e:	2301      	movs	r3, #1
 8003440:	2162      	movs	r1, #98	; 0x62
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f7ff ff43 	bl	80032ce <iis2mdc_write_reg>
 8003448:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800344a:	68fb      	ldr	r3, [r7, #12]
}
 800344c:	4618      	mov	r0, r3
 800344e:	3710      	adds	r7, #16
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <iis2mdc_magnetic_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret =  iis2mdc_read_reg(ctx, IIS2MDC_OUTX_L_REG, buff, 6);
 800345e:	f107 020c 	add.w	r2, r7, #12
 8003462:	2306      	movs	r3, #6
 8003464:	2168      	movs	r1, #104	; 0x68
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f7ff ff19 	bl	800329e <iis2mdc_read_reg>
 800346c:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800346e:	7b7b      	ldrb	r3, [r7, #13]
 8003470:	b21a      	sxth	r2, r3
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) +  (int16_t)buff[0];
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	f9b3 3000 	ldrsh.w	r3, [r3]
 800347c:	b29b      	uxth	r3, r3
 800347e:	021b      	lsls	r3, r3, #8
 8003480:	b29a      	uxth	r2, r3
 8003482:	7b3b      	ldrb	r3, [r7, #12]
 8003484:	b29b      	uxth	r3, r3
 8003486:	4413      	add	r3, r2
 8003488:	b29b      	uxth	r3, r3
 800348a:	b21a      	sxth	r2, r3
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8003490:	7bfa      	ldrb	r2, [r7, #15]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	3302      	adds	r3, #2
 8003496:	b212      	sxth	r2, r2
 8003498:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) +  (int16_t)buff[2];
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	3302      	adds	r3, #2
 800349e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	021b      	lsls	r3, r3, #8
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	7bbb      	ldrb	r3, [r7, #14]
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	4413      	add	r3, r2
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	3302      	adds	r3, #2
 80034b4:	b212      	sxth	r2, r2
 80034b6:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80034b8:	7c7a      	ldrb	r2, [r7, #17]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	3304      	adds	r3, #4
 80034be:	b212      	sxth	r2, r2
 80034c0:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) +  (int16_t)buff[4];
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	3304      	adds	r3, #4
 80034c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	021b      	lsls	r3, r3, #8
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	7c3b      	ldrb	r3, [r7, #16]
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	4413      	add	r3, r2
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	3304      	adds	r3, #4
 80034dc:	b212      	sxth	r2, r2
 80034de:	801a      	strh	r2, [r3, #0]
  return ret;
 80034e0:	697b      	ldr	r3, [r7, #20]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3718      	adds	r7, #24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <iis2mdc_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b084      	sub	sp, #16
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
 80034f2:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  iis2mdc_read_reg(ctx, IIS2MDC_WHO_AM_I, buff, 1);
 80034f4:	2301      	movs	r3, #1
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	214f      	movs	r1, #79	; 0x4f
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7ff fecf 	bl	800329e <iis2mdc_read_reg>
 8003500:	60f8      	str	r0, [r7, #12]
  return ret;
 8003502:	68fb      	ldr	r3, [r7, #12]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <iis2mdc_self_test_set>:
  * @param  val      change the values of self_test in reg CFG_REG_C
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_self_test_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	460b      	mov	r3, r1
 8003516:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;
  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8003518:	f107 0208 	add.w	r2, r7, #8
 800351c:	2301      	movs	r3, #1
 800351e:	2162      	movs	r1, #98	; 0x62
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f7ff febc 	bl	800329e <iis2mdc_read_reg>
 8003526:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d10f      	bne.n	800354e <iis2mdc_self_test_set+0x42>
    reg.self_test = val;
 800352e:	78fb      	ldrb	r3, [r7, #3]
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	b2da      	uxtb	r2, r3
 8003536:	7a3b      	ldrb	r3, [r7, #8]
 8003538:	f362 0341 	bfi	r3, r2, #1, #1
 800353c:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 800353e:	f107 0208 	add.w	r2, r7, #8
 8003542:	2301      	movs	r3, #1
 8003544:	2162      	movs	r1, #98	; 0x62
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7ff fec1 	bl	80032ce <iis2mdc_write_reg>
 800354c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800354e:	68fb      	ldr	r3, [r7, #12]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <iis2mdc_i2c_interface_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_i2c_interface_set(stmdev_ctx_t *ctx,
                                  iis2mdc_i2c_dis_t val)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	460b      	mov	r3, r1
 8003562:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;
  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8003564:	f107 0208 	add.w	r2, r7, #8
 8003568:	2301      	movs	r3, #1
 800356a:	2162      	movs	r1, #98	; 0x62
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7ff fe96 	bl	800329e <iis2mdc_read_reg>
 8003572:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10f      	bne.n	800359a <iis2mdc_i2c_interface_set+0x42>
    reg.i2c_dis = (uint8_t)val;
 800357a:	78fb      	ldrb	r3, [r7, #3]
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	b2da      	uxtb	r2, r3
 8003582:	7a3b      	ldrb	r3, [r7, #8]
 8003584:	f362 1345 	bfi	r3, r2, #5, #1
 8003588:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 800358a:	f107 0208 	add.w	r2, r7, #8
 800358e:	2301      	movs	r3, #1
 8003590:	2162      	movs	r1, #98	; 0x62
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff fe9b 	bl	80032ce <iis2mdc_write_reg>
 8003598:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800359a:	68fb      	ldr	r3, [r7, #12]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <ISM330DHCX_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_RegisterBusIO(ISM330DHCX_Object_t *pObj, ISM330DHCX_IO_t *pIO)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d103      	bne.n	80035c0 <ISM330DHCX_RegisterBusIO+0x1c>
  {
    ret = ISM330DHCX_ERROR;
 80035b8:	f04f 33ff 	mov.w	r3, #4294967295
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	e04d      	b.n	800365c <ISM330DHCX_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	7b1a      	ldrb	r2, [r3, #12]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	691a      	ldr	r2, [r3, #16]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	695a      	ldr	r2, [r3, #20]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	699a      	ldr	r2, [r3, #24]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a1b      	ldr	r2, [pc, #108]	; (8003668 <ISM330DHCX_RegisterBusIO+0xc4>)
 80035fc:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a1a      	ldr	r2, [pc, #104]	; (800366c <ISM330DHCX_RegisterBusIO+0xc8>)
 8003602:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d103      	bne.n	800361a <ISM330DHCX_RegisterBusIO+0x76>
    {
      ret = ISM330DHCX_ERROR;
 8003612:	f04f 33ff 	mov.w	r3, #4294967295
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	e020      	b.n	800365c <ISM330DHCX_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != ISM330DHCX_OK)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4798      	blx	r3
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <ISM330DHCX_RegisterBusIO+0x8a>
    {
      ret = ISM330DHCX_ERROR;
 8003626:	f04f 33ff 	mov.w	r3, #4294967295
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	e016      	b.n	800365c <ISM330DHCX_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == ISM330DHCX_SPI_3WIRES_BUS) /* SPI 3-Wires */
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	2b02      	cmp	r3, #2
 8003634:	d112      	bne.n	800365c <ISM330DHCX_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10d      	bne.n	800365c <ISM330DHCX_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8003640:	230c      	movs	r3, #12
 8003642:	72fb      	strb	r3, [r7, #11]

          if (ISM330DHCX_Write_Reg(pObj, ISM330DHCX_CTRL3_C, data) != ISM330DHCX_OK)
 8003644:	7afb      	ldrb	r3, [r7, #11]
 8003646:	461a      	mov	r2, r3
 8003648:	2112      	movs	r1, #18
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 fd61 	bl	8004112 <ISM330DHCX_Write_Reg>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d002      	beq.n	800365c <ISM330DHCX_RegisterBusIO+0xb8>
          {
            ret = ISM330DHCX_ERROR;
 8003656:	f04f 33ff 	mov.w	r3, #4294967295
 800365a:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 800365c:	68fb      	ldr	r3, [r7, #12]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	08004581 	.word	0x08004581
 800366c:	080045b7 	.word	0x080045b7

08003670 <ISM330DHCX_Init>:
 * @brief  Initialize the ISM330DHCX sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_Init(ISM330DHCX_Object_t *pObj)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Set DEVICE_CONF bit */
  if (ism330dhcx_device_conf_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	331c      	adds	r3, #28
 800367c:	2101      	movs	r1, #1
 800367e:	4618      	mov	r0, r3
 8003680:	f001 fd20 	bl	80050c4 <ism330dhcx_device_conf_set>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d002      	beq.n	8003690 <ISM330DHCX_Init+0x20>
  {
    return ISM330DHCX_ERROR;
 800368a:	f04f 33ff 	mov.w	r3, #4294967295
 800368e:	e078      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (ism330dhcx_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	331c      	adds	r3, #28
 8003694:	2101      	movs	r1, #1
 8003696:	4618      	mov	r0, r3
 8003698:	f001 fd97 	bl	80051ca <ism330dhcx_auto_increment_set>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d002      	beq.n	80036a8 <ISM330DHCX_Init+0x38>
  {
    return ISM330DHCX_ERROR;
 80036a2:	f04f 33ff 	mov.w	r3, #4294967295
 80036a6:	e06c      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

    /* SW reset */
  if ( ism330dhcx_reset_set( &(pObj->Ctx), PROPERTY_ENABLE)!= ISM330DHCX_OK)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	331c      	adds	r3, #28
 80036ac:	2101      	movs	r1, #1
 80036ae:	4618      	mov	r0, r3
 80036b0:	f001 fd65 	bl	800517e <ism330dhcx_reset_set>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d002      	beq.n	80036c0 <ISM330DHCX_Init+0x50>
  {
    return ISM330DHCX_ERROR;
 80036ba:	f04f 33ff 	mov.w	r3, #4294967295
 80036be:	e060      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( ism330dhcx_auto_increment_set( &(pObj->Ctx), PROPERTY_ENABLE ) != ISM330DHCX_OK)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	331c      	adds	r3, #28
 80036c4:	2101      	movs	r1, #1
 80036c6:	4618      	mov	r0, r3
 80036c8:	f001 fd7f 	bl	80051ca <ism330dhcx_auto_increment_set>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <ISM330DHCX_Init+0x68>
  {
    return ISM330DHCX_ERROR;
 80036d2:	f04f 33ff 	mov.w	r3, #4294967295
 80036d6:	e054      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  /* Enable BDU */
  if (ism330dhcx_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	331c      	adds	r3, #28
 80036dc:	2101      	movs	r1, #1
 80036de:	4618      	mov	r0, r3
 80036e0:	f001 fc34 	bl	8004f4c <ism330dhcx_block_data_update_set>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d002      	beq.n	80036f0 <ISM330DHCX_Init+0x80>
  {
    return ISM330DHCX_ERROR;
 80036ea:	f04f 33ff 	mov.w	r3, #4294967295
 80036ee:	e048      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  /* FIFO mode selection */
  if (ism330dhcx_fifo_mode_set(&(pObj->Ctx), ISM330DHCX_BYPASS_MODE) != ISM330DHCX_OK)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	331c      	adds	r3, #28
 80036f4:	2100      	movs	r1, #0
 80036f6:	4618      	mov	r0, r3
 80036f8:	f001 fd8d 	bl	8005216 <ism330dhcx_fifo_mode_set>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <ISM330DHCX_Init+0x98>
  {
    return ISM330DHCX_ERROR;
 8003702:	f04f 33ff 	mov.w	r3, #4294967295
 8003706:	e03c      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  /* Select default output data rate. */
  pObj->acc_odr = ISM330DHCX_XL_ODR_104Hz;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2204      	movs	r2, #4
 800370c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), ISM330DHCX_XL_ODR_OFF) != ISM330DHCX_OK)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	331c      	adds	r3, #28
 8003714:	2100      	movs	r1, #0
 8003716:	4618      	mov	r0, r3
 8003718:	f000 fff6 	bl	8004708 <ism330dhcx_xl_data_rate_set>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d002      	beq.n	8003728 <ISM330DHCX_Init+0xb8>
  {
    return ISM330DHCX_ERROR;
 8003722:	f04f 33ff 	mov.w	r3, #4294967295
 8003726:	e02c      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  /* Full scale selection. */
  if (ism330dhcx_xl_full_scale_set(&(pObj->Ctx), ISM330DHCX_2g) != ISM330DHCX_OK)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	331c      	adds	r3, #28
 800372c:	2100      	movs	r1, #0
 800372e:	4618      	mov	r0, r3
 8003730:	f000 ff8c 	bl	800464c <ism330dhcx_xl_full_scale_set>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d002      	beq.n	8003740 <ISM330DHCX_Init+0xd0>
  {
    return ISM330DHCX_ERROR;
 800373a:	f04f 33ff 	mov.w	r3, #4294967295
 800373e:	e020      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = ISM330DHCX_GY_ODR_104Hz;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2204      	movs	r2, #4
 8003744:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), ISM330DHCX_GY_ODR_OFF) != ISM330DHCX_OK)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	331c      	adds	r3, #28
 800374c:	2100      	movs	r1, #0
 800374e:	4618      	mov	r0, r3
 8003750:	f001 fa2a 	bl	8004ba8 <ism330dhcx_gy_data_rate_set>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <ISM330DHCX_Init+0xf0>
  {
    return ISM330DHCX_ERROR;
 800375a:	f04f 33ff 	mov.w	r3, #4294967295
 800375e:	e010      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  /* Full scale selection. */
  if (ism330dhcx_gy_full_scale_set(&(pObj->Ctx), ISM330DHCX_2000dps) != ISM330DHCX_OK)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	331c      	adds	r3, #28
 8003764:	210c      	movs	r1, #12
 8003766:	4618      	mov	r0, r3
 8003768:	f001 f9a6 	bl	8004ab8 <ism330dhcx_gy_full_scale_set>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d002      	beq.n	8003778 <ISM330DHCX_Init+0x108>
  {
    return ISM330DHCX_ERROR;
 8003772:	f04f 33ff 	mov.w	r3, #4294967295
 8003776:	e004      	b.n	8003782 <ISM330DHCX_Init+0x112>
  }

  pObj->is_initialized = 1;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return ISM330DHCX_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <ISM330DHCX_DeInit>:
 * @brief  Deinitialize the ISM330DHCX sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_DeInit(ISM330DHCX_Object_t *pObj)
{
 800378a:	b580      	push	{r7, lr}
 800378c:	b082      	sub	sp, #8
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (ISM330DHCX_ACC_Disable(pObj) != ISM330DHCX_OK)
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 f888 	bl	80038a8 <ISM330DHCX_ACC_Disable>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d002      	beq.n	80037a4 <ISM330DHCX_DeInit+0x1a>
  {
    return ISM330DHCX_ERROR;
 800379e:	f04f 33ff 	mov.w	r3, #4294967295
 80037a2:	e015      	b.n	80037d0 <ISM330DHCX_DeInit+0x46>
  }

  if (ISM330DHCX_GYRO_Disable(pObj) != ISM330DHCX_OK)
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 fa92 	bl	8003cce <ISM330DHCX_GYRO_Disable>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <ISM330DHCX_DeInit+0x2c>
  {
    return ISM330DHCX_ERROR;
 80037b0:	f04f 33ff 	mov.w	r3, #4294967295
 80037b4:	e00c      	b.n	80037d0 <ISM330DHCX_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = ISM330DHCX_XL_ODR_OFF;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = ISM330DHCX_GY_ODR_OFF;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return ISM330DHCX_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3708      	adds	r7, #8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <ISM330DHCX_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ReadID(ISM330DHCX_Object_t *pObj, uint8_t *Id)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  if (ism330dhcx_device_id_get(&(pObj->Ctx), Id) != ISM330DHCX_OK)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	331c      	adds	r3, #28
 80037e6:	6839      	ldr	r1, [r7, #0]
 80037e8:	4618      	mov	r0, r3
 80037ea:	f001 fcb7 	bl	800515c <ism330dhcx_device_id_get>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <ISM330DHCX_ReadID+0x22>
  {
    return ISM330DHCX_ERROR;
 80037f4:	f04f 33ff 	mov.w	r3, #4294967295
 80037f8:	e000      	b.n	80037fc <ISM330DHCX_ReadID+0x24>
  }

  return ISM330DHCX_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <ISM330DHCX_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to ISM330DHCX sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GetCapabilities(ISM330DHCX_Object_t *pObj, ISM330DHCX_Capabilities_t *Capabilities)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	2201      	movs	r2, #1
 8003812:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	2201      	movs	r2, #1
 8003818:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2200      	movs	r2, #0
 800381e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	2200      	movs	r2, #0
 8003824:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800382c:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	2210      	movs	r2, #16
 8003832:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	2200      	movs	r2, #0
 8003838:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6667.0f;
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	4a07      	ldr	r2, [pc, #28]	; (800385c <ISM330DHCX_GetCapabilities+0x58>)
 800383e:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6667.0f;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	4a06      	ldr	r2, [pc, #24]	; (800385c <ISM330DHCX_GetCapabilities+0x58>)
 8003844:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	619a      	str	r2, [r3, #24]
  return ISM330DHCX_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr
 800385c:	45d05800 	.word	0x45d05800

08003860 <ISM330DHCX_ACC_Enable>:
 * @brief  Enable the ISM330DHCX accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_Enable(ISM330DHCX_Object_t *pObj)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <ISM330DHCX_ACC_Enable+0x16>
  {
    return ISM330DHCX_OK;
 8003872:	2300      	movs	r3, #0
 8003874:	e014      	b.n	80038a0 <ISM330DHCX_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != ISM330DHCX_OK)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f103 021c 	add.w	r2, r3, #28
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003882:	4619      	mov	r1, r3
 8003884:	4610      	mov	r0, r2
 8003886:	f000 ff3f 	bl	8004708 <ism330dhcx_xl_data_rate_set>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d002      	beq.n	8003896 <ISM330DHCX_ACC_Enable+0x36>
  {
    return ISM330DHCX_ERROR;
 8003890:	f04f 33ff 	mov.w	r3, #4294967295
 8003894:	e004      	b.n	80038a0 <ISM330DHCX_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return ISM330DHCX_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <ISM330DHCX_ACC_Disable>:
 * @brief  Disable the ISM330DHCX accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_Disable(ISM330DHCX_Object_t *pObj)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <ISM330DHCX_ACC_Disable+0x16>
  {
    return ISM330DHCX_OK;
 80038ba:	2300      	movs	r3, #0
 80038bc:	e01f      	b.n	80038fe <ISM330DHCX_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (ism330dhcx_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != ISM330DHCX_OK)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f103 021c 	add.w	r2, r3, #28
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	332b      	adds	r3, #43	; 0x2b
 80038c8:	4619      	mov	r1, r3
 80038ca:	4610      	mov	r0, r2
 80038cc:	f001 f88c 	bl	80049e8 <ism330dhcx_xl_data_rate_get>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d002      	beq.n	80038dc <ISM330DHCX_ACC_Disable+0x34>
  {
    return ISM330DHCX_ERROR;
 80038d6:	f04f 33ff 	mov.w	r3, #4294967295
 80038da:	e010      	b.n	80038fe <ISM330DHCX_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), ISM330DHCX_XL_ODR_OFF) != ISM330DHCX_OK)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	331c      	adds	r3, #28
 80038e0:	2100      	movs	r1, #0
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 ff10 	bl	8004708 <ism330dhcx_xl_data_rate_set>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d002      	beq.n	80038f4 <ISM330DHCX_ACC_Disable+0x4c>
  {
    return ISM330DHCX_ERROR;
 80038ee:	f04f 33ff 	mov.w	r3, #4294967295
 80038f2:	e004      	b.n	80038fe <ISM330DHCX_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return ISM330DHCX_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <ISM330DHCX_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_GetSensitivity(ISM330DHCX_Object_t *pObj, float *Sensitivity)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8003912:	2300      	movs	r3, #0
 8003914:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_xl_full_scale_get(&(pObj->Ctx), &full_scale) != ISM330DHCX_OK)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	331c      	adds	r3, #28
 800391a:	f107 020b 	add.w	r2, r7, #11
 800391e:	4611      	mov	r1, r2
 8003920:	4618      	mov	r0, r3
 8003922:	f000 feb9 	bl	8004698 <ism330dhcx_xl_full_scale_get>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <ISM330DHCX_ACC_GetSensitivity+0x2a>
  {
    return ISM330DHCX_ERROR;
 800392c:	f04f 33ff 	mov.w	r3, #4294967295
 8003930:	e023      	b.n	800397a <ISM330DHCX_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8003932:	7afb      	ldrb	r3, [r7, #11]
 8003934:	2b03      	cmp	r3, #3
 8003936:	d81b      	bhi.n	8003970 <ISM330DHCX_ACC_GetSensitivity+0x68>
 8003938:	a201      	add	r2, pc, #4	; (adr r2, 8003940 <ISM330DHCX_ACC_GetSensitivity+0x38>)
 800393a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800393e:	bf00      	nop
 8003940:	08003951 	.word	0x08003951
 8003944:	08003969 	.word	0x08003969
 8003948:	08003959 	.word	0x08003959
 800394c:	08003961 	.word	0x08003961
  {
    case ISM330DHCX_2g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_2G;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	4a0c      	ldr	r2, [pc, #48]	; (8003984 <ISM330DHCX_ACC_GetSensitivity+0x7c>)
 8003954:	601a      	str	r2, [r3, #0]
      break;
 8003956:	e00f      	b.n	8003978 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_4g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_4G;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	4a0b      	ldr	r2, [pc, #44]	; (8003988 <ISM330DHCX_ACC_GetSensitivity+0x80>)
 800395c:	601a      	str	r2, [r3, #0]
      break;
 800395e:	e00b      	b.n	8003978 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_8g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_8G;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	4a0a      	ldr	r2, [pc, #40]	; (800398c <ISM330DHCX_ACC_GetSensitivity+0x84>)
 8003964:	601a      	str	r2, [r3, #0]
      break;
 8003966:	e007      	b.n	8003978 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_16g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_16G;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	4a09      	ldr	r2, [pc, #36]	; (8003990 <ISM330DHCX_ACC_GetSensitivity+0x88>)
 800396c:	601a      	str	r2, [r3, #0]
      break;
 800396e:	e003      	b.n	8003978 <ISM330DHCX_ACC_GetSensitivity+0x70>

    default:
      ret = ISM330DHCX_ERROR;
 8003970:	f04f 33ff 	mov.w	r3, #4294967295
 8003974:	60fb      	str	r3, [r7, #12]
      break;
 8003976:	bf00      	nop
  }

  return ret;
 8003978:	68fb      	ldr	r3, [r7, #12]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	3d79db23 	.word	0x3d79db23
 8003988:	3df9db23 	.word	0x3df9db23
 800398c:	3e79db23 	.word	0x3e79db23
 8003990:	3ef9db23 	.word	0x3ef9db23

08003994 <ISM330DHCX_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_GetOutputDataRate(ISM330DHCX_Object_t *pObj, float *Odr)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800399e:	2300      	movs	r3, #0
 80039a0:	60fb      	str	r3, [r7, #12]
  ism330dhcx_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (ism330dhcx_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != ISM330DHCX_OK)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	331c      	adds	r3, #28
 80039a6:	f107 020b 	add.w	r2, r7, #11
 80039aa:	4611      	mov	r1, r2
 80039ac:	4618      	mov	r0, r3
 80039ae:	f001 f81b 	bl	80049e8 <ism330dhcx_xl_data_rate_get>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d002      	beq.n	80039be <ISM330DHCX_ACC_GetOutputDataRate+0x2a>
  {
    return ISM330DHCX_ERROR;
 80039b8:	f04f 33ff 	mov.w	r3, #4294967295
 80039bc:	e04e      	b.n	8003a5c <ISM330DHCX_ACC_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 80039be:	7afb      	ldrb	r3, [r7, #11]
 80039c0:	2b0a      	cmp	r3, #10
 80039c2:	d846      	bhi.n	8003a52 <ISM330DHCX_ACC_GetOutputDataRate+0xbe>
 80039c4:	a201      	add	r2, pc, #4	; (adr r2, 80039cc <ISM330DHCX_ACC_GetOutputDataRate+0x38>)
 80039c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ca:	bf00      	nop
 80039cc:	080039f9 	.word	0x080039f9
 80039d0:	08003a03 	.word	0x08003a03
 80039d4:	08003a0b 	.word	0x08003a0b
 80039d8:	08003a13 	.word	0x08003a13
 80039dc:	08003a1b 	.word	0x08003a1b
 80039e0:	08003a23 	.word	0x08003a23
 80039e4:	08003a2b 	.word	0x08003a2b
 80039e8:	08003a33 	.word	0x08003a33
 80039ec:	08003a3b 	.word	0x08003a3b
 80039f0:	08003a43 	.word	0x08003a43
 80039f4:	08003a4b 	.word	0x08003a4b
  {
    case ISM330DHCX_XL_ODR_OFF:
      *Odr = 0.0f;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	f04f 0200 	mov.w	r2, #0
 80039fe:	601a      	str	r2, [r3, #0]
      break;
 8003a00:	e02b      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	4a17      	ldr	r2, [pc, #92]	; (8003a64 <ISM330DHCX_ACC_GetOutputDataRate+0xd0>)
 8003a06:	601a      	str	r2, [r3, #0]
      break;
 8003a08:	e027      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_26Hz:
      *Odr = 26.0f;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	4a16      	ldr	r2, [pc, #88]	; (8003a68 <ISM330DHCX_ACC_GetOutputDataRate+0xd4>)
 8003a0e:	601a      	str	r2, [r3, #0]
      break;
 8003a10:	e023      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_52Hz:
      *Odr = 52.0f;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	4a15      	ldr	r2, [pc, #84]	; (8003a6c <ISM330DHCX_ACC_GetOutputDataRate+0xd8>)
 8003a16:	601a      	str	r2, [r3, #0]
      break;
 8003a18:	e01f      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_104Hz:
      *Odr = 104.0f;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	4a14      	ldr	r2, [pc, #80]	; (8003a70 <ISM330DHCX_ACC_GetOutputDataRate+0xdc>)
 8003a1e:	601a      	str	r2, [r3, #0]
      break;
 8003a20:	e01b      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_208Hz:
      *Odr = 208.0f;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	4a13      	ldr	r2, [pc, #76]	; (8003a74 <ISM330DHCX_ACC_GetOutputDataRate+0xe0>)
 8003a26:	601a      	str	r2, [r3, #0]
      break;
 8003a28:	e017      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_417Hz:
      *Odr = 417.0f;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	4a12      	ldr	r2, [pc, #72]	; (8003a78 <ISM330DHCX_ACC_GetOutputDataRate+0xe4>)
 8003a2e:	601a      	str	r2, [r3, #0]
      break;
 8003a30:	e013      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_833Hz:
      *Odr = 833.0f;
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	4a11      	ldr	r2, [pc, #68]	; (8003a7c <ISM330DHCX_ACC_GetOutputDataRate+0xe8>)
 8003a36:	601a      	str	r2, [r3, #0]
      break;
 8003a38:	e00f      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_1667Hz:
      *Odr = 1667.0f;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	4a10      	ldr	r2, [pc, #64]	; (8003a80 <ISM330DHCX_ACC_GetOutputDataRate+0xec>)
 8003a3e:	601a      	str	r2, [r3, #0]
      break;
 8003a40:	e00b      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_3333Hz:
      *Odr = 3333.0f;
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	4a0f      	ldr	r2, [pc, #60]	; (8003a84 <ISM330DHCX_ACC_GetOutputDataRate+0xf0>)
 8003a46:	601a      	str	r2, [r3, #0]
      break;
 8003a48:	e007      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_6667Hz:
      *Odr = 6667.0f;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	4a0e      	ldr	r2, [pc, #56]	; (8003a88 <ISM330DHCX_ACC_GetOutputDataRate+0xf4>)
 8003a4e:	601a      	str	r2, [r3, #0]
      break;
 8003a50:	e003      	b.n	8003a5a <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    default:
      ret = ISM330DHCX_ERROR;
 8003a52:	f04f 33ff 	mov.w	r3, #4294967295
 8003a56:	60fb      	str	r3, [r7, #12]
      break;
 8003a58:	bf00      	nop
  }

  return ret;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	41480000 	.word	0x41480000
 8003a68:	41d00000 	.word	0x41d00000
 8003a6c:	42500000 	.word	0x42500000
 8003a70:	42d00000 	.word	0x42d00000
 8003a74:	43500000 	.word	0x43500000
 8003a78:	43d08000 	.word	0x43d08000
 8003a7c:	44504000 	.word	0x44504000
 8003a80:	44d06000 	.word	0x44d06000
 8003a84:	45505000 	.word	0x45505000
 8003a88:	45d05800 	.word	0x45d05800

08003a8c <ISM330DHCX_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_SetOutputDataRate(ISM330DHCX_Object_t *pObj, float Odr)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d106      	bne.n	8003ab0 <ISM330DHCX_ACC_SetOutputDataRate+0x24>
  {
    return ISM330DHCX_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8003aa2:	ed97 0a00 	vldr	s0, [r7]
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 fb4e 	bl	8004148 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled>
 8003aac:	4603      	mov	r3, r0
 8003aae:	e005      	b.n	8003abc <ISM330DHCX_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return ISM330DHCX_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8003ab0:	ed97 0a00 	vldr	s0, [r7]
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 fbd3 	bl	8004260 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled>
 8003aba:	4603      	mov	r3, r0
  }
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3708      	adds	r7, #8
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <ISM330DHCX_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_GetFullScale(ISM330DHCX_Object_t *pObj, int32_t *FullScale)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != ISM330DHCX_OK)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	331c      	adds	r3, #28
 8003ad6:	f107 020b 	add.w	r2, r7, #11
 8003ada:	4611      	mov	r1, r2
 8003adc:	4618      	mov	r0, r3
 8003ade:	f000 fddb 	bl	8004698 <ism330dhcx_xl_full_scale_get>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <ISM330DHCX_ACC_GetFullScale+0x2a>
  {
    return ISM330DHCX_ERROR;
 8003ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8003aec:	e023      	b.n	8003b36 <ISM330DHCX_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8003aee:	7afb      	ldrb	r3, [r7, #11]
 8003af0:	2b03      	cmp	r3, #3
 8003af2:	d81b      	bhi.n	8003b2c <ISM330DHCX_ACC_GetFullScale+0x68>
 8003af4:	a201      	add	r2, pc, #4	; (adr r2, 8003afc <ISM330DHCX_ACC_GetFullScale+0x38>)
 8003af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003afa:	bf00      	nop
 8003afc:	08003b0d 	.word	0x08003b0d
 8003b00:	08003b25 	.word	0x08003b25
 8003b04:	08003b15 	.word	0x08003b15
 8003b08:	08003b1d 	.word	0x08003b1d
  {
    case ISM330DHCX_2g:
      *FullScale =  2;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	601a      	str	r2, [r3, #0]
      break;
 8003b12:	e00f      	b.n	8003b34 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_4g:
      *FullScale =  4;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	2204      	movs	r2, #4
 8003b18:	601a      	str	r2, [r3, #0]
      break;
 8003b1a:	e00b      	b.n	8003b34 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_8g:
      *FullScale =  8;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	2208      	movs	r2, #8
 8003b20:	601a      	str	r2, [r3, #0]
      break;
 8003b22:	e007      	b.n	8003b34 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_16g:
      *FullScale = 16;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	2210      	movs	r2, #16
 8003b28:	601a      	str	r2, [r3, #0]
      break;
 8003b2a:	e003      	b.n	8003b34 <ISM330DHCX_ACC_GetFullScale+0x70>

    default:
      ret = ISM330DHCX_ERROR;
 8003b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b30:	60fb      	str	r3, [r7, #12]
      break;
 8003b32:	bf00      	nop
  }

  return ret;
 8003b34:	68fb      	ldr	r3, [r7, #12]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3710      	adds	r7, #16
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop

08003b40 <ISM330DHCX_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_SetFullScale(ISM330DHCX_Object_t *pObj, int32_t FullScale)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  ism330dhcx_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? ISM330DHCX_2g
           : (FullScale <= 4) ? ISM330DHCX_4g
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	dd0b      	ble.n	8003b68 <ISM330DHCX_ACC_SetFullScale+0x28>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2b04      	cmp	r3, #4
 8003b54:	dd06      	ble.n	8003b64 <ISM330DHCX_ACC_SetFullScale+0x24>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	dc01      	bgt.n	8003b60 <ISM330DHCX_ACC_SetFullScale+0x20>
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e004      	b.n	8003b6a <ISM330DHCX_ACC_SetFullScale+0x2a>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e002      	b.n	8003b6a <ISM330DHCX_ACC_SetFullScale+0x2a>
 8003b64:	2302      	movs	r3, #2
 8003b66:	e000      	b.n	8003b6a <ISM330DHCX_ACC_SetFullScale+0x2a>
 8003b68:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? ISM330DHCX_2g
 8003b6a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? ISM330DHCX_8g
           :                    ISM330DHCX_16g;

  if (ism330dhcx_xl_full_scale_set(&(pObj->Ctx), new_fs) != ISM330DHCX_OK)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	331c      	adds	r3, #28
 8003b70:	7bfa      	ldrb	r2, [r7, #15]
 8003b72:	4611      	mov	r1, r2
 8003b74:	4618      	mov	r0, r3
 8003b76:	f000 fd69 	bl	800464c <ism330dhcx_xl_full_scale_set>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <ISM330DHCX_ACC_SetFullScale+0x46>
  {
    return ISM330DHCX_ERROR;
 8003b80:	f04f 33ff 	mov.w	r3, #4294967295
 8003b84:	e000      	b.n	8003b88 <ISM330DHCX_ACC_SetFullScale+0x48>
  }

  return ISM330DHCX_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3710      	adds	r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <ISM330DHCX_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_GetAxesRaw(ISM330DHCX_Object_t *pObj, ISM330DHCX_AxesRaw_t *Value)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (ism330dhcx_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	331c      	adds	r3, #28
 8003b9e:	f107 0208 	add.w	r2, r7, #8
 8003ba2:	4611      	mov	r1, r2
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f001 fa42 	bl	800502e <ism330dhcx_acceleration_raw_get>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d002      	beq.n	8003bb6 <ISM330DHCX_ACC_GetAxesRaw+0x26>
  {
    return ISM330DHCX_ERROR;
 8003bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb4:	e00c      	b.n	8003bd0 <ISM330DHCX_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003bb6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8003bbe:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8003bc6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	809a      	strh	r2, [r3, #4]

  return ISM330DHCX_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3710      	adds	r7, #16
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <ISM330DHCX_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_ACC_GetAxes(ISM330DHCX_Object_t *pObj, ISM330DHCX_Axes_t *Acceleration)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8003be2:	f04f 0300 	mov.w	r3, #0
 8003be6:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (ism330dhcx_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	331c      	adds	r3, #28
 8003bec:	f107 0210 	add.w	r2, r7, #16
 8003bf0:	4611      	mov	r1, r2
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f001 fa1b 	bl	800502e <ism330dhcx_acceleration_raw_get>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <ISM330DHCX_ACC_GetAxes+0x2c>
  {
    return ISM330DHCX_ERROR;
 8003bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003c02:	e03c      	b.n	8003c7e <ISM330DHCX_ACC_GetAxes+0xa6>
  }

  /* Get ISM330DHCX actual sensitivity. */
  if (ISM330DHCX_ACC_GetSensitivity(pObj, &sensitivity) != ISM330DHCX_OK)
 8003c04:	f107 030c 	add.w	r3, r7, #12
 8003c08:	4619      	mov	r1, r3
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f7ff fe7c 	bl	8003908 <ISM330DHCX_ACC_GetSensitivity>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <ISM330DHCX_ACC_GetAxes+0x44>
  {
    return ISM330DHCX_ERROR;
 8003c16:	f04f 33ff 	mov.w	r3, #4294967295
 8003c1a:	e030      	b.n	8003c7e <ISM330DHCX_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003c1c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003c20:	ee07 3a90 	vmov	s15, r3
 8003c24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c28:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c34:	ee17 2a90 	vmov	r2, s15
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003c3c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003c40:	ee07 3a90 	vmov	s15, r3
 8003c44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c48:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c54:	ee17 2a90 	vmov	r2, s15
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003c5c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003c60:	ee07 3a90 	vmov	s15, r3
 8003c64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c68:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c74:	ee17 2a90 	vmov	r2, s15
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	609a      	str	r2, [r3, #8]

  return ISM330DHCX_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3718      	adds	r7, #24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <ISM330DHCX_GYRO_Enable>:
 * @brief  Enable the ISM330DHCX gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_Enable(ISM330DHCX_Object_t *pObj)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <ISM330DHCX_GYRO_Enable+0x16>
  {
    return ISM330DHCX_OK;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	e014      	b.n	8003cc6 <ISM330DHCX_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != ISM330DHCX_OK)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f103 021c 	add.w	r2, r3, #28
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003ca8:	4619      	mov	r1, r3
 8003caa:	4610      	mov	r0, r2
 8003cac:	f000 ff7c 	bl	8004ba8 <ism330dhcx_gy_data_rate_set>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d002      	beq.n	8003cbc <ISM330DHCX_GYRO_Enable+0x36>
  {
    return ISM330DHCX_ERROR;
 8003cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cba:	e004      	b.n	8003cc6 <ISM330DHCX_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return ISM330DHCX_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <ISM330DHCX_GYRO_Disable>:
 * @brief  Disable the ISM330DHCX gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_Disable(ISM330DHCX_Object_t *pObj)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b082      	sub	sp, #8
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <ISM330DHCX_GYRO_Disable+0x16>
  {
    return ISM330DHCX_OK;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	e01f      	b.n	8003d24 <ISM330DHCX_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (ism330dhcx_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != ISM330DHCX_OK)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f103 021c 	add.w	r2, r3, #28
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	332c      	adds	r3, #44	; 0x2c
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	f001 f8c9 	bl	8004e88 <ism330dhcx_gy_data_rate_get>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <ISM330DHCX_GYRO_Disable+0x34>
  {
    return ISM330DHCX_ERROR;
 8003cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8003d00:	e010      	b.n	8003d24 <ISM330DHCX_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), ISM330DHCX_GY_ODR_OFF) != ISM330DHCX_OK)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	331c      	adds	r3, #28
 8003d06:	2100      	movs	r1, #0
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 ff4d 	bl	8004ba8 <ism330dhcx_gy_data_rate_set>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d002      	beq.n	8003d1a <ISM330DHCX_GYRO_Disable+0x4c>
  {
    return ISM330DHCX_ERROR;
 8003d14:	f04f 33ff 	mov.w	r3, #4294967295
 8003d18:	e004      	b.n	8003d24 <ISM330DHCX_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return ISM330DHCX_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <ISM330DHCX_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_GetSensitivity(ISM330DHCX_Object_t *pObj, float *Sensitivity)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8003d36:	2300      	movs	r3, #0
 8003d38:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_gy_full_scale_get(&(pObj->Ctx), &full_scale) != ISM330DHCX_OK)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	331c      	adds	r3, #28
 8003d3e:	f107 020b 	add.w	r2, r7, #11
 8003d42:	4611      	mov	r1, r2
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 fedd 	bl	8004b04 <ism330dhcx_gy_full_scale_get>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <ISM330DHCX_GYRO_GetSensitivity+0x2a>
  {
    return ISM330DHCX_ERROR;
 8003d50:	f04f 33ff 	mov.w	r3, #4294967295
 8003d54:	e039      	b.n	8003dca <ISM330DHCX_GYRO_GetSensitivity+0x9e>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8003d56:	7afb      	ldrb	r3, [r7, #11]
 8003d58:	2b0c      	cmp	r3, #12
 8003d5a:	d831      	bhi.n	8003dc0 <ISM330DHCX_GYRO_GetSensitivity+0x94>
 8003d5c:	a201      	add	r2, pc, #4	; (adr r2, 8003d64 <ISM330DHCX_GYRO_GetSensitivity+0x38>)
 8003d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d62:	bf00      	nop
 8003d64:	08003da1 	.word	0x08003da1
 8003d68:	08003dc1 	.word	0x08003dc1
 8003d6c:	08003d99 	.word	0x08003d99
 8003d70:	08003dc1 	.word	0x08003dc1
 8003d74:	08003da9 	.word	0x08003da9
 8003d78:	08003dc1 	.word	0x08003dc1
 8003d7c:	08003dc1 	.word	0x08003dc1
 8003d80:	08003dc1 	.word	0x08003dc1
 8003d84:	08003db1 	.word	0x08003db1
 8003d88:	08003dc1 	.word	0x08003dc1
 8003d8c:	08003dc1 	.word	0x08003dc1
 8003d90:	08003dc1 	.word	0x08003dc1
 8003d94:	08003db9 	.word	0x08003db9
  {
    case ISM330DHCX_125dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_125DPS;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	4a0e      	ldr	r2, [pc, #56]	; (8003dd4 <ISM330DHCX_GYRO_GetSensitivity+0xa8>)
 8003d9c:	601a      	str	r2, [r3, #0]
      break;
 8003d9e:	e013      	b.n	8003dc8 <ISM330DHCX_GYRO_GetSensitivity+0x9c>

    case ISM330DHCX_250dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_250DPS;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	4a0d      	ldr	r2, [pc, #52]	; (8003dd8 <ISM330DHCX_GYRO_GetSensitivity+0xac>)
 8003da4:	601a      	str	r2, [r3, #0]
      break;
 8003da6:	e00f      	b.n	8003dc8 <ISM330DHCX_GYRO_GetSensitivity+0x9c>

    case ISM330DHCX_500dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_500DPS;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	4a0c      	ldr	r2, [pc, #48]	; (8003ddc <ISM330DHCX_GYRO_GetSensitivity+0xb0>)
 8003dac:	601a      	str	r2, [r3, #0]
      break;
 8003dae:	e00b      	b.n	8003dc8 <ISM330DHCX_GYRO_GetSensitivity+0x9c>

    case ISM330DHCX_1000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_1000DPS;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	4a0b      	ldr	r2, [pc, #44]	; (8003de0 <ISM330DHCX_GYRO_GetSensitivity+0xb4>)
 8003db4:	601a      	str	r2, [r3, #0]
      break;
 8003db6:	e007      	b.n	8003dc8 <ISM330DHCX_GYRO_GetSensitivity+0x9c>

    case ISM330DHCX_2000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_2000DPS;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	4a0a      	ldr	r2, [pc, #40]	; (8003de4 <ISM330DHCX_GYRO_GetSensitivity+0xb8>)
 8003dbc:	601a      	str	r2, [r3, #0]
      break;
 8003dbe:	e003      	b.n	8003dc8 <ISM330DHCX_GYRO_GetSensitivity+0x9c>

    default:
      ret = ISM330DHCX_ERROR;
 8003dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc4:	60fb      	str	r3, [r7, #12]
      break;
 8003dc6:	bf00      	nop
  }

  return ret;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3710      	adds	r7, #16
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	408c0000 	.word	0x408c0000
 8003dd8:	410c0000 	.word	0x410c0000
 8003ddc:	418c0000 	.word	0x418c0000
 8003de0:	420c0000 	.word	0x420c0000
 8003de4:	428c0000 	.word	0x428c0000

08003de8 <ISM330DHCX_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_GetOutputDataRate(ISM330DHCX_Object_t *pObj, float *Odr)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8003df2:	2300      	movs	r3, #0
 8003df4:	60fb      	str	r3, [r7, #12]
  ism330dhcx_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (ism330dhcx_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != ISM330DHCX_OK)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	331c      	adds	r3, #28
 8003dfa:	f107 020b 	add.w	r2, r7, #11
 8003dfe:	4611      	mov	r1, r2
 8003e00:	4618      	mov	r0, r3
 8003e02:	f001 f841 	bl	8004e88 <ism330dhcx_gy_data_rate_get>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <ISM330DHCX_GYRO_GetOutputDataRate+0x2a>
  {
    return ISM330DHCX_ERROR;
 8003e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e10:	e04e      	b.n	8003eb0 <ISM330DHCX_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8003e12:	7afb      	ldrb	r3, [r7, #11]
 8003e14:	2b0a      	cmp	r3, #10
 8003e16:	d846      	bhi.n	8003ea6 <ISM330DHCX_GYRO_GetOutputDataRate+0xbe>
 8003e18:	a201      	add	r2, pc, #4	; (adr r2, 8003e20 <ISM330DHCX_GYRO_GetOutputDataRate+0x38>)
 8003e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1e:	bf00      	nop
 8003e20:	08003e4d 	.word	0x08003e4d
 8003e24:	08003e57 	.word	0x08003e57
 8003e28:	08003e5f 	.word	0x08003e5f
 8003e2c:	08003e67 	.word	0x08003e67
 8003e30:	08003e6f 	.word	0x08003e6f
 8003e34:	08003e77 	.word	0x08003e77
 8003e38:	08003e7f 	.word	0x08003e7f
 8003e3c:	08003e87 	.word	0x08003e87
 8003e40:	08003e8f 	.word	0x08003e8f
 8003e44:	08003e97 	.word	0x08003e97
 8003e48:	08003e9f 	.word	0x08003e9f
  {
    case ISM330DHCX_GY_ODR_OFF:
      *Odr = 0.0f;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]
      break;
 8003e54:	e02b      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	4a17      	ldr	r2, [pc, #92]	; (8003eb8 <ISM330DHCX_GYRO_GetOutputDataRate+0xd0>)
 8003e5a:	601a      	str	r2, [r3, #0]
      break;
 8003e5c:	e027      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_26Hz:
      *Odr = 26.0f;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	4a16      	ldr	r2, [pc, #88]	; (8003ebc <ISM330DHCX_GYRO_GetOutputDataRate+0xd4>)
 8003e62:	601a      	str	r2, [r3, #0]
      break;
 8003e64:	e023      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_52Hz:
      *Odr = 52.0f;
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	4a15      	ldr	r2, [pc, #84]	; (8003ec0 <ISM330DHCX_GYRO_GetOutputDataRate+0xd8>)
 8003e6a:	601a      	str	r2, [r3, #0]
      break;
 8003e6c:	e01f      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_104Hz:
      *Odr = 104.0f;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	4a14      	ldr	r2, [pc, #80]	; (8003ec4 <ISM330DHCX_GYRO_GetOutputDataRate+0xdc>)
 8003e72:	601a      	str	r2, [r3, #0]
      break;
 8003e74:	e01b      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_208Hz:
      *Odr = 208.0f;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	4a13      	ldr	r2, [pc, #76]	; (8003ec8 <ISM330DHCX_GYRO_GetOutputDataRate+0xe0>)
 8003e7a:	601a      	str	r2, [r3, #0]
      break;
 8003e7c:	e017      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_417Hz:
      *Odr = 417.0f;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	4a12      	ldr	r2, [pc, #72]	; (8003ecc <ISM330DHCX_GYRO_GetOutputDataRate+0xe4>)
 8003e82:	601a      	str	r2, [r3, #0]
      break;
 8003e84:	e013      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_833Hz:
      *Odr = 833.0f;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	4a11      	ldr	r2, [pc, #68]	; (8003ed0 <ISM330DHCX_GYRO_GetOutputDataRate+0xe8>)
 8003e8a:	601a      	str	r2, [r3, #0]
      break;
 8003e8c:	e00f      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_1667Hz:
      *Odr =  1667.0f;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	4a10      	ldr	r2, [pc, #64]	; (8003ed4 <ISM330DHCX_GYRO_GetOutputDataRate+0xec>)
 8003e92:	601a      	str	r2, [r3, #0]
      break;
 8003e94:	e00b      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_3333Hz:
      *Odr =  3333.0f;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	4a0f      	ldr	r2, [pc, #60]	; (8003ed8 <ISM330DHCX_GYRO_GetOutputDataRate+0xf0>)
 8003e9a:	601a      	str	r2, [r3, #0]
      break;
 8003e9c:	e007      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_6667Hz:
      *Odr =  6667.0f;
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	4a0e      	ldr	r2, [pc, #56]	; (8003edc <ISM330DHCX_GYRO_GetOutputDataRate+0xf4>)
 8003ea2:	601a      	str	r2, [r3, #0]
      break;
 8003ea4:	e003      	b.n	8003eae <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = ISM330DHCX_ERROR;
 8003ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eaa:	60fb      	str	r3, [r7, #12]
      break;
 8003eac:	bf00      	nop
  }

  return ret;
 8003eae:	68fb      	ldr	r3, [r7, #12]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	41480000 	.word	0x41480000
 8003ebc:	41d00000 	.word	0x41d00000
 8003ec0:	42500000 	.word	0x42500000
 8003ec4:	42d00000 	.word	0x42d00000
 8003ec8:	43500000 	.word	0x43500000
 8003ecc:	43d08000 	.word	0x43d08000
 8003ed0:	44504000 	.word	0x44504000
 8003ed4:	44d06000 	.word	0x44d06000
 8003ed8:	45505000 	.word	0x45505000
 8003edc:	45d05800 	.word	0x45d05800

08003ee0 <ISM330DHCX_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_SetOutputDataRate(ISM330DHCX_Object_t *pObj, float Odr)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d106      	bne.n	8003f04 <ISM330DHCX_GYRO_SetOutputDataRate+0x24>
  {
    return ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8003ef6:	ed97 0a00 	vldr	s0, [r7]
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 fa32 	bl	8004364 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled>
 8003f00:	4603      	mov	r3, r0
 8003f02:	e005      	b.n	8003f10 <ISM330DHCX_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8003f04:	ed97 0a00 	vldr	s0, [r7]
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f000 fab7 	bl	800447c <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled>
 8003f0e:	4603      	mov	r3, r0
  }
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3708      	adds	r7, #8
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <ISM330DHCX_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_GetFullScale(ISM330DHCX_Object_t *pObj, int32_t  *FullScale)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != ISM330DHCX_OK)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	331c      	adds	r3, #28
 8003f2a:	f107 020b 	add.w	r2, r7, #11
 8003f2e:	4611      	mov	r1, r2
 8003f30:	4618      	mov	r0, r3
 8003f32:	f000 fde7 	bl	8004b04 <ism330dhcx_gy_full_scale_get>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <ISM330DHCX_GYRO_GetFullScale+0x2a>
  {
    return ISM330DHCX_ERROR;
 8003f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f40:	e03c      	b.n	8003fbc <ISM330DHCX_GYRO_GetFullScale+0xa4>
  }

  switch (fs_low_level)
 8003f42:	7afb      	ldrb	r3, [r7, #11]
 8003f44:	2b0c      	cmp	r3, #12
 8003f46:	d834      	bhi.n	8003fb2 <ISM330DHCX_GYRO_GetFullScale+0x9a>
 8003f48:	a201      	add	r2, pc, #4	; (adr r2, 8003f50 <ISM330DHCX_GYRO_GetFullScale+0x38>)
 8003f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f4e:	bf00      	nop
 8003f50:	08003f8d 	.word	0x08003f8d
 8003f54:	08003fb3 	.word	0x08003fb3
 8003f58:	08003f85 	.word	0x08003f85
 8003f5c:	08003fb3 	.word	0x08003fb3
 8003f60:	08003f95 	.word	0x08003f95
 8003f64:	08003fb3 	.word	0x08003fb3
 8003f68:	08003fb3 	.word	0x08003fb3
 8003f6c:	08003fb3 	.word	0x08003fb3
 8003f70:	08003f9f 	.word	0x08003f9f
 8003f74:	08003fb3 	.word	0x08003fb3
 8003f78:	08003fb3 	.word	0x08003fb3
 8003f7c:	08003fb3 	.word	0x08003fb3
 8003f80:	08003fa9 	.word	0x08003fa9
  {
    case ISM330DHCX_125dps:
      *FullScale =  125;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	227d      	movs	r2, #125	; 0x7d
 8003f88:	601a      	str	r2, [r3, #0]
      break;
 8003f8a:	e016      	b.n	8003fba <ISM330DHCX_GYRO_GetFullScale+0xa2>

    case ISM330DHCX_250dps:
      *FullScale =  250;
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	22fa      	movs	r2, #250	; 0xfa
 8003f90:	601a      	str	r2, [r3, #0]
      break;
 8003f92:	e012      	b.n	8003fba <ISM330DHCX_GYRO_GetFullScale+0xa2>

    case ISM330DHCX_500dps:
      *FullScale =  500;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003f9a:	601a      	str	r2, [r3, #0]
      break;
 8003f9c:	e00d      	b.n	8003fba <ISM330DHCX_GYRO_GetFullScale+0xa2>

    case ISM330DHCX_1000dps:
      *FullScale = 1000;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003fa4:	601a      	str	r2, [r3, #0]
      break;
 8003fa6:	e008      	b.n	8003fba <ISM330DHCX_GYRO_GetFullScale+0xa2>

    case ISM330DHCX_2000dps:
      *FullScale = 2000;
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003fae:	601a      	str	r2, [r3, #0]
      break;
 8003fb0:	e003      	b.n	8003fba <ISM330DHCX_GYRO_GetFullScale+0xa2>

    default:
      ret = ISM330DHCX_ERROR;
 8003fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fb6:	60fb      	str	r3, [r7, #12]
      break;
 8003fb8:	bf00      	nop
  }

  return ret;
 8003fba:	68fb      	ldr	r3, [r7, #12]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <ISM330DHCX_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_SetFullScale(ISM330DHCX_Object_t *pObj, int32_t FullScale)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  ism330dhcx_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? ISM330DHCX_125dps
           : (FullScale <= 250)  ? ISM330DHCX_250dps
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	2b7d      	cmp	r3, #125	; 0x7d
 8003fd2:	dd12      	ble.n	8003ffa <ISM330DHCX_GYRO_SetFullScale+0x36>
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	2bfa      	cmp	r3, #250	; 0xfa
 8003fd8:	dd0d      	ble.n	8003ff6 <ISM330DHCX_GYRO_SetFullScale+0x32>
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003fe0:	dd07      	ble.n	8003ff2 <ISM330DHCX_GYRO_SetFullScale+0x2e>
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fe8:	dc01      	bgt.n	8003fee <ISM330DHCX_GYRO_SetFullScale+0x2a>
 8003fea:	2308      	movs	r3, #8
 8003fec:	e006      	b.n	8003ffc <ISM330DHCX_GYRO_SetFullScale+0x38>
 8003fee:	230c      	movs	r3, #12
 8003ff0:	e004      	b.n	8003ffc <ISM330DHCX_GYRO_SetFullScale+0x38>
 8003ff2:	2304      	movs	r3, #4
 8003ff4:	e002      	b.n	8003ffc <ISM330DHCX_GYRO_SetFullScale+0x38>
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	e000      	b.n	8003ffc <ISM330DHCX_GYRO_SetFullScale+0x38>
 8003ffa:	2302      	movs	r3, #2
  new_fs = (FullScale <= 125)  ? ISM330DHCX_125dps
 8003ffc:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? ISM330DHCX_500dps
           : (FullScale <= 1000) ? ISM330DHCX_1000dps
           :                       ISM330DHCX_2000dps;

  if (ism330dhcx_gy_full_scale_set(&(pObj->Ctx), new_fs) != ISM330DHCX_OK)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	331c      	adds	r3, #28
 8004002:	7bfa      	ldrb	r2, [r7, #15]
 8004004:	4611      	mov	r1, r2
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fd56 	bl	8004ab8 <ism330dhcx_gy_full_scale_set>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <ISM330DHCX_GYRO_SetFullScale+0x54>
  {
    return ISM330DHCX_ERROR;
 8004012:	f04f 33ff 	mov.w	r3, #4294967295
 8004016:	e000      	b.n	800401a <ISM330DHCX_GYRO_SetFullScale+0x56>
  }

  return ISM330DHCX_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <ISM330DHCX_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_GetAxesRaw(ISM330DHCX_Object_t *pObj, ISM330DHCX_AxesRaw_t *Value)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b084      	sub	sp, #16
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
 800402a:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (ism330dhcx_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	331c      	adds	r3, #28
 8004030:	f107 0208 	add.w	r2, r7, #8
 8004034:	4611      	mov	r1, r2
 8004036:	4618      	mov	r0, r3
 8004038:	f000 ffae 	bl	8004f98 <ism330dhcx_angular_rate_raw_get>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d002      	beq.n	8004048 <ISM330DHCX_GYRO_GetAxesRaw+0x26>
  {
    return ISM330DHCX_ERROR;
 8004042:	f04f 33ff 	mov.w	r3, #4294967295
 8004046:	e00c      	b.n	8004062 <ISM330DHCX_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004048:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004050:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004058:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	809a      	strh	r2, [r3, #4]

  return ISM330DHCX_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <ISM330DHCX_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_GYRO_GetAxes(ISM330DHCX_Object_t *pObj, ISM330DHCX_Axes_t *AngularRate)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b086      	sub	sp, #24
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
 8004072:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (ism330dhcx_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	331c      	adds	r3, #28
 8004078:	f107 0210 	add.w	r2, r7, #16
 800407c:	4611      	mov	r1, r2
 800407e:	4618      	mov	r0, r3
 8004080:	f000 ff8a 	bl	8004f98 <ism330dhcx_angular_rate_raw_get>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d002      	beq.n	8004090 <ISM330DHCX_GYRO_GetAxes+0x26>
  {
    return ISM330DHCX_ERROR;
 800408a:	f04f 33ff 	mov.w	r3, #4294967295
 800408e:	e03c      	b.n	800410a <ISM330DHCX_GYRO_GetAxes+0xa0>
  }

  /* Get ISM330DHCX actual sensitivity. */
  if (ISM330DHCX_GYRO_GetSensitivity(pObj, &sensitivity) != ISM330DHCX_OK)
 8004090:	f107 030c 	add.w	r3, r7, #12
 8004094:	4619      	mov	r1, r3
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7ff fe48 	bl	8003d2c <ISM330DHCX_GYRO_GetSensitivity>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <ISM330DHCX_GYRO_GetAxes+0x3e>
  {
    return ISM330DHCX_ERROR;
 80040a2:	f04f 33ff 	mov.w	r3, #4294967295
 80040a6:	e030      	b.n	800410a <ISM330DHCX_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80040a8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80040ac:	ee07 3a90 	vmov	s15, r3
 80040b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80040b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040c0:	ee17 2a90 	vmov	r2, s15
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80040c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80040cc:	ee07 3a90 	vmov	s15, r3
 80040d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80040d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040e0:	ee17 2a90 	vmov	r2, s15
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80040e8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80040ec:	ee07 3a90 	vmov	s15, r3
 80040f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80040f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004100:	ee17 2a90 	vmov	r2, s15
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	609a      	str	r2, [r3, #8]

  return ISM330DHCX_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <ISM330DHCX_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t ISM330DHCX_Write_Reg(ISM330DHCX_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b082      	sub	sp, #8
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
 800411a:	460b      	mov	r3, r1
 800411c:	70fb      	strb	r3, [r7, #3]
 800411e:	4613      	mov	r3, r2
 8004120:	70bb      	strb	r3, [r7, #2]
  if (ism330dhcx_write_reg(&(pObj->Ctx), Reg, &Data, 1) != ISM330DHCX_OK)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f103 001c 	add.w	r0, r3, #28
 8004128:	1cba      	adds	r2, r7, #2
 800412a:	78f9      	ldrb	r1, [r7, #3]
 800412c:	2301      	movs	r3, #1
 800412e:	f000 fa75 	bl	800461c <ism330dhcx_write_reg>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d002      	beq.n	800413e <ISM330DHCX_Write_Reg+0x2c>
  {
    return ISM330DHCX_ERROR;
 8004138:	f04f 33ff 	mov.w	r3, #4294967295
 800413c:	e000      	b.n	8004140 <ISM330DHCX_Write_Reg+0x2e>
  }

  return ISM330DHCX_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ISM330DHCX_ACC_SetOutputDataRate_When_Enabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	ed87 0a00 	vstr	s0, [r7]
  ism330dhcx_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? ISM330DHCX_XL_ODR_26Hz
 8004154:	edd7 7a00 	vldr	s15, [r7]
 8004158:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800415c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004164:	d801      	bhi.n	800416a <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x22>
 8004166:	2301      	movs	r3, #1
 8004168:	e058      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800416a:	edd7 7a00 	vldr	s15, [r7]
 800416e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004172:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800417a:	d801      	bhi.n	8004180 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x38>
 800417c:	2302      	movs	r3, #2
 800417e:	e04d      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004180:	edd7 7a00 	vldr	s15, [r7]
 8004184:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004244 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8004188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800418c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004190:	d801      	bhi.n	8004196 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8004192:	2303      	movs	r3, #3
 8004194:	e042      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004196:	edd7 7a00 	vldr	s15, [r7]
 800419a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8004248 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x100>
 800419e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a6:	d801      	bhi.n	80041ac <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x64>
 80041a8:	2304      	movs	r3, #4
 80041aa:	e037      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80041ac:	edd7 7a00 	vldr	s15, [r7]
 80041b0:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800424c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x104>
 80041b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041bc:	d801      	bhi.n	80041c2 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80041be:	2305      	movs	r3, #5
 80041c0:	e02c      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80041c2:	edd7 7a00 	vldr	s15, [r7]
 80041c6:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004250 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x108>
 80041ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041d2:	d801      	bhi.n	80041d8 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x90>
 80041d4:	2306      	movs	r3, #6
 80041d6:	e021      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80041d8:	edd7 7a00 	vldr	s15, [r7]
 80041dc:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004254 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x10c>
 80041e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e8:	d801      	bhi.n	80041ee <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80041ea:	2307      	movs	r3, #7
 80041ec:	e016      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80041ee:	edd7 7a00 	vldr	s15, [r7]
 80041f2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004258 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x110>
 80041f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041fe:	d801      	bhi.n	8004204 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8004200:	2308      	movs	r3, #8
 8004202:	e00b      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004204:	edd7 7a00 	vldr	s15, [r7]
 8004208:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800425c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x114>
 800420c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004214:	d801      	bhi.n	800421a <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8004216:	2309      	movs	r3, #9
 8004218:	e000      	b.n	800421c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800421a:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
 800421c:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1667.0f) ? ISM330DHCX_XL_ODR_1667Hz
          : (Odr <= 3333.0f) ? ISM330DHCX_XL_ODR_3333Hz
          :                    ISM330DHCX_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), new_odr) != ISM330DHCX_OK)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	331c      	adds	r3, #28
 8004222:	7bfa      	ldrb	r2, [r7, #15]
 8004224:	4611      	mov	r1, r2
 8004226:	4618      	mov	r0, r3
 8004228:	f000 fa6e 	bl	8004708 <ism330dhcx_xl_data_rate_set>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d002      	beq.n	8004238 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return ISM330DHCX_ERROR;
 8004232:	f04f 33ff 	mov.w	r3, #4294967295
 8004236:	e000      	b.n	800423a <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return ISM330DHCX_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	42500000 	.word	0x42500000
 8004248:	42d00000 	.word	0x42d00000
 800424c:	43500000 	.word	0x43500000
 8004250:	43d08000 	.word	0x43d08000
 8004254:	44504000 	.word	0x44504000
 8004258:	44d06000 	.word	0x44d06000
 800425c:	45505000 	.word	0x45505000

08004260 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ISM330DHCX_ACC_SetOutputDataRate_When_Disabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? ISM330DHCX_XL_ODR_26Hz
 800426c:	edd7 7a00 	vldr	s15, [r7]
 8004270:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004274:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800427c:	d801      	bhi.n	8004282 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x22>
 800427e:	2301      	movs	r3, #1
 8004280:	e058      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004282:	edd7 7a00 	vldr	s15, [r7]
 8004286:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800428a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800428e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004292:	d801      	bhi.n	8004298 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x38>
 8004294:	2302      	movs	r3, #2
 8004296:	e04d      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004298:	edd7 7a00 	vldr	s15, [r7]
 800429c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004348 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xe8>
 80042a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a8:	d801      	bhi.n	80042ae <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x4e>
 80042aa:	2303      	movs	r3, #3
 80042ac:	e042      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80042ae:	edd7 7a00 	vldr	s15, [r7]
 80042b2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800434c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xec>
 80042b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042be:	d801      	bhi.n	80042c4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x64>
 80042c0:	2304      	movs	r3, #4
 80042c2:	e037      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80042c4:	edd7 7a00 	vldr	s15, [r7]
 80042c8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004350 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf0>
 80042cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042d4:	d801      	bhi.n	80042da <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80042d6:	2305      	movs	r3, #5
 80042d8:	e02c      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80042da:	edd7 7a00 	vldr	s15, [r7]
 80042de:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004354 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf4>
 80042e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ea:	d801      	bhi.n	80042f0 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x90>
 80042ec:	2306      	movs	r3, #6
 80042ee:	e021      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80042f0:	edd7 7a00 	vldr	s15, [r7]
 80042f4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004358 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf8>
 80042f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004300:	d801      	bhi.n	8004306 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8004302:	2307      	movs	r3, #7
 8004304:	e016      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004306:	edd7 7a00 	vldr	s15, [r7]
 800430a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800435c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xfc>
 800430e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004316:	d801      	bhi.n	800431c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8004318:	2308      	movs	r3, #8
 800431a:	e00b      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800431c:	edd7 7a00 	vldr	s15, [r7]
 8004320:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004360 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x100>
 8004324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432c:	d801      	bhi.n	8004332 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd2>
 800432e:	2309      	movs	r3, #9
 8004330:	e000      	b.n	8004334 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004332:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? ISM330DHCX_XL_ODR_833Hz
                : (Odr <= 1667.0f) ? ISM330DHCX_XL_ODR_1667Hz
                : (Odr <= 3333.0f) ? ISM330DHCX_XL_ODR_3333Hz
                :                    ISM330DHCX_XL_ODR_6667Hz;

  return ISM330DHCX_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	42500000 	.word	0x42500000
 800434c:	42d00000 	.word	0x42d00000
 8004350:	43500000 	.word	0x43500000
 8004354:	43d08000 	.word	0x43d08000
 8004358:	44504000 	.word	0x44504000
 800435c:	44d06000 	.word	0x44d06000
 8004360:	45505000 	.word	0x45505000

08004364 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	ed87 0a00 	vstr	s0, [r7]
  ism330dhcx_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? ISM330DHCX_GY_ODR_26Hz
 8004370:	edd7 7a00 	vldr	s15, [r7]
 8004374:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004378:	eef4 7ac7 	vcmpe.f32	s15, s14
 800437c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004380:	d801      	bhi.n	8004386 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8004382:	2301      	movs	r3, #1
 8004384:	e058      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004386:	edd7 7a00 	vldr	s15, [r7]
 800438a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800438e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004396:	d801      	bhi.n	800439c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8004398:	2302      	movs	r3, #2
 800439a:	e04d      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800439c:	edd7 7a00 	vldr	s15, [r7]
 80043a0:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004460 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 80043a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ac:	d801      	bhi.n	80043b2 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 80043ae:	2303      	movs	r3, #3
 80043b0:	e042      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80043b2:	edd7 7a00 	vldr	s15, [r7]
 80043b6:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8004464 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x100>
 80043ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c2:	d801      	bhi.n	80043c8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x64>
 80043c4:	2304      	movs	r3, #4
 80043c6:	e037      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80043c8:	edd7 7a00 	vldr	s15, [r7]
 80043cc:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004468 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x104>
 80043d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043d8:	d801      	bhi.n	80043de <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 80043da:	2305      	movs	r3, #5
 80043dc:	e02c      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80043de:	edd7 7a00 	vldr	s15, [r7]
 80043e2:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800446c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x108>
 80043e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ee:	d801      	bhi.n	80043f4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x90>
 80043f0:	2306      	movs	r3, #6
 80043f2:	e021      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80043f4:	edd7 7a00 	vldr	s15, [r7]
 80043f8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004470 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 80043fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004404:	d801      	bhi.n	800440a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8004406:	2307      	movs	r3, #7
 8004408:	e016      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800440a:	edd7 7a00 	vldr	s15, [r7]
 800440e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004474 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8004412:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800441a:	d801      	bhi.n	8004420 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 800441c:	2308      	movs	r3, #8
 800441e:	e00b      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004420:	edd7 7a00 	vldr	s15, [r7]
 8004424:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004478 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8004428:	eef4 7ac7 	vcmpe.f32	s15, s14
 800442c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004430:	d801      	bhi.n	8004436 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8004432:	2309      	movs	r3, #9
 8004434:	e000      	b.n	8004438 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004436:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
 8004438:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1667.0f) ? ISM330DHCX_GY_ODR_1667Hz
          : (Odr <= 3333.0f) ? ISM330DHCX_GY_ODR_3333Hz
          :                    ISM330DHCX_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), new_odr) != ISM330DHCX_OK)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	331c      	adds	r3, #28
 800443e:	7bfa      	ldrb	r2, [r7, #15]
 8004440:	4611      	mov	r1, r2
 8004442:	4618      	mov	r0, r3
 8004444:	f000 fbb0 	bl	8004ba8 <ism330dhcx_gy_data_rate_set>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return ISM330DHCX_ERROR;
 800444e:	f04f 33ff 	mov.w	r3, #4294967295
 8004452:	e000      	b.n	8004456 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return ISM330DHCX_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	42500000 	.word	0x42500000
 8004464:	42d00000 	.word	0x42d00000
 8004468:	43500000 	.word	0x43500000
 800446c:	43d08000 	.word	0x43d08000
 8004470:	44504000 	.word	0x44504000
 8004474:	44d06000 	.word	0x44d06000
 8004478:	45505000 	.word	0x45505000

0800447c <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? ISM330DHCX_GY_ODR_26Hz
 8004488:	edd7 7a00 	vldr	s15, [r7]
 800448c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004490:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004498:	d801      	bhi.n	800449e <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x22>
 800449a:	2301      	movs	r3, #1
 800449c:	e058      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800449e:	edd7 7a00 	vldr	s15, [r7]
 80044a2:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80044a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ae:	d801      	bhi.n	80044b4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x38>
 80044b0:	2302      	movs	r3, #2
 80044b2:	e04d      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80044b4:	edd7 7a00 	vldr	s15, [r7]
 80044b8:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004564 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 80044bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c4:	d801      	bhi.n	80044ca <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 80044c6:	2303      	movs	r3, #3
 80044c8:	e042      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80044ca:	edd7 7a00 	vldr	s15, [r7]
 80044ce:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004568 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xec>
 80044d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044da:	d801      	bhi.n	80044e0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x64>
 80044dc:	2304      	movs	r3, #4
 80044de:	e037      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80044e0:	edd7 7a00 	vldr	s15, [r7]
 80044e4:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800456c <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 80044e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044f0:	d801      	bhi.n	80044f6 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 80044f2:	2305      	movs	r3, #5
 80044f4:	e02c      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80044f6:	edd7 7a00 	vldr	s15, [r7]
 80044fa:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004570 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 80044fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004506:	d801      	bhi.n	800450c <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8004508:	2306      	movs	r3, #6
 800450a:	e021      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800450c:	edd7 7a00 	vldr	s15, [r7]
 8004510:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004574 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8004514:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800451c:	d801      	bhi.n	8004522 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 800451e:	2307      	movs	r3, #7
 8004520:	e016      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004522:	edd7 7a00 	vldr	s15, [r7]
 8004526:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004578 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 800452a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800452e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004532:	d801      	bhi.n	8004538 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8004534:	2308      	movs	r3, #8
 8004536:	e00b      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004538:	edd7 7a00 	vldr	s15, [r7]
 800453c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800457c <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8004540:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004548:	d801      	bhi.n	800454e <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 800454a:	2309      	movs	r3, #9
 800454c:	e000      	b.n	8004550 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800454e:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
                 : (Odr <=  833.0f) ? ISM330DHCX_GY_ODR_833Hz
                 : (Odr <= 1667.0f) ? ISM330DHCX_GY_ODR_1667Hz
                 : (Odr <= 3333.0f) ? ISM330DHCX_GY_ODR_3333Hz
                 :                    ISM330DHCX_GY_ODR_6667Hz;

  return ISM330DHCX_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	42500000 	.word	0x42500000
 8004568:	42d00000 	.word	0x42d00000
 800456c:	43500000 	.word	0x43500000
 8004570:	43d08000 	.word	0x43d08000
 8004574:	44504000 	.word	0x44504000
 8004578:	44d06000 	.word	0x44d06000
 800457c:	45505000 	.word	0x45505000

08004580 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004580:	b590      	push	{r4, r7, lr}
 8004582:	b087      	sub	sp, #28
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	607a      	str	r2, [r7, #4]
 800458a:	461a      	mov	r2, r3
 800458c:	460b      	mov	r3, r1
 800458e:	72fb      	strb	r3, [r7, #11]
 8004590:	4613      	mov	r3, r2
 8004592:	813b      	strh	r3, [r7, #8]
  ISM330DHCX_Object_t *pObj = (ISM330DHCX_Object_t *)Handle;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	695c      	ldr	r4, [r3, #20]
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	7b1b      	ldrb	r3, [r3, #12]
 80045a0:	b298      	uxth	r0, r3
 80045a2:	7afb      	ldrb	r3, [r7, #11]
 80045a4:	b299      	uxth	r1, r3
 80045a6:	893b      	ldrh	r3, [r7, #8]
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	47a0      	blx	r4
 80045ac:	4603      	mov	r3, r0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd90      	pop	{r4, r7, pc}

080045b6 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80045b6:	b590      	push	{r4, r7, lr}
 80045b8:	b087      	sub	sp, #28
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	60f8      	str	r0, [r7, #12]
 80045be:	607a      	str	r2, [r7, #4]
 80045c0:	461a      	mov	r2, r3
 80045c2:	460b      	mov	r3, r1
 80045c4:	72fb      	strb	r3, [r7, #11]
 80045c6:	4613      	mov	r3, r2
 80045c8:	813b      	strh	r3, [r7, #8]
  ISM330DHCX_Object_t *pObj = (ISM330DHCX_Object_t *)Handle;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	691c      	ldr	r4, [r3, #16]
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	7b1b      	ldrb	r3, [r3, #12]
 80045d6:	b298      	uxth	r0, r3
 80045d8:	7afb      	ldrb	r3, [r7, #11]
 80045da:	b299      	uxth	r1, r3
 80045dc:	893b      	ldrh	r3, [r7, #8]
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	47a0      	blx	r4
 80045e2:	4603      	mov	r3, r0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	371c      	adds	r7, #28
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd90      	pop	{r4, r7, pc}

080045ec <ism330dhcx_read_reg>:
  *
  */
int32_t ism330dhcx_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                            uint8_t *data,
                            uint16_t len)
{
 80045ec:	b590      	push	{r4, r7, lr}
 80045ee:	b087      	sub	sp, #28
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	607a      	str	r2, [r7, #4]
 80045f6:	461a      	mov	r2, r3
 80045f8:	460b      	mov	r3, r1
 80045fa:	72fb      	strb	r3, [r7, #11]
 80045fc:	4613      	mov	r3, r2
 80045fe:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	685c      	ldr	r4, [r3, #4]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6898      	ldr	r0, [r3, #8]
 8004608:	893b      	ldrh	r3, [r7, #8]
 800460a:	7af9      	ldrb	r1, [r7, #11]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	47a0      	blx	r4
 8004610:	6178      	str	r0, [r7, #20]
  return ret;
 8004612:	697b      	ldr	r3, [r7, #20]
}
 8004614:	4618      	mov	r0, r3
 8004616:	371c      	adds	r7, #28
 8004618:	46bd      	mov	sp, r7
 800461a:	bd90      	pop	{r4, r7, pc}

0800461c <ism330dhcx_write_reg>:
  *
  */
int32_t ism330dhcx_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                             uint8_t *data,
                             uint16_t len)
{
 800461c:	b590      	push	{r4, r7, lr}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	607a      	str	r2, [r7, #4]
 8004626:	461a      	mov	r2, r3
 8004628:	460b      	mov	r3, r1
 800462a:	72fb      	strb	r3, [r7, #11]
 800462c:	4613      	mov	r3, r2
 800462e:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681c      	ldr	r4, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6898      	ldr	r0, [r3, #8]
 8004638:	893b      	ldrh	r3, [r7, #8]
 800463a:	7af9      	ldrb	r1, [r7, #11]
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	47a0      	blx	r4
 8004640:	6178      	str	r0, [r7, #20]
  return ret;
 8004642:	697b      	ldr	r3, [r7, #20]
}
 8004644:	4618      	mov	r0, r3
 8004646:	371c      	adds	r7, #28
 8004648:	46bd      	mov	sp, r7
 800464a:	bd90      	pop	{r4, r7, pc}

0800464c <ism330dhcx_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t val)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	460b      	mov	r3, r1
 8004656:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8004658:	f107 0208 	add.w	r2, r7, #8
 800465c:	2301      	movs	r3, #1
 800465e:	2110      	movs	r1, #16
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f7ff ffc3 	bl	80045ec <ism330dhcx_read_reg>
 8004666:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0) {
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10f      	bne.n	800468e <ism330dhcx_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t)val;
 800466e:	78fb      	ldrb	r3, [r7, #3]
 8004670:	f003 0303 	and.w	r3, r3, #3
 8004674:	b2da      	uxtb	r2, r3
 8004676:	7a3b      	ldrb	r3, [r7, #8]
 8004678:	f362 0383 	bfi	r3, r2, #2, #2
 800467c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 800467e:	f107 0208 	add.w	r2, r7, #8
 8004682:	2301      	movs	r3, #1
 8004684:	2110      	movs	r1, #16
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7ff ffc8 	bl	800461c <ism330dhcx_write_reg>
 800468c:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800468e:	68fb      	ldr	r3, [r7, #12]
}
 8004690:	4618      	mov	r0, r3
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <ism330dhcx_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t *val)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 80046a2:	f107 0208 	add.w	r2, r7, #8
 80046a6:	2301      	movs	r3, #1
 80046a8:	2110      	movs	r1, #16
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f7ff ff9e 	bl	80045ec <ism330dhcx_read_reg>
 80046b0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  switch (ctrl1_xl.fs_xl) {
 80046b2:	7a3b      	ldrb	r3, [r7, #8]
 80046b4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b03      	cmp	r3, #3
 80046bc:	d81a      	bhi.n	80046f4 <ism330dhcx_xl_full_scale_get+0x5c>
 80046be:	a201      	add	r2, pc, #4	; (adr r2, 80046c4 <ism330dhcx_xl_full_scale_get+0x2c>)
 80046c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c4:	080046d5 	.word	0x080046d5
 80046c8:	080046dd 	.word	0x080046dd
 80046cc:	080046e5 	.word	0x080046e5
 80046d0:	080046ed 	.word	0x080046ed
    case ISM330DHCX_2g:
      *val = ISM330DHCX_2g;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	2200      	movs	r2, #0
 80046d8:	701a      	strb	r2, [r3, #0]
      break;
 80046da:	e00f      	b.n	80046fc <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_16g:
      *val = ISM330DHCX_16g;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	2201      	movs	r2, #1
 80046e0:	701a      	strb	r2, [r3, #0]
      break;
 80046e2:	e00b      	b.n	80046fc <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_4g:
      *val = ISM330DHCX_4g;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	2202      	movs	r2, #2
 80046e8:	701a      	strb	r2, [r3, #0]
      break;
 80046ea:	e007      	b.n	80046fc <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_8g:
      *val = ISM330DHCX_8g;
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	2203      	movs	r2, #3
 80046f0:	701a      	strb	r2, [r3, #0]
      break;
 80046f2:	e003      	b.n	80046fc <ism330dhcx_xl_full_scale_get+0x64>

    default:
      *val = ISM330DHCX_2g;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	2200      	movs	r2, #0
 80046f8:	701a      	strb	r2, [r3, #0]
      break;
 80046fa:	bf00      	nop
  }

  return ret;
 80046fc:	68fb      	ldr	r3, [r7, #12]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop

08004708 <ism330dhcx_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_set(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t val)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	460b      	mov	r3, r1
 8004712:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_xl_t odr_xl =  val;
 8004714:	78fb      	ldrb	r3, [r7, #3]
 8004716:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 8004718:	f107 030c 	add.w	r3, r7, #12
 800471c:	4619      	mov	r1, r3
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 fd9f 	bl	8005262 <ism330dhcx_fsm_enable_get>
 8004724:	6138      	str	r0, [r7, #16]

  if (ret == 0) {
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	2b00      	cmp	r3, #0
 800472a:	f040 80c4 	bne.w	80048b6 <ism330dhcx_xl_data_rate_set+0x1ae>
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 800472e:	7b3b      	ldrb	r3, [r7, #12]
 8004730:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004734:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 8004736:	7b3b      	ldrb	r3, [r7, #12]
 8004738:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800473c:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 800473e:	4313      	orrs	r3, r2
 8004740:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8004742:	7b3b      	ldrb	r3, [r7, #12]
 8004744:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004748:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 800474a:	4313      	orrs	r3, r2
 800474c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 800474e:	7b3b      	ldrb	r3, [r7, #12]
 8004750:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004754:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8004756:	4313      	orrs	r3, r2
 8004758:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 800475a:	7b3b      	ldrb	r3, [r7, #12]
 800475c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004760:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8004762:	4313      	orrs	r3, r2
 8004764:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 8004766:	7b3b      	ldrb	r3, [r7, #12]
 8004768:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800476c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 800476e:	4313      	orrs	r3, r2
 8004770:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8004772:	7b3b      	ldrb	r3, [r7, #12]
 8004774:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004778:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 800477a:	4313      	orrs	r3, r2
 800477c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 800477e:	7b3b      	ldrb	r3, [r7, #12]
 8004780:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004784:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8004786:	4313      	orrs	r3, r2
 8004788:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 800478a:	7b7b      	ldrb	r3, [r7, #13]
 800478c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004790:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8004792:	4313      	orrs	r3, r2
 8004794:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8004796:	7b7b      	ldrb	r3, [r7, #13]
 8004798:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800479c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 800479e:	4313      	orrs	r3, r2
 80047a0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 80047a2:	7b7b      	ldrb	r3, [r7, #13]
 80047a4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80047a8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 80047aa:	4313      	orrs	r3, r2
 80047ac:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 80047ae:	7b7b      	ldrb	r3, [r7, #13]
 80047b0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80047b4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 80047b6:	4313      	orrs	r3, r2
 80047b8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 80047ba:	7b7b      	ldrb	r3, [r7, #13]
 80047bc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80047c0:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 80047c2:	4313      	orrs	r3, r2
 80047c4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 80047c6:	7b7b      	ldrb	r3, [r7, #13]
 80047c8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80047cc:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 80047ce:	4313      	orrs	r3, r2
 80047d0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 80047d2:	7b7b      	ldrb	r3, [r7, #13]
 80047d4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80047d8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 80047da:	4313      	orrs	r3, r2
 80047dc:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm16_en ) == PROPERTY_ENABLE ) {
 80047de:	7b7b      	ldrb	r3, [r7, #13]
 80047e0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80047e4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 80047e6:	4313      	orrs	r3, r2
 80047e8:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d163      	bne.n	80048b6 <ism330dhcx_xl_data_rate_set+0x1ae>
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 80047ee:	f107 030b 	add.w	r3, r7, #11
 80047f2:	4619      	mov	r1, r3
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 fd61 	bl	80052bc <ism330dhcx_fsm_data_rate_get>
 80047fa:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d159      	bne.n	80048b6 <ism330dhcx_xl_data_rate_set+0x1ae>
        switch (fsm_odr) {
 8004802:	7afb      	ldrb	r3, [r7, #11]
 8004804:	2b03      	cmp	r3, #3
 8004806:	d853      	bhi.n	80048b0 <ism330dhcx_xl_data_rate_set+0x1a8>
 8004808:	a201      	add	r2, pc, #4	; (adr r2, 8004810 <ism330dhcx_xl_data_rate_set+0x108>)
 800480a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800480e:	bf00      	nop
 8004810:	08004821 	.word	0x08004821
 8004814:	08004833 	.word	0x08004833
 8004818:	08004851 	.word	0x08004851
 800481c:	0800487b 	.word	0x0800487b
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d102      	bne.n	800482c <ism330dhcx_xl_data_rate_set+0x124>
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 8004826:	2301      	movs	r3, #1
 8004828:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 800482a:	e045      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800482c:	78fb      	ldrb	r3, [r7, #3]
 800482e:	75fb      	strb	r3, [r7, #23]
            break;
 8004830:	e042      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 8004832:	78fb      	ldrb	r3, [r7, #3]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d102      	bne.n	800483e <ism330dhcx_xl_data_rate_set+0x136>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8004838:	2302      	movs	r3, #2
 800483a:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 800483c:	e03c      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 800483e:	78fb      	ldrb	r3, [r7, #3]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d102      	bne.n	800484a <ism330dhcx_xl_data_rate_set+0x142>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8004844:	2302      	movs	r3, #2
 8004846:	75fb      	strb	r3, [r7, #23]
            break;
 8004848:	e036      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800484a:	78fb      	ldrb	r3, [r7, #3]
 800484c:	75fb      	strb	r3, [r7, #23]
            break;
 800484e:	e033      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 8004850:	78fb      	ldrb	r3, [r7, #3]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d102      	bne.n	800485c <ism330dhcx_xl_data_rate_set+0x154>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8004856:	2303      	movs	r3, #3
 8004858:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 800485a:	e02d      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 800485c:	78fb      	ldrb	r3, [r7, #3]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d102      	bne.n	8004868 <ism330dhcx_xl_data_rate_set+0x160>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8004862:	2303      	movs	r3, #3
 8004864:	75fb      	strb	r3, [r7, #23]
            break;
 8004866:	e027      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_XL_ODR_26Hz) {
 8004868:	78fb      	ldrb	r3, [r7, #3]
 800486a:	2b02      	cmp	r3, #2
 800486c:	d102      	bne.n	8004874 <ism330dhcx_xl_data_rate_set+0x16c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800486e:	2303      	movs	r3, #3
 8004870:	75fb      	strb	r3, [r7, #23]
            break;
 8004872:	e021      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004874:	78fb      	ldrb	r3, [r7, #3]
 8004876:	75fb      	strb	r3, [r7, #23]
            break;
 8004878:	e01e      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 800487a:	78fb      	ldrb	r3, [r7, #3]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d102      	bne.n	8004886 <ism330dhcx_xl_data_rate_set+0x17e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8004880:	2304      	movs	r3, #4
 8004882:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 8004884:	e018      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 8004886:	78fb      	ldrb	r3, [r7, #3]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d102      	bne.n	8004892 <ism330dhcx_xl_data_rate_set+0x18a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800488c:	2304      	movs	r3, #4
 800488e:	75fb      	strb	r3, [r7, #23]
            break;
 8004890:	e012      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_XL_ODR_26Hz) {
 8004892:	78fb      	ldrb	r3, [r7, #3]
 8004894:	2b02      	cmp	r3, #2
 8004896:	d102      	bne.n	800489e <ism330dhcx_xl_data_rate_set+0x196>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8004898:	2304      	movs	r3, #4
 800489a:	75fb      	strb	r3, [r7, #23]
            break;
 800489c:	e00c      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_XL_ODR_52Hz) {
 800489e:	78fb      	ldrb	r3, [r7, #3]
 80048a0:	2b03      	cmp	r3, #3
 80048a2:	d102      	bne.n	80048aa <ism330dhcx_xl_data_rate_set+0x1a2>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80048a4:	2304      	movs	r3, #4
 80048a6:	75fb      	strb	r3, [r7, #23]
            break;
 80048a8:	e006      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80048aa:	78fb      	ldrb	r3, [r7, #3]
 80048ac:	75fb      	strb	r3, [r7, #23]
            break;
 80048ae:	e003      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80048b0:	78fb      	ldrb	r3, [r7, #3]
 80048b2:	75fb      	strb	r3, [r7, #23]
            break;
 80048b4:	e000      	b.n	80048b8 <ism330dhcx_xl_data_rate_set+0x1b0>
        }
      }
 80048b6:	bf00      	nop
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 80048b8:	2300      	movs	r3, #0
 80048ba:	72bb      	strb	r3, [r7, #10]

  if (ret == 0) {
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d16d      	bne.n	800499e <ism330dhcx_xl_data_rate_set+0x296>
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 80048c2:	f107 030a 	add.w	r3, r7, #10
 80048c6:	4619      	mov	r1, r3
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 fd3f 	bl	800534c <ism330dhcx_mlc_get>
 80048ce:	6138      	str	r0, [r7, #16]

    if ( mlc_enable == PROPERTY_ENABLE ) {
 80048d0:	7abb      	ldrb	r3, [r7, #10]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d163      	bne.n	800499e <ism330dhcx_xl_data_rate_set+0x296>
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 80048d6:	f107 0309 	add.w	r3, r7, #9
 80048da:	4619      	mov	r1, r3
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 fd5f 	bl	80053a0 <ism330dhcx_mlc_data_rate_get>
 80048e2:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d159      	bne.n	800499e <ism330dhcx_xl_data_rate_set+0x296>
        switch (mlc_odr) {
 80048ea:	7a7b      	ldrb	r3, [r7, #9]
 80048ec:	2b03      	cmp	r3, #3
 80048ee:	d853      	bhi.n	8004998 <ism330dhcx_xl_data_rate_set+0x290>
 80048f0:	a201      	add	r2, pc, #4	; (adr r2, 80048f8 <ism330dhcx_xl_data_rate_set+0x1f0>)
 80048f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f6:	bf00      	nop
 80048f8:	08004909 	.word	0x08004909
 80048fc:	0800491b 	.word	0x0800491b
 8004900:	08004939 	.word	0x08004939
 8004904:	08004963 	.word	0x08004963
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 8004908:	78fb      	ldrb	r3, [r7, #3]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d102      	bne.n	8004914 <ism330dhcx_xl_data_rate_set+0x20c>
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 800490e:	2301      	movs	r3, #1
 8004910:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 8004912:	e045      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
              odr_xl = val;
 8004914:	78fb      	ldrb	r3, [r7, #3]
 8004916:	75fb      	strb	r3, [r7, #23]
            break;
 8004918:	e042      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 800491a:	78fb      	ldrb	r3, [r7, #3]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d102      	bne.n	8004926 <ism330dhcx_xl_data_rate_set+0x21e>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8004920:	2302      	movs	r3, #2
 8004922:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 8004924:	e03c      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
            else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 8004926:	78fb      	ldrb	r3, [r7, #3]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d102      	bne.n	8004932 <ism330dhcx_xl_data_rate_set+0x22a>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800492c:	2302      	movs	r3, #2
 800492e:	75fb      	strb	r3, [r7, #23]
            break;
 8004930:	e036      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
              odr_xl = val;
 8004932:	78fb      	ldrb	r3, [r7, #3]
 8004934:	75fb      	strb	r3, [r7, #23]
            break;
 8004936:	e033      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 8004938:	78fb      	ldrb	r3, [r7, #3]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d102      	bne.n	8004944 <ism330dhcx_xl_data_rate_set+0x23c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800493e:	2303      	movs	r3, #3
 8004940:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 8004942:	e02d      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
            else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 8004944:	78fb      	ldrb	r3, [r7, #3]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d102      	bne.n	8004950 <ism330dhcx_xl_data_rate_set+0x248>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800494a:	2303      	movs	r3, #3
 800494c:	75fb      	strb	r3, [r7, #23]
            break;
 800494e:	e027      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
            else if (val == ISM330DHCX_XL_ODR_26Hz) {
 8004950:	78fb      	ldrb	r3, [r7, #3]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d102      	bne.n	800495c <ism330dhcx_xl_data_rate_set+0x254>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8004956:	2303      	movs	r3, #3
 8004958:	75fb      	strb	r3, [r7, #23]
            break;
 800495a:	e021      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
              odr_xl = val;
 800495c:	78fb      	ldrb	r3, [r7, #3]
 800495e:	75fb      	strb	r3, [r7, #23]
            break;
 8004960:	e01e      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 8004962:	78fb      	ldrb	r3, [r7, #3]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d102      	bne.n	800496e <ism330dhcx_xl_data_rate_set+0x266>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8004968:	2304      	movs	r3, #4
 800496a:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 800496c:	e018      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
            else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 800496e:	78fb      	ldrb	r3, [r7, #3]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d102      	bne.n	800497a <ism330dhcx_xl_data_rate_set+0x272>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8004974:	2304      	movs	r3, #4
 8004976:	75fb      	strb	r3, [r7, #23]
            break;
 8004978:	e012      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
            else if (val == ISM330DHCX_XL_ODR_26Hz) {
 800497a:	78fb      	ldrb	r3, [r7, #3]
 800497c:	2b02      	cmp	r3, #2
 800497e:	d102      	bne.n	8004986 <ism330dhcx_xl_data_rate_set+0x27e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8004980:	2304      	movs	r3, #4
 8004982:	75fb      	strb	r3, [r7, #23]
            break;
 8004984:	e00c      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
            else if (val == ISM330DHCX_XL_ODR_52Hz) {
 8004986:	78fb      	ldrb	r3, [r7, #3]
 8004988:	2b03      	cmp	r3, #3
 800498a:	d102      	bne.n	8004992 <ism330dhcx_xl_data_rate_set+0x28a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800498c:	2304      	movs	r3, #4
 800498e:	75fb      	strb	r3, [r7, #23]
            break;
 8004990:	e006      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
              odr_xl = val;
 8004992:	78fb      	ldrb	r3, [r7, #3]
 8004994:	75fb      	strb	r3, [r7, #23]
            break;
 8004996:	e003      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>

          default:
            odr_xl = val;
 8004998:	78fb      	ldrb	r3, [r7, #3]
 800499a:	75fb      	strb	r3, [r7, #23]
            break;
 800499c:	e000      	b.n	80049a0 <ism330dhcx_xl_data_rate_set+0x298>
        }
      }
 800499e:	bf00      	nop
    }
  }

  if (ret == 0) {
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d107      	bne.n	80049b6 <ism330dhcx_xl_data_rate_set+0x2ae>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 80049a6:	f107 0208 	add.w	r2, r7, #8
 80049aa:	2301      	movs	r3, #1
 80049ac:	2110      	movs	r1, #16
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7ff fe1c 	bl	80045ec <ism330dhcx_read_reg>
 80049b4:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  if (ret == 0) {
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10f      	bne.n	80049dc <ism330dhcx_xl_data_rate_set+0x2d4>
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 80049bc:	7dfb      	ldrb	r3, [r7, #23]
 80049be:	f003 030f 	and.w	r3, r3, #15
 80049c2:	b2da      	uxtb	r2, r3
 80049c4:	7a3b      	ldrb	r3, [r7, #8]
 80049c6:	f362 1307 	bfi	r3, r2, #4, #4
 80049ca:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 80049cc:	f107 0208 	add.w	r2, r7, #8
 80049d0:	2301      	movs	r3, #1
 80049d2:	2110      	movs	r1, #16
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f7ff fe21 	bl	800461c <ism330dhcx_write_reg>
 80049da:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80049dc:	693b      	ldr	r3, [r7, #16]
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop

080049e8 <ism330dhcx_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_get(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t *val)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 80049f2:	f107 0208 	add.w	r2, r7, #8
 80049f6:	2301      	movs	r3, #1
 80049f8:	2110      	movs	r1, #16
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7ff fdf6 	bl	80045ec <ism330dhcx_read_reg>
 8004a00:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  switch (ctrl1_xl.odr_xl) {
 8004a02:	7a3b      	ldrb	r3, [r7, #8]
 8004a04:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	2b0b      	cmp	r3, #11
 8004a0c:	d84a      	bhi.n	8004aa4 <ism330dhcx_xl_data_rate_get+0xbc>
 8004a0e:	a201      	add	r2, pc, #4	; (adr r2, 8004a14 <ism330dhcx_xl_data_rate_get+0x2c>)
 8004a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a14:	08004a45 	.word	0x08004a45
 8004a18:	08004a4d 	.word	0x08004a4d
 8004a1c:	08004a55 	.word	0x08004a55
 8004a20:	08004a5d 	.word	0x08004a5d
 8004a24:	08004a65 	.word	0x08004a65
 8004a28:	08004a6d 	.word	0x08004a6d
 8004a2c:	08004a75 	.word	0x08004a75
 8004a30:	08004a7d 	.word	0x08004a7d
 8004a34:	08004a85 	.word	0x08004a85
 8004a38:	08004a8d 	.word	0x08004a8d
 8004a3c:	08004a95 	.word	0x08004a95
 8004a40:	08004a9d 	.word	0x08004a9d
    case ISM330DHCX_XL_ODR_OFF:
      *val = ISM330DHCX_XL_ODR_OFF;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	2200      	movs	r2, #0
 8004a48:	701a      	strb	r2, [r3, #0]
      break;
 8004a4a:	e02f      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_12Hz5:
      *val = ISM330DHCX_XL_ODR_12Hz5;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	701a      	strb	r2, [r3, #0]
      break;
 8004a52:	e02b      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_26Hz:
      *val = ISM330DHCX_XL_ODR_26Hz;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2202      	movs	r2, #2
 8004a58:	701a      	strb	r2, [r3, #0]
      break;
 8004a5a:	e027      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_52Hz:
      *val = ISM330DHCX_XL_ODR_52Hz;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	2203      	movs	r2, #3
 8004a60:	701a      	strb	r2, [r3, #0]
      break;
 8004a62:	e023      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_104Hz:
      *val = ISM330DHCX_XL_ODR_104Hz;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	2204      	movs	r2, #4
 8004a68:	701a      	strb	r2, [r3, #0]
      break;
 8004a6a:	e01f      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_208Hz:
      *val = ISM330DHCX_XL_ODR_208Hz;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2205      	movs	r2, #5
 8004a70:	701a      	strb	r2, [r3, #0]
      break;
 8004a72:	e01b      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_417Hz:
      *val = ISM330DHCX_XL_ODR_417Hz;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2206      	movs	r2, #6
 8004a78:	701a      	strb	r2, [r3, #0]
      break;
 8004a7a:	e017      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_833Hz:
      *val = ISM330DHCX_XL_ODR_833Hz;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	2207      	movs	r2, #7
 8004a80:	701a      	strb	r2, [r3, #0]
      break;
 8004a82:	e013      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_1667Hz:
      *val = ISM330DHCX_XL_ODR_1667Hz;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2208      	movs	r2, #8
 8004a88:	701a      	strb	r2, [r3, #0]
      break;
 8004a8a:	e00f      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_3333Hz:
      *val = ISM330DHCX_XL_ODR_3333Hz;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	2209      	movs	r2, #9
 8004a90:	701a      	strb	r2, [r3, #0]
      break;
 8004a92:	e00b      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_6667Hz:
      *val = ISM330DHCX_XL_ODR_6667Hz;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	220a      	movs	r2, #10
 8004a98:	701a      	strb	r2, [r3, #0]
      break;
 8004a9a:	e007      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_6Hz5:
      *val = ISM330DHCX_XL_ODR_6Hz5;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	220b      	movs	r2, #11
 8004aa0:	701a      	strb	r2, [r3, #0]
      break;
 8004aa2:	e003      	b.n	8004aac <ism330dhcx_xl_data_rate_get+0xc4>

    default:
      *val = ISM330DHCX_XL_ODR_OFF;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	701a      	strb	r2, [r3, #0]
      break;
 8004aaa:	bf00      	nop
  }

  return ret;
 8004aac:	68fb      	ldr	r3, [r7, #12]
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop

08004ab8 <ism330dhcx_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_g_t val)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 8004ac4:	f107 0208 	add.w	r2, r7, #8
 8004ac8:	2301      	movs	r3, #1
 8004aca:	2111      	movs	r1, #17
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f7ff fd8d 	bl	80045ec <ism330dhcx_read_reg>
 8004ad2:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  if (ret == 0) {
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10f      	bne.n	8004afa <ism330dhcx_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t)val;
 8004ada:	78fb      	ldrb	r3, [r7, #3]
 8004adc:	f003 030f 	and.w	r3, r3, #15
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	7a3b      	ldrb	r3, [r7, #8]
 8004ae4:	f362 0303 	bfi	r3, r2, #0, #4
 8004ae8:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G,
 8004aea:	f107 0208 	add.w	r2, r7, #8
 8004aee:	2301      	movs	r3, #1
 8004af0:	2111      	movs	r1, #17
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7ff fd92 	bl	800461c <ism330dhcx_write_reg>
 8004af8:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl2_g, 1);
  }

  return ret;
 8004afa:	68fb      	ldr	r3, [r7, #12]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <ism330dhcx_gy_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_g_t *val)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 8004b0e:	f107 0208 	add.w	r2, r7, #8
 8004b12:	2301      	movs	r3, #1
 8004b14:	2111      	movs	r1, #17
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7ff fd68 	bl	80045ec <ism330dhcx_read_reg>
 8004b1c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  switch (ctrl2_g.fs_g) {
 8004b1e:	7a3b      	ldrb	r3, [r7, #8]
 8004b20:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b0c      	cmp	r3, #12
 8004b28:	d834      	bhi.n	8004b94 <ism330dhcx_gy_full_scale_get+0x90>
 8004b2a:	a201      	add	r2, pc, #4	; (adr r2, 8004b30 <ism330dhcx_gy_full_scale_get+0x2c>)
 8004b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b30:	08004b6d 	.word	0x08004b6d
 8004b34:	08004b8d 	.word	0x08004b8d
 8004b38:	08004b65 	.word	0x08004b65
 8004b3c:	08004b95 	.word	0x08004b95
 8004b40:	08004b75 	.word	0x08004b75
 8004b44:	08004b95 	.word	0x08004b95
 8004b48:	08004b95 	.word	0x08004b95
 8004b4c:	08004b95 	.word	0x08004b95
 8004b50:	08004b7d 	.word	0x08004b7d
 8004b54:	08004b95 	.word	0x08004b95
 8004b58:	08004b95 	.word	0x08004b95
 8004b5c:	08004b95 	.word	0x08004b95
 8004b60:	08004b85 	.word	0x08004b85
    case ISM330DHCX_125dps:
      *val = ISM330DHCX_125dps;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	2202      	movs	r2, #2
 8004b68:	701a      	strb	r2, [r3, #0]
      break;
 8004b6a:	e017      	b.n	8004b9c <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_250dps:
      *val = ISM330DHCX_250dps;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	701a      	strb	r2, [r3, #0]
      break;
 8004b72:	e013      	b.n	8004b9c <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_500dps:
      *val = ISM330DHCX_500dps;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	2204      	movs	r2, #4
 8004b78:	701a      	strb	r2, [r3, #0]
      break;
 8004b7a:	e00f      	b.n	8004b9c <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_1000dps:
      *val = ISM330DHCX_1000dps;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	2208      	movs	r2, #8
 8004b80:	701a      	strb	r2, [r3, #0]
      break;
 8004b82:	e00b      	b.n	8004b9c <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_2000dps:
      *val = ISM330DHCX_2000dps;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	220c      	movs	r2, #12
 8004b88:	701a      	strb	r2, [r3, #0]
      break;
 8004b8a:	e007      	b.n	8004b9c <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_4000dps:
      *val = ISM330DHCX_4000dps;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	701a      	strb	r2, [r3, #0]
      break;
 8004b92:	e003      	b.n	8004b9c <ism330dhcx_gy_full_scale_get+0x98>

    default:
      *val = ISM330DHCX_125dps;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	2202      	movs	r2, #2
 8004b98:	701a      	strb	r2, [r3, #0]
      break;
 8004b9a:	bf00      	nop
  }

  return ret;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop

08004ba8 <ism330dhcx_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_set(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_g_t val)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_g_t odr_gy =  val;
 8004bb4:	78fb      	ldrb	r3, [r7, #3]
 8004bb6:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 8004bb8:	f107 030c 	add.w	r3, r7, #12
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 fb4f 	bl	8005262 <ism330dhcx_fsm_enable_get>
 8004bc4:	6138      	str	r0, [r7, #16]

  if (ret == 0) {
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f040 80c4 	bne.w	8004d56 <ism330dhcx_gy_data_rate_set+0x1ae>
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8004bce:	7b3b      	ldrb	r3, [r7, #12]
 8004bd0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004bd4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 8004bd6:	7b3b      	ldrb	r3, [r7, #12]
 8004bd8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004bdc:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8004bde:	4313      	orrs	r3, r2
 8004be0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8004be2:	7b3b      	ldrb	r3, [r7, #12]
 8004be4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004be8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 8004bea:	4313      	orrs	r3, r2
 8004bec:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8004bee:	7b3b      	ldrb	r3, [r7, #12]
 8004bf0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004bf4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 8004bfa:	7b3b      	ldrb	r3, [r7, #12]
 8004bfc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004c00:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8004c02:	4313      	orrs	r3, r2
 8004c04:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 8004c06:	7b3b      	ldrb	r3, [r7, #12]
 8004c08:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004c0c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8004c12:	7b3b      	ldrb	r3, [r7, #12]
 8004c14:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004c18:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8004c1e:	7b3b      	ldrb	r3, [r7, #12]
 8004c20:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004c24:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8004c26:	4313      	orrs	r3, r2
 8004c28:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 8004c2a:	7b7b      	ldrb	r3, [r7, #13]
 8004c2c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004c30:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8004c32:	4313      	orrs	r3, r2
 8004c34:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8004c36:	7b7b      	ldrb	r3, [r7, #13]
 8004c38:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004c3c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8004c42:	7b7b      	ldrb	r3, [r7, #13]
 8004c44:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004c48:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8004c4e:	7b7b      	ldrb	r3, [r7, #13]
 8004c50:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004c54:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8004c56:	4313      	orrs	r3, r2
 8004c58:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 8004c5a:	7b7b      	ldrb	r3, [r7, #13]
 8004c5c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004c60:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8004c62:	4313      	orrs	r3, r2
 8004c64:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8004c66:	7b7b      	ldrb	r3, [r7, #13]
 8004c68:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004c6c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8004c72:	7b7b      	ldrb	r3, [r7, #13]
 8004c74:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004c78:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm16_en ) == PROPERTY_ENABLE ) {
 8004c7e:	7b7b      	ldrb	r3, [r7, #13]
 8004c80:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004c84:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8004c86:	4313      	orrs	r3, r2
 8004c88:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d163      	bne.n	8004d56 <ism330dhcx_gy_data_rate_set+0x1ae>
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 8004c8e:	f107 030b 	add.w	r3, r7, #11
 8004c92:	4619      	mov	r1, r3
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 fb11 	bl	80052bc <ism330dhcx_fsm_data_rate_get>
 8004c9a:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d159      	bne.n	8004d56 <ism330dhcx_gy_data_rate_set+0x1ae>
        switch (fsm_odr) {
 8004ca2:	7afb      	ldrb	r3, [r7, #11]
 8004ca4:	2b03      	cmp	r3, #3
 8004ca6:	d853      	bhi.n	8004d50 <ism330dhcx_gy_data_rate_set+0x1a8>
 8004ca8:	a201      	add	r2, pc, #4	; (adr r2, 8004cb0 <ism330dhcx_gy_data_rate_set+0x108>)
 8004caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cae:	bf00      	nop
 8004cb0:	08004cc1 	.word	0x08004cc1
 8004cb4:	08004cd3 	.word	0x08004cd3
 8004cb8:	08004cf1 	.word	0x08004cf1
 8004cbc:	08004d1b 	.word	0x08004d1b
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_GY_ODR_OFF) {
 8004cc0:	78fb      	ldrb	r3, [r7, #3]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d102      	bne.n	8004ccc <ism330dhcx_gy_data_rate_set+0x124>
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8004cca:	e045      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004ccc:	78fb      	ldrb	r3, [r7, #3]
 8004cce:	75fb      	strb	r3, [r7, #23]
            break;
 8004cd0:	e042      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_GY_ODR_OFF) {
 8004cd2:	78fb      	ldrb	r3, [r7, #3]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d102      	bne.n	8004cde <ism330dhcx_gy_data_rate_set+0x136>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8004cd8:	2302      	movs	r3, #2
 8004cda:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8004cdc:	e03c      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8004cde:	78fb      	ldrb	r3, [r7, #3]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d102      	bne.n	8004cea <ism330dhcx_gy_data_rate_set+0x142>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	75fb      	strb	r3, [r7, #23]
            break;
 8004ce8:	e036      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004cea:	78fb      	ldrb	r3, [r7, #3]
 8004cec:	75fb      	strb	r3, [r7, #23]
            break;
 8004cee:	e033      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_GY_ODR_OFF) {
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d102      	bne.n	8004cfc <ism330dhcx_gy_data_rate_set+0x154>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8004cfa:	e02d      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8004cfc:	78fb      	ldrb	r3, [r7, #3]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d102      	bne.n	8004d08 <ism330dhcx_gy_data_rate_set+0x160>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8004d02:	2303      	movs	r3, #3
 8004d04:	75fb      	strb	r3, [r7, #23]
            break;
 8004d06:	e027      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_GY_ODR_26Hz) {
 8004d08:	78fb      	ldrb	r3, [r7, #3]
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d102      	bne.n	8004d14 <ism330dhcx_gy_data_rate_set+0x16c>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	75fb      	strb	r3, [r7, #23]
            break;
 8004d12:	e021      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004d14:	78fb      	ldrb	r3, [r7, #3]
 8004d16:	75fb      	strb	r3, [r7, #23]
            break;
 8004d18:	e01e      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_GY_ODR_OFF) {
 8004d1a:	78fb      	ldrb	r3, [r7, #3]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d102      	bne.n	8004d26 <ism330dhcx_gy_data_rate_set+0x17e>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8004d20:	2304      	movs	r3, #4
 8004d22:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8004d24:	e018      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8004d26:	78fb      	ldrb	r3, [r7, #3]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d102      	bne.n	8004d32 <ism330dhcx_gy_data_rate_set+0x18a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8004d2c:	2304      	movs	r3, #4
 8004d2e:	75fb      	strb	r3, [r7, #23]
            break;
 8004d30:	e012      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_GY_ODR_26Hz) {
 8004d32:	78fb      	ldrb	r3, [r7, #3]
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d102      	bne.n	8004d3e <ism330dhcx_gy_data_rate_set+0x196>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8004d38:	2304      	movs	r3, #4
 8004d3a:	75fb      	strb	r3, [r7, #23]
            break;
 8004d3c:	e00c      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
            else if (val == ISM330DHCX_GY_ODR_52Hz) {
 8004d3e:	78fb      	ldrb	r3, [r7, #3]
 8004d40:	2b03      	cmp	r3, #3
 8004d42:	d102      	bne.n	8004d4a <ism330dhcx_gy_data_rate_set+0x1a2>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8004d44:	2304      	movs	r3, #4
 8004d46:	75fb      	strb	r3, [r7, #23]
            break;
 8004d48:	e006      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004d4a:	78fb      	ldrb	r3, [r7, #3]
 8004d4c:	75fb      	strb	r3, [r7, #23]
            break;
 8004d4e:	e003      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8004d50:	78fb      	ldrb	r3, [r7, #3]
 8004d52:	75fb      	strb	r3, [r7, #23]
            break;
 8004d54:	e000      	b.n	8004d58 <ism330dhcx_gy_data_rate_set+0x1b0>
        }
      }
 8004d56:	bf00      	nop
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	72bb      	strb	r3, [r7, #10]

  if (ret == 0) {
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d16d      	bne.n	8004e3e <ism330dhcx_gy_data_rate_set+0x296>
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 8004d62:	f107 030a 	add.w	r3, r7, #10
 8004d66:	4619      	mov	r1, r3
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 faef 	bl	800534c <ism330dhcx_mlc_get>
 8004d6e:	6138      	str	r0, [r7, #16]

    if ( mlc_enable == PROPERTY_ENABLE ) {
 8004d70:	7abb      	ldrb	r3, [r7, #10]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d163      	bne.n	8004e3e <ism330dhcx_gy_data_rate_set+0x296>
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 8004d76:	f107 0309 	add.w	r3, r7, #9
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 fb0f 	bl	80053a0 <ism330dhcx_mlc_data_rate_get>
 8004d82:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d159      	bne.n	8004e3e <ism330dhcx_gy_data_rate_set+0x296>
        switch (mlc_odr) {
 8004d8a:	7a7b      	ldrb	r3, [r7, #9]
 8004d8c:	2b03      	cmp	r3, #3
 8004d8e:	d853      	bhi.n	8004e38 <ism330dhcx_gy_data_rate_set+0x290>
 8004d90:	a201      	add	r2, pc, #4	; (adr r2, 8004d98 <ism330dhcx_gy_data_rate_set+0x1f0>)
 8004d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d96:	bf00      	nop
 8004d98:	08004da9 	.word	0x08004da9
 8004d9c:	08004dbb 	.word	0x08004dbb
 8004da0:	08004dd9 	.word	0x08004dd9
 8004da4:	08004e03 	.word	0x08004e03
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_GY_ODR_OFF) {
 8004da8:	78fb      	ldrb	r3, [r7, #3]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d102      	bne.n	8004db4 <ism330dhcx_gy_data_rate_set+0x20c>
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 8004dae:	2301      	movs	r3, #1
 8004db0:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8004db2:	e045      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
              odr_gy = val;
 8004db4:	78fb      	ldrb	r3, [r7, #3]
 8004db6:	75fb      	strb	r3, [r7, #23]
            break;
 8004db8:	e042      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_GY_ODR_OFF) {
 8004dba:	78fb      	ldrb	r3, [r7, #3]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d102      	bne.n	8004dc6 <ism330dhcx_gy_data_rate_set+0x21e>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8004dc4:	e03c      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
            else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8004dc6:	78fb      	ldrb	r3, [r7, #3]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d102      	bne.n	8004dd2 <ism330dhcx_gy_data_rate_set+0x22a>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8004dcc:	2302      	movs	r3, #2
 8004dce:	75fb      	strb	r3, [r7, #23]
            break;
 8004dd0:	e036      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
              odr_gy = val;
 8004dd2:	78fb      	ldrb	r3, [r7, #3]
 8004dd4:	75fb      	strb	r3, [r7, #23]
            break;
 8004dd6:	e033      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_GY_ODR_OFF) {
 8004dd8:	78fb      	ldrb	r3, [r7, #3]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d102      	bne.n	8004de4 <ism330dhcx_gy_data_rate_set+0x23c>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8004dde:	2303      	movs	r3, #3
 8004de0:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8004de2:	e02d      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
            else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8004de4:	78fb      	ldrb	r3, [r7, #3]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d102      	bne.n	8004df0 <ism330dhcx_gy_data_rate_set+0x248>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8004dea:	2303      	movs	r3, #3
 8004dec:	75fb      	strb	r3, [r7, #23]
            break;
 8004dee:	e027      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
            else if (val == ISM330DHCX_GY_ODR_26Hz) {
 8004df0:	78fb      	ldrb	r3, [r7, #3]
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d102      	bne.n	8004dfc <ism330dhcx_gy_data_rate_set+0x254>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8004df6:	2303      	movs	r3, #3
 8004df8:	75fb      	strb	r3, [r7, #23]
            break;
 8004dfa:	e021      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
              odr_gy = val;
 8004dfc:	78fb      	ldrb	r3, [r7, #3]
 8004dfe:	75fb      	strb	r3, [r7, #23]
            break;
 8004e00:	e01e      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_GY_ODR_OFF) {
 8004e02:	78fb      	ldrb	r3, [r7, #3]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d102      	bne.n	8004e0e <ism330dhcx_gy_data_rate_set+0x266>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8004e08:	2304      	movs	r3, #4
 8004e0a:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8004e0c:	e018      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
            else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8004e0e:	78fb      	ldrb	r3, [r7, #3]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d102      	bne.n	8004e1a <ism330dhcx_gy_data_rate_set+0x272>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8004e14:	2304      	movs	r3, #4
 8004e16:	75fb      	strb	r3, [r7, #23]
            break;
 8004e18:	e012      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
            else if (val == ISM330DHCX_GY_ODR_26Hz) {
 8004e1a:	78fb      	ldrb	r3, [r7, #3]
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d102      	bne.n	8004e26 <ism330dhcx_gy_data_rate_set+0x27e>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8004e20:	2304      	movs	r3, #4
 8004e22:	75fb      	strb	r3, [r7, #23]
            break;
 8004e24:	e00c      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
            else if (val == ISM330DHCX_GY_ODR_52Hz) {
 8004e26:	78fb      	ldrb	r3, [r7, #3]
 8004e28:	2b03      	cmp	r3, #3
 8004e2a:	d102      	bne.n	8004e32 <ism330dhcx_gy_data_rate_set+0x28a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	75fb      	strb	r3, [r7, #23]
            break;
 8004e30:	e006      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
              odr_gy = val;
 8004e32:	78fb      	ldrb	r3, [r7, #3]
 8004e34:	75fb      	strb	r3, [r7, #23]
            break;
 8004e36:	e003      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>

          default:
            odr_gy = val;
 8004e38:	78fb      	ldrb	r3, [r7, #3]
 8004e3a:	75fb      	strb	r3, [r7, #23]
            break;
 8004e3c:	e000      	b.n	8004e40 <ism330dhcx_gy_data_rate_set+0x298>
        }
      }
 8004e3e:	bf00      	nop
    }
  }

  if (ret == 0) {
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d107      	bne.n	8004e56 <ism330dhcx_gy_data_rate_set+0x2ae>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 8004e46:	f107 0208 	add.w	r2, r7, #8
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	2111      	movs	r1, #17
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7ff fbcc 	bl	80045ec <ism330dhcx_read_reg>
 8004e54:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl2_g, 1);
  }

  if (ret == 0) {
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d10f      	bne.n	8004e7c <ism330dhcx_gy_data_rate_set+0x2d4>
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8004e5c:	7dfb      	ldrb	r3, [r7, #23]
 8004e5e:	f003 030f 	and.w	r3, r3, #15
 8004e62:	b2da      	uxtb	r2, r3
 8004e64:	7a3b      	ldrb	r3, [r7, #8]
 8004e66:	f362 1307 	bfi	r3, r2, #4, #4
 8004e6a:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G,
 8004e6c:	f107 0208 	add.w	r2, r7, #8
 8004e70:	2301      	movs	r3, #1
 8004e72:	2111      	movs	r1, #17
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f7ff fbd1 	bl	800461c <ism330dhcx_write_reg>
 8004e7a:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl2_g, 1);
  }

  return ret;
 8004e7c:	693b      	ldr	r3, [r7, #16]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop

08004e88 <ism330dhcx_gy_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_get(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_g_t *val)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 8004e92:	f107 0208 	add.w	r2, r7, #8
 8004e96:	2301      	movs	r3, #1
 8004e98:	2111      	movs	r1, #17
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7ff fba6 	bl	80045ec <ism330dhcx_read_reg>
 8004ea0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  switch (ctrl2_g.odr_g) {
 8004ea2:	7a3b      	ldrb	r3, [r7, #8]
 8004ea4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b0a      	cmp	r3, #10
 8004eac:	d844      	bhi.n	8004f38 <ism330dhcx_gy_data_rate_get+0xb0>
 8004eae:	a201      	add	r2, pc, #4	; (adr r2, 8004eb4 <ism330dhcx_gy_data_rate_get+0x2c>)
 8004eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb4:	08004ee1 	.word	0x08004ee1
 8004eb8:	08004ee9 	.word	0x08004ee9
 8004ebc:	08004ef1 	.word	0x08004ef1
 8004ec0:	08004ef9 	.word	0x08004ef9
 8004ec4:	08004f01 	.word	0x08004f01
 8004ec8:	08004f09 	.word	0x08004f09
 8004ecc:	08004f11 	.word	0x08004f11
 8004ed0:	08004f19 	.word	0x08004f19
 8004ed4:	08004f21 	.word	0x08004f21
 8004ed8:	08004f29 	.word	0x08004f29
 8004edc:	08004f31 	.word	0x08004f31
    case ISM330DHCX_GY_ODR_OFF:
      *val = ISM330DHCX_GY_ODR_OFF;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	701a      	strb	r2, [r3, #0]
      break;
 8004ee6:	e02b      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_12Hz5:
      *val = ISM330DHCX_GY_ODR_12Hz5;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	2201      	movs	r2, #1
 8004eec:	701a      	strb	r2, [r3, #0]
      break;
 8004eee:	e027      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_26Hz:
      *val = ISM330DHCX_GY_ODR_26Hz;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	701a      	strb	r2, [r3, #0]
      break;
 8004ef6:	e023      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_52Hz:
      *val = ISM330DHCX_GY_ODR_52Hz;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	2203      	movs	r2, #3
 8004efc:	701a      	strb	r2, [r3, #0]
      break;
 8004efe:	e01f      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_104Hz:
      *val = ISM330DHCX_GY_ODR_104Hz;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	2204      	movs	r2, #4
 8004f04:	701a      	strb	r2, [r3, #0]
      break;
 8004f06:	e01b      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_208Hz:
      *val = ISM330DHCX_GY_ODR_208Hz;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	2205      	movs	r2, #5
 8004f0c:	701a      	strb	r2, [r3, #0]
      break;
 8004f0e:	e017      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_417Hz:
      *val = ISM330DHCX_GY_ODR_417Hz;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2206      	movs	r2, #6
 8004f14:	701a      	strb	r2, [r3, #0]
      break;
 8004f16:	e013      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_833Hz:
      *val = ISM330DHCX_GY_ODR_833Hz;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	2207      	movs	r2, #7
 8004f1c:	701a      	strb	r2, [r3, #0]
      break;
 8004f1e:	e00f      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_1667Hz:
      *val = ISM330DHCX_GY_ODR_1667Hz;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	2208      	movs	r2, #8
 8004f24:	701a      	strb	r2, [r3, #0]
      break;
 8004f26:	e00b      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_3333Hz:
      *val = ISM330DHCX_GY_ODR_3333Hz;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2209      	movs	r2, #9
 8004f2c:	701a      	strb	r2, [r3, #0]
      break;
 8004f2e:	e007      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_6667Hz:
      *val = ISM330DHCX_GY_ODR_6667Hz;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	220a      	movs	r2, #10
 8004f34:	701a      	strb	r2, [r3, #0]
      break;
 8004f36:	e003      	b.n	8004f40 <ism330dhcx_gy_data_rate_get+0xb8>

    default:
      *val = ISM330DHCX_GY_ODR_OFF;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	701a      	strb	r2, [r3, #0]
      break;
 8004f3e:	bf00      	nop
  }

  return ret;
 8004f40:	68fb      	ldr	r3, [r7, #12]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop

08004f4c <ism330dhcx_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_block_data_update_set(stmdev_ctx_t *ctx,
                                         uint8_t val)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	460b      	mov	r3, r1
 8004f56:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8004f58:	f107 0208 	add.w	r2, r7, #8
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	2112      	movs	r1, #18
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f7ff fb43 	bl	80045ec <ism330dhcx_read_reg>
 8004f66:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0) {
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10f      	bne.n	8004f8e <ism330dhcx_block_data_update_set+0x42>
    ctrl3_c.bdu = (uint8_t)val;
 8004f6e:	78fb      	ldrb	r3, [r7, #3]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	b2da      	uxtb	r2, r3
 8004f76:	7a3b      	ldrb	r3, [r7, #8]
 8004f78:	f362 1386 	bfi	r3, r2, #6, #1
 8004f7c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8004f7e:	f107 0208 	add.w	r2, r7, #8
 8004f82:	2301      	movs	r3, #1
 8004f84:	2112      	movs	r1, #18
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f7ff fb48 	bl	800461c <ism330dhcx_write_reg>
 8004f8c:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <ism330dhcx_angular_rate_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_angular_rate_raw_get(stmdev_ctx_t *ctx,
                                        int16_t *val)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b086      	sub	sp, #24
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_G, buff, 6);
 8004fa2:	f107 020c 	add.w	r2, r7, #12
 8004fa6:	2306      	movs	r3, #6
 8004fa8:	2122      	movs	r1, #34	; 0x22
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f7ff fb1e 	bl	80045ec <ism330dhcx_read_reg>
 8004fb0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004fb2:	7b7b      	ldrb	r3, [r7, #13]
 8004fb4:	b21a      	sxth	r2, r3
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	021b      	lsls	r3, r3, #8
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	7b3b      	ldrb	r3, [r7, #12]
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	4413      	add	r3, r2
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	b21a      	sxth	r2, r3
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004fd4:	7bfa      	ldrb	r2, [r7, #15]
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	3302      	adds	r3, #2
 8004fda:	b212      	sxth	r2, r2
 8004fdc:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	3302      	adds	r3, #2
 8004fe2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	021b      	lsls	r3, r3, #8
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	7bbb      	ldrb	r3, [r7, #14]
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	4413      	add	r3, r2
 8004ff2:	b29a      	uxth	r2, r3
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	3302      	adds	r3, #2
 8004ff8:	b212      	sxth	r2, r2
 8004ffa:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004ffc:	7c7a      	ldrb	r2, [r7, #17]
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	3304      	adds	r3, #4
 8005002:	b212      	sxth	r2, r2
 8005004:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	3304      	adds	r3, #4
 800500a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800500e:	b29b      	uxth	r3, r3
 8005010:	021b      	lsls	r3, r3, #8
 8005012:	b29a      	uxth	r2, r3
 8005014:	7c3b      	ldrb	r3, [r7, #16]
 8005016:	b29b      	uxth	r3, r3
 8005018:	4413      	add	r3, r2
 800501a:	b29a      	uxth	r2, r3
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	3304      	adds	r3, #4
 8005020:	b212      	sxth	r2, r2
 8005022:	801a      	strh	r2, [r3, #0]
  return ret;
 8005024:	697b      	ldr	r3, [r7, #20]
}
 8005026:	4618      	mov	r0, r3
 8005028:	3718      	adds	r7, #24
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <ism330dhcx_acceleration_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_acceleration_raw_get(stmdev_ctx_t *ctx,
                                        int16_t *val)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b086      	sub	sp, #24
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
 8005036:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_A, buff, 6);
 8005038:	f107 020c 	add.w	r2, r7, #12
 800503c:	2306      	movs	r3, #6
 800503e:	2128      	movs	r1, #40	; 0x28
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f7ff fad3 	bl	80045ec <ism330dhcx_read_reg>
 8005046:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005048:	7b7b      	ldrb	r3, [r7, #13]
 800504a:	b21a      	sxth	r2, r3
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005056:	b29b      	uxth	r3, r3
 8005058:	021b      	lsls	r3, r3, #8
 800505a:	b29a      	uxth	r2, r3
 800505c:	7b3b      	ldrb	r3, [r7, #12]
 800505e:	b29b      	uxth	r3, r3
 8005060:	4413      	add	r3, r2
 8005062:	b29b      	uxth	r3, r3
 8005064:	b21a      	sxth	r2, r3
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800506a:	7bfa      	ldrb	r2, [r7, #15]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	3302      	adds	r3, #2
 8005070:	b212      	sxth	r2, r2
 8005072:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	3302      	adds	r3, #2
 8005078:	f9b3 3000 	ldrsh.w	r3, [r3]
 800507c:	b29b      	uxth	r3, r3
 800507e:	021b      	lsls	r3, r3, #8
 8005080:	b29a      	uxth	r2, r3
 8005082:	7bbb      	ldrb	r3, [r7, #14]
 8005084:	b29b      	uxth	r3, r3
 8005086:	4413      	add	r3, r2
 8005088:	b29a      	uxth	r2, r3
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	3302      	adds	r3, #2
 800508e:	b212      	sxth	r2, r2
 8005090:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005092:	7c7a      	ldrb	r2, [r7, #17]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	3304      	adds	r3, #4
 8005098:	b212      	sxth	r2, r2
 800509a:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	3304      	adds	r3, #4
 80050a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	021b      	lsls	r3, r3, #8
 80050a8:	b29a      	uxth	r2, r3
 80050aa:	7c3b      	ldrb	r3, [r7, #16]
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	4413      	add	r3, r2
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	3304      	adds	r3, #4
 80050b6:	b212      	sxth	r2, r2
 80050b8:	801a      	strh	r2, [r3, #0]
  return ret;
 80050ba:	697b      	ldr	r3, [r7, #20]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3718      	adds	r7, #24
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <ism330dhcx_device_conf_set>:
  * @param  val    Change the values of device_conf in reg CTRL9_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_conf_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl9_xl_t ctrl9_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL9_XL,
 80050d0:	f107 0208 	add.w	r2, r7, #8
 80050d4:	2301      	movs	r3, #1
 80050d6:	2118      	movs	r1, #24
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f7ff fa87 	bl	80045ec <ism330dhcx_read_reg>
 80050de:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl9_xl, 1);

  if (ret == 0) {
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10f      	bne.n	8005106 <ism330dhcx_device_conf_set+0x42>
    ctrl9_xl.device_conf = (uint8_t)val;
 80050e6:	78fb      	ldrb	r3, [r7, #3]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	7a3b      	ldrb	r3, [r7, #8]
 80050f0:	f362 0341 	bfi	r3, r2, #1, #1
 80050f4:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL9_XL,
 80050f6:	f107 0208 	add.w	r2, r7, #8
 80050fa:	2301      	movs	r3, #1
 80050fc:	2118      	movs	r1, #24
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7ff fa8c 	bl	800461c <ism330dhcx_write_reg>
 8005104:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl9_xl, 1);
  }

  return ret;
 8005106:	68fb      	ldr	r3, [r7, #12]
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <ism330dhcx_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_mem_bank_set(stmdev_ctx_t *ctx,
                                ism330dhcx_reg_access_t val)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	460b      	mov	r3, r1
 800511a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 800511c:	f107 0208 	add.w	r2, r7, #8
 8005120:	2301      	movs	r3, #1
 8005122:	2101      	movs	r1, #1
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7ff fa61 	bl	80045ec <ism330dhcx_read_reg>
 800512a:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);

  if (ret == 0) {
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10f      	bne.n	8005152 <ism330dhcx_mem_bank_set+0x42>
    func_cfg_access.reg_access = (uint8_t)val;
 8005132:	78fb      	ldrb	r3, [r7, #3]
 8005134:	f003 0303 	and.w	r3, r3, #3
 8005138:	b2da      	uxtb	r2, r3
 800513a:	7a3b      	ldrb	r3, [r7, #8]
 800513c:	f362 1387 	bfi	r3, r2, #6, #2
 8005140:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 8005142:	f107 0208 	add.w	r2, r7, #8
 8005146:	2301      	movs	r3, #1
 8005148:	2101      	movs	r1, #1
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7ff fa66 	bl	800461c <ism330dhcx_write_reg>
 8005150:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8005152:	68fb      	ldr	r3, [r7, #12]
}
 8005154:	4618      	mov	r0, r3
 8005156:	3710      	adds	r7, #16
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <ism330dhcx_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_WHO_AM_I, buff, 1);
 8005166:	2301      	movs	r3, #1
 8005168:	683a      	ldr	r2, [r7, #0]
 800516a:	210f      	movs	r1, #15
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff fa3d 	bl	80045ec <ism330dhcx_read_reg>
 8005172:	60f8      	str	r0, [r7, #12]
  return ret;
 8005174:	68fb      	ldr	r3, [r7, #12]
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}

0800517e <ism330dhcx_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800517e:	b580      	push	{r7, lr}
 8005180:	b084      	sub	sp, #16
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
 8005186:	460b      	mov	r3, r1
 8005188:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 800518a:	f107 0208 	add.w	r2, r7, #8
 800518e:	2301      	movs	r3, #1
 8005190:	2112      	movs	r1, #18
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7ff fa2a 	bl	80045ec <ism330dhcx_read_reg>
 8005198:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0) {
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10f      	bne.n	80051c0 <ism330dhcx_reset_set+0x42>
    ctrl3_c.sw_reset = (uint8_t)val;
 80051a0:	78fb      	ldrb	r3, [r7, #3]
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	b2da      	uxtb	r2, r3
 80051a8:	7a3b      	ldrb	r3, [r7, #8]
 80051aa:	f362 0300 	bfi	r3, r2, #0, #1
 80051ae:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 80051b0:	f107 0208 	add.w	r2, r7, #8
 80051b4:	2301      	movs	r3, #1
 80051b6:	2112      	movs	r1, #18
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f7ff fa2f 	bl	800461c <ism330dhcx_write_reg>
 80051be:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 80051c0:	68fb      	ldr	r3, [r7, #12]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <ism330dhcx_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b084      	sub	sp, #16
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
 80051d2:	460b      	mov	r3, r1
 80051d4:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 80051d6:	f107 0208 	add.w	r2, r7, #8
 80051da:	2301      	movs	r3, #1
 80051dc:	2112      	movs	r1, #18
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f7ff fa04 	bl	80045ec <ism330dhcx_read_reg>
 80051e4:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0) {
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10f      	bne.n	800520c <ism330dhcx_auto_increment_set+0x42>
    ctrl3_c.if_inc = (uint8_t)val;
 80051ec:	78fb      	ldrb	r3, [r7, #3]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	b2da      	uxtb	r2, r3
 80051f4:	7a3b      	ldrb	r3, [r7, #8]
 80051f6:	f362 0382 	bfi	r3, r2, #2, #1
 80051fa:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 80051fc:	f107 0208 	add.w	r2, r7, #8
 8005200:	2301      	movs	r3, #1
 8005202:	2112      	movs	r1, #18
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f7ff fa09 	bl	800461c <ism330dhcx_write_reg>
 800520a:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 800520c:	68fb      	ldr	r3, [r7, #12]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}

08005216 <ism330dhcx_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_mode_set(stmdev_ctx_t *ctx,
                                 ism330dhcx_fifo_mode_t val)
{
 8005216:	b580      	push	{r7, lr}
 8005218:	b084      	sub	sp, #16
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
 800521e:	460b      	mov	r3, r1
 8005220:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8005222:	f107 0208 	add.w	r2, r7, #8
 8005226:	2301      	movs	r3, #1
 8005228:	210a      	movs	r1, #10
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f7ff f9de 	bl	80045ec <ism330dhcx_read_reg>
 8005230:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0) {
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d10f      	bne.n	8005258 <ism330dhcx_fifo_mode_set+0x42>
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 8005238:	78fb      	ldrb	r3, [r7, #3]
 800523a:	f003 0307 	and.w	r3, r3, #7
 800523e:	b2da      	uxtb	r2, r3
 8005240:	7a3b      	ldrb	r3, [r7, #8]
 8005242:	f362 0302 	bfi	r3, r2, #0, #3
 8005246:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8005248:	f107 0208 	add.w	r2, r7, #8
 800524c:	2301      	movs	r3, #1
 800524e:	210a      	movs	r1, #10
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f7ff f9e3 	bl	800461c <ism330dhcx_write_reg>
 8005256:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8005258:	68fb      	ldr	r3, [r7, #12]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <ism330dhcx_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_enable_get(stmdev_ctx_t *ctx,
                                  ism330dhcx_emb_fsm_enable_t *val)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800526c:	2102      	movs	r1, #2
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7ff ff4e 	bl	8005110 <ism330dhcx_mem_bank_set>
 8005274:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d106      	bne.n	800528a <ism330dhcx_fsm_enable_get+0x28>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
                              (uint8_t *)&val->fsm_enable_a, 1);
 800527c:	683a      	ldr	r2, [r7, #0]
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
 800527e:	2301      	movs	r3, #1
 8005280:	2146      	movs	r1, #70	; 0x46
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7ff f9b2 	bl	80045ec <ism330dhcx_read_reg>
 8005288:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0) {
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d107      	bne.n	80052a0 <ism330dhcx_fsm_enable_get+0x3e>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
                              (uint8_t *)&val->fsm_enable_b, 1);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	1c5a      	adds	r2, r3, #1
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
 8005294:	2301      	movs	r3, #1
 8005296:	2147      	movs	r1, #71	; 0x47
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7ff f9a7 	bl	80045ec <ism330dhcx_read_reg>
 800529e:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0) {
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d104      	bne.n	80052b0 <ism330dhcx_fsm_enable_get+0x4e>
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 80052a6:	2100      	movs	r1, #0
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7ff ff31 	bl	8005110 <ism330dhcx_mem_bank_set>
 80052ae:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80052b0:	68fb      	ldr	r3, [r7, #12]
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
	...

080052bc <ism330dhcx_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fsm_odr_t *val)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 80052c6:	2102      	movs	r1, #2
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f7ff ff21 	bl	8005110 <ism330dhcx_mem_bank_set>
 80052ce:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d107      	bne.n	80052e6 <ism330dhcx_fsm_data_rate_get+0x2a>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_B,
 80052d6:	f107 0208 	add.w	r2, r7, #8
 80052da:	2301      	movs	r3, #1
 80052dc:	215f      	movs	r1, #95	; 0x5f
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f7ff f984 	bl	80045ec <ism330dhcx_read_reg>
 80052e4:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0) {
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d104      	bne.n	80052f6 <ism330dhcx_fsm_data_rate_get+0x3a>
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 80052ec:	2100      	movs	r1, #0
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7ff ff0e 	bl	8005110 <ism330dhcx_mem_bank_set>
 80052f4:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr) {
 80052f6:	7a3b      	ldrb	r3, [r7, #8]
 80052f8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b03      	cmp	r3, #3
 8005300:	d81a      	bhi.n	8005338 <ism330dhcx_fsm_data_rate_get+0x7c>
 8005302:	a201      	add	r2, pc, #4	; (adr r2, 8005308 <ism330dhcx_fsm_data_rate_get+0x4c>)
 8005304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005308:	08005319 	.word	0x08005319
 800530c:	08005321 	.word	0x08005321
 8005310:	08005329 	.word	0x08005329
 8005314:	08005331 	.word	0x08005331
    case ISM330DHCX_ODR_FSM_12Hz5:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	2200      	movs	r2, #0
 800531c:	701a      	strb	r2, [r3, #0]
      break;
 800531e:	e00f      	b.n	8005340 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_26Hz:
      *val = ISM330DHCX_ODR_FSM_26Hz;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2201      	movs	r2, #1
 8005324:	701a      	strb	r2, [r3, #0]
      break;
 8005326:	e00b      	b.n	8005340 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_52Hz:
      *val = ISM330DHCX_ODR_FSM_52Hz;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	2202      	movs	r2, #2
 800532c:	701a      	strb	r2, [r3, #0]
      break;
 800532e:	e007      	b.n	8005340 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_104Hz:
      *val = ISM330DHCX_ODR_FSM_104Hz;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	2203      	movs	r2, #3
 8005334:	701a      	strb	r2, [r3, #0]
      break;
 8005336:	e003      	b.n	8005340 <ism330dhcx_fsm_data_rate_get+0x84>

    default:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	2200      	movs	r2, #0
 800533c:	701a      	strb	r2, [r3, #0]
      break;
 800533e:	bf00      	nop
  }

  return ret;
 8005340:	68fb      	ldr	r3, [r7, #12]
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop

0800534c <ism330dhcx_mlc_get>:
  * @param  val      Get the values of mlc_en in
  *                  reg EMB_FUNC_EN_B
  *
  */
int32_t ism330dhcx_mlc_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_en_b_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8005356:	2102      	movs	r1, #2
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7ff fed9 	bl	8005110 <ism330dhcx_mem_bank_set>
 800535e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d107      	bne.n	8005376 <ism330dhcx_mlc_get+0x2a>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_EN_B,
 8005366:	f107 0208 	add.w	r2, r7, #8
 800536a:	2301      	movs	r3, #1
 800536c:	2105      	movs	r1, #5
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7ff f93c 	bl	80045ec <ism330dhcx_read_reg>
 8005374:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0) {
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10b      	bne.n	8005394 <ism330dhcx_mlc_get+0x48>
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800537c:	2100      	movs	r1, #0
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7ff fec6 	bl	8005110 <ism330dhcx_mem_bank_set>
 8005384:	60f8      	str	r0, [r7, #12]
    *val  = reg.mlc_en;
 8005386:	7a3b      	ldrb	r3, [r7, #8]
 8005388:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800538c:	b2db      	uxtb	r3, r3
 800538e:	461a      	mov	r2, r3
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8005394:	68fb      	ldr	r3, [r7, #12]
}
 8005396:	4618      	mov	r0, r3
 8005398:	3710      	adds	r7, #16
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
	...

080053a0 <ism330dhcx_mlc_data_rate_get>:
  *                  reg EMB_FUNC_ODR_CFG_C
  *
  */
int32_t ism330dhcx_mlc_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_mlc_odr_t *val)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_c_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 80053aa:	2102      	movs	r1, #2
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f7ff feaf 	bl	8005110 <ism330dhcx_mem_bank_set>
 80053b2:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d107      	bne.n	80053ca <ism330dhcx_mlc_data_rate_get+0x2a>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_C,
 80053ba:	f107 0208 	add.w	r2, r7, #8
 80053be:	2301      	movs	r3, #1
 80053c0:	2160      	movs	r1, #96	; 0x60
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7ff f912 	bl	80045ec <ism330dhcx_read_reg>
 80053c8:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0) {
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d12a      	bne.n	8005426 <ism330dhcx_mlc_data_rate_get+0x86>
    switch (reg.mlc_odr) {
 80053d0:	7a3b      	ldrb	r3, [r7, #8]
 80053d2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	2b03      	cmp	r3, #3
 80053da:	d81b      	bhi.n	8005414 <ism330dhcx_mlc_data_rate_get+0x74>
 80053dc:	a201      	add	r2, pc, #4	; (adr r2, 80053e4 <ism330dhcx_mlc_data_rate_get+0x44>)
 80053de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e2:	bf00      	nop
 80053e4:	080053f5 	.word	0x080053f5
 80053e8:	080053fd 	.word	0x080053fd
 80053ec:	08005405 	.word	0x08005405
 80053f0:	0800540d 	.word	0x0800540d
      case ISM330DHCX_ODR_PRGS_12Hz5:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	2200      	movs	r2, #0
 80053f8:	701a      	strb	r2, [r3, #0]
        break;
 80053fa:	e00f      	b.n	800541c <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_26Hz:
        *val = ISM330DHCX_ODR_PRGS_26Hz;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	2201      	movs	r2, #1
 8005400:	701a      	strb	r2, [r3, #0]
        break;
 8005402:	e00b      	b.n	800541c <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_52Hz:
        *val = ISM330DHCX_ODR_PRGS_52Hz;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	2202      	movs	r2, #2
 8005408:	701a      	strb	r2, [r3, #0]
        break;
 800540a:	e007      	b.n	800541c <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_104Hz:
        *val = ISM330DHCX_ODR_PRGS_104Hz;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	2203      	movs	r2, #3
 8005410:	701a      	strb	r2, [r3, #0]
        break;
 8005412:	e003      	b.n	800541c <ism330dhcx_mlc_data_rate_get+0x7c>

      default:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	2200      	movs	r2, #0
 8005418:	701a      	strb	r2, [r3, #0]
        break;
 800541a:	bf00      	nop
    }

    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800541c:	2100      	movs	r1, #0
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f7ff fe76 	bl	8005110 <ism330dhcx_mem_bank_set>
 8005424:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005426:	68fb      	ldr	r3, [r7, #12]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3710      	adds	r7, #16
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <IKS02A1_MOTION_SENSOR_Init>:
 *         - MOTION_ACCELERO for instance 1
 *         - MOTION_MAGNETO for instance 2
 * @retval BSP status
 */
int32_t IKS02A1_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b08e      	sub	sp, #56	; 0x38
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800543a:	2300      	movs	r3, #0
 800543c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t function = MOTION_GYRO;
 800543e:	2301      	movs	r3, #1
 8005440:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 8005442:	2300      	movs	r3, #0
 8005444:	62bb      	str	r3, [r7, #40]	; 0x28
  IKS02A1_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2b02      	cmp	r3, #2
 800544a:	d06e      	beq.n	800552a <IKS02A1_MOTION_SENSOR_Init+0xfa>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b02      	cmp	r3, #2
 8005450:	f200 809d 	bhi.w	800558e <IKS02A1_MOTION_SENSOR_Init+0x15e>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <IKS02A1_MOTION_SENSOR_Init+0x32>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2b01      	cmp	r3, #1
 800545e:	d032      	beq.n	80054c6 <IKS02A1_MOTION_SENSOR_Init+0x96>
 8005460:	e095      	b.n	800558e <IKS02A1_MOTION_SENSOR_Init+0x15e>
  {
#if (USE_IKS02A1_MOTION_SENSOR_ISM330DHCX_0 == 1)
    case IKS02A1_ISM330DHCX_0:
      if (ISM330DHCX_0_Probe(Functions) != BSP_ERROR_NONE)
 8005462:	6838      	ldr	r0, [r7, #0]
 8005464:	f000 f8e0 	bl	8005628 <ISM330DHCX_0_Probe>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <IKS02A1_MOTION_SENSOR_Init+0x44>
      {
        return BSP_ERROR_NO_INIT;
 800546e:	f04f 33ff 	mov.w	r3, #4294967295
 8005472:	e0cc      	b.n	800560e <IKS02A1_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8005474:	4a68      	ldr	r2, [pc, #416]	; (8005618 <IKS02A1_MOTION_SENSOR_Init+0x1e8>)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	4967      	ldr	r1, [pc, #412]	; (800561c <IKS02A1_MOTION_SENSOR_Init+0x1ec>)
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005486:	f107 010c 	add.w	r1, r7, #12
 800548a:	4610      	mov	r0, r2
 800548c:	4798      	blx	r3
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <IKS02A1_MOTION_SENSOR_Init+0x6a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8005494:	f06f 0306 	mvn.w	r3, #6
 8005498:	e0b9      	b.n	800560e <IKS02A1_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 800549a:	7b3b      	ldrb	r3, [r7, #12]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d103      	bne.n	80054a8 <IKS02A1_MOTION_SENSOR_Init+0x78>
      {
        component_functions |= MOTION_ACCELERO;
 80054a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a2:	f043 0302 	orr.w	r3, r3, #2
 80054a6:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 80054a8:	7b7b      	ldrb	r3, [r7, #13]
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d103      	bne.n	80054b6 <IKS02A1_MOTION_SENSOR_Init+0x86>
      {
        component_functions |= MOTION_GYRO;
 80054ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b0:	f043 0301 	orr.w	r3, r3, #1
 80054b4:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 80054b6:	7bbb      	ldrb	r3, [r7, #14]
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d16c      	bne.n	8005596 <IKS02A1_MOTION_SENSOR_Init+0x166>
      {
        component_functions |= MOTION_MAGNETO;
 80054bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054be:	f043 0304 	orr.w	r3, r3, #4
 80054c2:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 80054c4:	e067      	b.n	8005596 <IKS02A1_MOTION_SENSOR_Init+0x166>
#endif

#if (USE_IKS02A1_MOTION_SENSOR_IIS2DLPC_0 == 1)
    case IKS02A1_IIS2DLPC_0:
      if (IIS2DLPC_0_Probe(Functions) != BSP_ERROR_NONE)
 80054c6:	6838      	ldr	r0, [r7, #0]
 80054c8:	f000 f96a 	bl	80057a0 <IIS2DLPC_0_Probe>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d002      	beq.n	80054d8 <IKS02A1_MOTION_SENSOR_Init+0xa8>
      {
        return BSP_ERROR_NO_INIT;
 80054d2:	f04f 33ff 	mov.w	r3, #4294967295
 80054d6:	e09a      	b.n	800560e <IKS02A1_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80054d8:	4a4f      	ldr	r2, [pc, #316]	; (8005618 <IKS02A1_MOTION_SENSOR_Init+0x1e8>)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	494e      	ldr	r1, [pc, #312]	; (800561c <IKS02A1_MOTION_SENSOR_Init+0x1ec>)
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80054ea:	f107 010c 	add.w	r1, r7, #12
 80054ee:	4610      	mov	r0, r2
 80054f0:	4798      	blx	r3
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d002      	beq.n	80054fe <IKS02A1_MOTION_SENSOR_Init+0xce>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 80054f8:	f06f 0306 	mvn.w	r3, #6
 80054fc:	e087      	b.n	800560e <IKS02A1_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 80054fe:	7b3b      	ldrb	r3, [r7, #12]
 8005500:	2b01      	cmp	r3, #1
 8005502:	d103      	bne.n	800550c <IKS02A1_MOTION_SENSOR_Init+0xdc>
      {
        component_functions |= MOTION_ACCELERO;
 8005504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005506:	f043 0302 	orr.w	r3, r3, #2
 800550a:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 800550c:	7b7b      	ldrb	r3, [r7, #13]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d103      	bne.n	800551a <IKS02A1_MOTION_SENSOR_Init+0xea>
      {
        component_functions |= MOTION_GYRO;
 8005512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005514:	f043 0301 	orr.w	r3, r3, #1
 8005518:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 800551a:	7bbb      	ldrb	r3, [r7, #14]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d13c      	bne.n	800559a <IKS02A1_MOTION_SENSOR_Init+0x16a>
      {
        component_functions |= MOTION_MAGNETO;
 8005520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005522:	f043 0304 	orr.w	r3, r3, #4
 8005526:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8005528:	e037      	b.n	800559a <IKS02A1_MOTION_SENSOR_Init+0x16a>
#endif

#if (USE_IKS02A1_MOTION_SENSOR_IIS2MDC_0 == 1)
    case IKS02A1_IIS2MDC_0:
      if (IIS2MDC_0_Probe(Functions) != BSP_ERROR_NONE)
 800552a:	6838      	ldr	r0, [r7, #0]
 800552c:	f000 f9e0 	bl	80058f0 <IIS2MDC_0_Probe>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d002      	beq.n	800553c <IKS02A1_MOTION_SENSOR_Init+0x10c>
      {
        return BSP_ERROR_NO_INIT;
 8005536:	f04f 33ff 	mov.w	r3, #4294967295
 800553a:	e068      	b.n	800560e <IKS02A1_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800553c:	4a36      	ldr	r2, [pc, #216]	; (8005618 <IKS02A1_MOTION_SENSOR_Init+0x1e8>)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	4935      	ldr	r1, [pc, #212]	; (800561c <IKS02A1_MOTION_SENSOR_Init+0x1ec>)
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800554e:	f107 010c 	add.w	r1, r7, #12
 8005552:	4610      	mov	r0, r2
 8005554:	4798      	blx	r3
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <IKS02A1_MOTION_SENSOR_Init+0x132>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800555c:	f06f 0306 	mvn.w	r3, #6
 8005560:	e055      	b.n	800560e <IKS02A1_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8005562:	7b3b      	ldrb	r3, [r7, #12]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d103      	bne.n	8005570 <IKS02A1_MOTION_SENSOR_Init+0x140>
      {
        component_functions |= MOTION_ACCELERO;
 8005568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556a:	f043 0302 	orr.w	r3, r3, #2
 800556e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8005570:	7b7b      	ldrb	r3, [r7, #13]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d103      	bne.n	800557e <IKS02A1_MOTION_SENSOR_Init+0x14e>
      {
        component_functions |= MOTION_GYRO;
 8005576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005578:	f043 0301 	orr.w	r3, r3, #1
 800557c:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 800557e:	7bbb      	ldrb	r3, [r7, #14]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d10c      	bne.n	800559e <IKS02A1_MOTION_SENSOR_Init+0x16e>
      {
        component_functions |= MOTION_MAGNETO;
 8005584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005586:	f043 0304 	orr.w	r3, r3, #4
 800558a:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 800558c:	e007      	b.n	800559e <IKS02A1_MOTION_SENSOR_Init+0x16e>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800558e:	f06f 0301 	mvn.w	r3, #1
 8005592:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8005594:	e004      	b.n	80055a0 <IKS02A1_MOTION_SENSOR_Init+0x170>
      break;
 8005596:	bf00      	nop
 8005598:	e002      	b.n	80055a0 <IKS02A1_MOTION_SENSOR_Init+0x170>
      break;
 800559a:	bf00      	nop
 800559c:	e000      	b.n	80055a0 <IKS02A1_MOTION_SENSOR_Init+0x170>
      break;
 800559e:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 80055a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <IKS02A1_MOTION_SENSOR_Init+0x17a>
  {
    return ret;
 80055a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a8:	e031      	b.n	800560e <IKS02A1_MOTION_SENSOR_Init+0x1de>
  }

  for (i = 0; i < IKS02A1_MOTION_FUNCTIONS_NBR; i++)
 80055aa:	2300      	movs	r3, #0
 80055ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055ae:	e02a      	b.n	8005606 <IKS02A1_MOTION_SENSOR_Init+0x1d6>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 80055b0:	683a      	ldr	r2, [r7, #0]
 80055b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b4:	4013      	ands	r3, r2
 80055b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d11e      	bne.n	80055fa <IKS02A1_MOTION_SENSOR_Init+0x1ca>
 80055bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c0:	4013      	ands	r3, r2
 80055c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d118      	bne.n	80055fa <IKS02A1_MOTION_SENSOR_Init+0x1ca>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 80055c8:	4a15      	ldr	r2, [pc, #84]	; (8005620 <IKS02A1_MOTION_SENSOR_Init+0x1f0>)
 80055ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055cc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80055d0:	4814      	ldr	r0, [pc, #80]	; (8005624 <IKS02A1_MOTION_SENSOR_Init+0x1f4>)
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	4613      	mov	r3, r2
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	4413      	add	r3, r2
 80055da:	440b      	add	r3, r1
 80055dc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	490e      	ldr	r1, [pc, #56]	; (800561c <IKS02A1_MOTION_SENSOR_Init+0x1ec>)
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80055ea:	4610      	mov	r0, r2
 80055ec:	4798      	blx	r3
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d002      	beq.n	80055fa <IKS02A1_MOTION_SENSOR_Init+0x1ca>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 80055f4:	f06f 0304 	mvn.w	r3, #4
 80055f8:	e009      	b.n	800560e <IKS02A1_MOTION_SENSOR_Init+0x1de>
      }
    }
    function = function << 1;
 80055fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	633b      	str	r3, [r7, #48]	; 0x30
  for (i = 0; i < IKS02A1_MOTION_FUNCTIONS_NBR; i++)
 8005600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005602:	3301      	adds	r3, #1
 8005604:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005608:	2b02      	cmp	r3, #2
 800560a:	d9d1      	bls.n	80055b0 <IKS02A1_MOTION_SENSOR_Init+0x180>
  }

  return ret;
 800560c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800560e:	4618      	mov	r0, r3
 8005610:	3738      	adds	r7, #56	; 0x38
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	200005a4 	.word	0x200005a4
 800561c:	2005e6e4 	.word	0x2005e6e4
 8005620:	200004d0 	.word	0x200004d0
 8005624:	20000580 	.word	0x20000580

08005628 <ISM330DHCX_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 0 if component ID is OK
 * @retval BSP status
 */
static int32_t ISM330DHCX_0_Probe(uint32_t Functions)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b092      	sub	sp, #72	; 0x48
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  ISM330DHCX_IO_t            io_ctx;
  uint8_t                    id;
  static ISM330DHCX_Object_t ism330dhcx_obj_0;
  ISM330DHCX_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8005630:	2300      	movs	r3, #0
 8005632:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = ISM330DHCX_I2C_BUS; /* I2C */
 8005634:	2300      	movs	r3, #0
 8005636:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = ISM330DHCX_I2C_ADD_H;
 8005638:	23d7      	movs	r3, #215	; 0xd7
 800563a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS02A1_I2C_Init;
 800563e:	4b4a      	ldr	r3, [pc, #296]	; (8005768 <ISM330DHCX_0_Probe+0x140>)
 8005640:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS02A1_I2C_DeInit;
 8005642:	4b4a      	ldr	r3, [pc, #296]	; (800576c <ISM330DHCX_0_Probe+0x144>)
 8005644:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS02A1_I2C_ReadReg;
 8005646:	4b4a      	ldr	r3, [pc, #296]	; (8005770 <ISM330DHCX_0_Probe+0x148>)
 8005648:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS02A1_I2C_WriteReg;
 800564a:	4b4a      	ldr	r3, [pc, #296]	; (8005774 <ISM330DHCX_0_Probe+0x14c>)
 800564c:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS02A1_GetTick;
 800564e:	4b4a      	ldr	r3, [pc, #296]	; (8005778 <ISM330DHCX_0_Probe+0x150>)
 8005650:	643b      	str	r3, [r7, #64]	; 0x40

  if (ISM330DHCX_RegisterBusIO(&ism330dhcx_obj_0, &io_ctx) != ISM330DHCX_OK)
 8005652:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005656:	4619      	mov	r1, r3
 8005658:	4848      	ldr	r0, [pc, #288]	; (800577c <ISM330DHCX_0_Probe+0x154>)
 800565a:	f7fd ffa3 	bl	80035a4 <ISM330DHCX_RegisterBusIO>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d003      	beq.n	800566c <ISM330DHCX_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005664:	f06f 0306 	mvn.w	r3, #6
 8005668:	647b      	str	r3, [r7, #68]	; 0x44
 800566a:	e077      	b.n	800575c <ISM330DHCX_0_Probe+0x134>
  }
  else if (ISM330DHCX_ReadID(&ism330dhcx_obj_0, &id) != ISM330DHCX_OK)
 800566c:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8005670:	4619      	mov	r1, r3
 8005672:	4842      	ldr	r0, [pc, #264]	; (800577c <ISM330DHCX_0_Probe+0x154>)
 8005674:	f7fe f8b0 	bl	80037d8 <ISM330DHCX_ReadID>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <ISM330DHCX_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800567e:	f06f 0306 	mvn.w	r3, #6
 8005682:	647b      	str	r3, [r7, #68]	; 0x44
 8005684:	e06a      	b.n	800575c <ISM330DHCX_0_Probe+0x134>
  }
  else if (id != ISM330DHCX_ID)
 8005686:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800568a:	2b6b      	cmp	r3, #107	; 0x6b
 800568c:	d003      	beq.n	8005696 <ISM330DHCX_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800568e:	f06f 0306 	mvn.w	r3, #6
 8005692:	647b      	str	r3, [r7, #68]	; 0x44
 8005694:	e062      	b.n	800575c <ISM330DHCX_0_Probe+0x134>
  }
  else
  {
    (void)ISM330DHCX_GetCapabilities(&ism330dhcx_obj_0, &cap);
 8005696:	f107 0308 	add.w	r3, r7, #8
 800569a:	4619      	mov	r1, r3
 800569c:	4837      	ldr	r0, [pc, #220]	; (800577c <ISM330DHCX_0_Probe+0x154>)
 800569e:	f7fe f8b1 	bl	8003804 <ISM330DHCX_GetCapabilities>
    MotionCtx[IKS02A1_ISM330DHCX_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 80056a2:	7a7b      	ldrb	r3, [r7, #9]
 80056a4:	461a      	mov	r2, r3
 80056a6:	7a3b      	ldrb	r3, [r7, #8]
 80056a8:	005b      	lsls	r3, r3, #1
 80056aa:	431a      	orrs	r2, r3
 80056ac:	7abb      	ldrb	r3, [r7, #10]
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4313      	orrs	r3, r2
 80056b2:	4a33      	ldr	r2, [pc, #204]	; (8005780 <ISM330DHCX_0_Probe+0x158>)
 80056b4:	6013      	str	r3, [r2, #0]

    MotionCompObj[IKS02A1_ISM330DHCX_0] = &ism330dhcx_obj_0;
 80056b6:	4b33      	ldr	r3, [pc, #204]	; (8005784 <ISM330DHCX_0_Probe+0x15c>)
 80056b8:	4a30      	ldr	r2, [pc, #192]	; (800577c <ISM330DHCX_0_Probe+0x154>)
 80056ba:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS02A1_ISM330DHCX_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&ISM330DHCX_COMMON_Driver;
 80056bc:	4b32      	ldr	r3, [pc, #200]	; (8005788 <ISM330DHCX_0_Probe+0x160>)
 80056be:	4a33      	ldr	r2, [pc, #204]	; (800578c <ISM330DHCX_0_Probe+0x164>)
 80056c0:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 80056c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d11d      	bne.n	8005704 <ISM330DHCX_0_Probe+0xdc>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d018      	beq.n	8005704 <ISM330DHCX_0_Probe+0xdc>
 80056d2:	7a7b      	ldrb	r3, [r7, #9]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d115      	bne.n	8005704 <ISM330DHCX_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS02A1_ISM330DHCX_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&ISM330DHCX_GYRO_Driver;
 80056d8:	4b2d      	ldr	r3, [pc, #180]	; (8005790 <ISM330DHCX_0_Probe+0x168>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	4a2d      	ldr	r2, [pc, #180]	; (8005794 <ISM330DHCX_0_Probe+0x16c>)
 80056de:	492e      	ldr	r1, [pc, #184]	; (8005798 <ISM330DHCX_0_Probe+0x170>)
 80056e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[IKS02A1_ISM330DHCX_0]->Init(MotionCompObj[IKS02A1_ISM330DHCX_0]) != ISM330DHCX_OK)
 80056e4:	4b28      	ldr	r3, [pc, #160]	; (8005788 <ISM330DHCX_0_Probe+0x160>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a26      	ldr	r2, [pc, #152]	; (8005784 <ISM330DHCX_0_Probe+0x15c>)
 80056ec:	6812      	ldr	r2, [r2, #0]
 80056ee:	4610      	mov	r0, r2
 80056f0:	4798      	blx	r3
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d003      	beq.n	8005700 <ISM330DHCX_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80056f8:	f06f 0304 	mvn.w	r3, #4
 80056fc:	647b      	str	r3, [r7, #68]	; 0x44
 80056fe:	e001      	b.n	8005704 <ISM330DHCX_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005700:	2300      	movs	r3, #0
 8005702:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8005704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005706:	2b00      	cmp	r3, #0
 8005708:	d11d      	bne.n	8005746 <ISM330DHCX_0_Probe+0x11e>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d018      	beq.n	8005746 <ISM330DHCX_0_Probe+0x11e>
 8005714:	7a3b      	ldrb	r3, [r7, #8]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d115      	bne.n	8005746 <ISM330DHCX_0_Probe+0x11e>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS02A1_ISM330DHCX_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800571a:	4b1d      	ldr	r3, [pc, #116]	; (8005790 <ISM330DHCX_0_Probe+0x168>)
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	4a1d      	ldr	r2, [pc, #116]	; (8005794 <ISM330DHCX_0_Probe+0x16c>)
 8005720:	491e      	ldr	r1, [pc, #120]	; (800579c <ISM330DHCX_0_Probe+0x174>)
 8005722:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&ISM330DHCX_ACC_Driver;

      if (MotionDrv[IKS02A1_ISM330DHCX_0]->Init(MotionCompObj[IKS02A1_ISM330DHCX_0]) != ISM330DHCX_OK)
 8005726:	4b18      	ldr	r3, [pc, #96]	; (8005788 <ISM330DHCX_0_Probe+0x160>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a15      	ldr	r2, [pc, #84]	; (8005784 <ISM330DHCX_0_Probe+0x15c>)
 800572e:	6812      	ldr	r2, [r2, #0]
 8005730:	4610      	mov	r0, r2
 8005732:	4798      	blx	r3
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <ISM330DHCX_0_Probe+0x11a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800573a:	f06f 0304 	mvn.w	r3, #4
 800573e:	647b      	str	r3, [r7, #68]	; 0x44
 8005740:	e001      	b.n	8005746 <ISM330DHCX_0_Probe+0x11e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005742:	2300      	movs	r3, #0
 8005744:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 8005746:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005748:	2b00      	cmp	r3, #0
 800574a:	d107      	bne.n	800575c <ISM330DHCX_0_Probe+0x134>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f003 0304 	and.w	r3, r3, #4
 8005752:	2b00      	cmp	r3, #0
 8005754:	d002      	beq.n	800575c <ISM330DHCX_0_Probe+0x134>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005756:	f06f 0304 	mvn.w	r3, #4
 800575a:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }
  return ret;
 800575c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800575e:	4618      	mov	r0, r3
 8005760:	3748      	adds	r7, #72	; 0x48
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	0800114d 	.word	0x0800114d
 800576c:	080011c9 	.word	0x080011c9
 8005770:	0800127d 	.word	0x0800127d
 8005774:	08001219 	.word	0x08001219
 8005778:	080012e1 	.word	0x080012e1
 800577c:	200005bc 	.word	0x200005bc
 8005780:	200005b0 	.word	0x200005b0
 8005784:	2005e6e4 	.word	0x2005e6e4
 8005788:	200005a4 	.word	0x200005a4
 800578c:	20000478 	.word	0x20000478
 8005790:	200004d0 	.word	0x200004d0
 8005794:	20000580 	.word	0x20000580
 8005798:	200004ac 	.word	0x200004ac
 800579c:	20000488 	.word	0x20000488

080057a0 <IIS2DLPC_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 0 if component ID is OK
 * @retval BSP status
 */
static int32_t IIS2DLPC_0_Probe(uint32_t Functions)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b092      	sub	sp, #72	; 0x48
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  IIS2DLPC_IO_t            io_ctx;
  uint8_t                  id;
  static IIS2DLPC_Object_t iis2dlpc_obj_0;
  IIS2DLPC_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 80057a8:	2300      	movs	r3, #0
 80057aa:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = IIS2DLPC_I2C_BUS; /* I2C */
 80057ac:	2300      	movs	r3, #0
 80057ae:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = IIS2DLPC_I2C_ADD_H;
 80057b0:	2333      	movs	r3, #51	; 0x33
 80057b2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS02A1_I2C_Init;
 80057b6:	4b41      	ldr	r3, [pc, #260]	; (80058bc <IIS2DLPC_0_Probe+0x11c>)
 80057b8:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS02A1_I2C_DeInit;
 80057ba:	4b41      	ldr	r3, [pc, #260]	; (80058c0 <IIS2DLPC_0_Probe+0x120>)
 80057bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS02A1_I2C_ReadReg;
 80057be:	4b41      	ldr	r3, [pc, #260]	; (80058c4 <IIS2DLPC_0_Probe+0x124>)
 80057c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS02A1_I2C_WriteReg;
 80057c2:	4b41      	ldr	r3, [pc, #260]	; (80058c8 <IIS2DLPC_0_Probe+0x128>)
 80057c4:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS02A1_GetTick;
 80057c6:	4b41      	ldr	r3, [pc, #260]	; (80058cc <IIS2DLPC_0_Probe+0x12c>)
 80057c8:	643b      	str	r3, [r7, #64]	; 0x40

  if (IIS2DLPC_RegisterBusIO(&iis2dlpc_obj_0, &io_ctx) != IIS2DLPC_OK)
 80057ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057ce:	4619      	mov	r1, r3
 80057d0:	483f      	ldr	r0, [pc, #252]	; (80058d0 <IIS2DLPC_0_Probe+0x130>)
 80057d2:	f7fb ff97 	bl	8001704 <IIS2DLPC_RegisterBusIO>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d003      	beq.n	80057e4 <IIS2DLPC_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80057dc:	f06f 0306 	mvn.w	r3, #6
 80057e0:	647b      	str	r3, [r7, #68]	; 0x44
 80057e2:	e065      	b.n	80058b0 <IIS2DLPC_0_Probe+0x110>
  }
  else if (IIS2DLPC_ReadID(&iis2dlpc_obj_0, &id) != IIS2DLPC_OK)
 80057e4:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80057e8:	4619      	mov	r1, r3
 80057ea:	4839      	ldr	r0, [pc, #228]	; (80058d0 <IIS2DLPC_0_Probe+0x130>)
 80057ec:	f7fc f874 	bl	80018d8 <IIS2DLPC_ReadID>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <IIS2DLPC_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80057f6:	f06f 0306 	mvn.w	r3, #6
 80057fa:	647b      	str	r3, [r7, #68]	; 0x44
 80057fc:	e058      	b.n	80058b0 <IIS2DLPC_0_Probe+0x110>
  }
  else if (id != IIS2DLPC_ID)
 80057fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005802:	2b44      	cmp	r3, #68	; 0x44
 8005804:	d003      	beq.n	800580e <IIS2DLPC_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005806:	f06f 0306 	mvn.w	r3, #6
 800580a:	647b      	str	r3, [r7, #68]	; 0x44
 800580c:	e050      	b.n	80058b0 <IIS2DLPC_0_Probe+0x110>
  }
  else
  {
    (void)IIS2DLPC_GetCapabilities(&iis2dlpc_obj_0, &cap);
 800580e:	f107 0308 	add.w	r3, r7, #8
 8005812:	4619      	mov	r1, r3
 8005814:	482e      	ldr	r0, [pc, #184]	; (80058d0 <IIS2DLPC_0_Probe+0x130>)
 8005816:	f7fc f875 	bl	8001904 <IIS2DLPC_GetCapabilities>
    MotionCtx[IKS02A1_IIS2DLPC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800581a:	7a7b      	ldrb	r3, [r7, #9]
 800581c:	461a      	mov	r2, r3
 800581e:	7a3b      	ldrb	r3, [r7, #8]
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	431a      	orrs	r2, r3
 8005824:	7abb      	ldrb	r3, [r7, #10]
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	4313      	orrs	r3, r2
 800582a:	4a2a      	ldr	r2, [pc, #168]	; (80058d4 <IIS2DLPC_0_Probe+0x134>)
 800582c:	6053      	str	r3, [r2, #4]

    MotionCompObj[IKS02A1_IIS2DLPC_0] = &iis2dlpc_obj_0;
 800582e:	4b2a      	ldr	r3, [pc, #168]	; (80058d8 <IIS2DLPC_0_Probe+0x138>)
 8005830:	4a27      	ldr	r2, [pc, #156]	; (80058d0 <IIS2DLPC_0_Probe+0x130>)
 8005832:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS02A1_IIS2DLPC_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&IIS2DLPC_COMMON_Driver;
 8005834:	4b29      	ldr	r3, [pc, #164]	; (80058dc <IIS2DLPC_0_Probe+0x13c>)
 8005836:	4a2a      	ldr	r2, [pc, #168]	; (80058e0 <IIS2DLPC_0_Probe+0x140>)
 8005838:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 800583a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800583c:	2b00      	cmp	r3, #0
 800583e:	d10a      	bne.n	8005856 <IIS2DLPC_0_Probe+0xb6>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d005      	beq.n	8005856 <IIS2DLPC_0_Probe+0xb6>
 800584a:	7a7b      	ldrb	r3, [r7, #9]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d102      	bne.n	8005856 <IIS2DLPC_0_Probe+0xb6>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005850:	f06f 0304 	mvn.w	r3, #4
 8005854:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8005856:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005858:	2b00      	cmp	r3, #0
 800585a:	d11e      	bne.n	800589a <IIS2DLPC_0_Probe+0xfa>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f003 0302 	and.w	r3, r3, #2
 8005862:	2b00      	cmp	r3, #0
 8005864:	d019      	beq.n	800589a <IIS2DLPC_0_Probe+0xfa>
 8005866:	7a3b      	ldrb	r3, [r7, #8]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d116      	bne.n	800589a <IIS2DLPC_0_Probe+0xfa>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS02A1_IIS2DLPC_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800586c:	4b1d      	ldr	r3, [pc, #116]	; (80058e4 <IIS2DLPC_0_Probe+0x144>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	4a1d      	ldr	r2, [pc, #116]	; (80058e8 <IIS2DLPC_0_Probe+0x148>)
 8005872:	3303      	adds	r3, #3
 8005874:	491d      	ldr	r1, [pc, #116]	; (80058ec <IIS2DLPC_0_Probe+0x14c>)
 8005876:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&IIS2DLPC_ACC_Driver;

      if (MotionDrv[IKS02A1_IIS2DLPC_0]->Init(MotionCompObj[IKS02A1_IIS2DLPC_0]) != IIS2DLPC_OK)
 800587a:	4b18      	ldr	r3, [pc, #96]	; (80058dc <IIS2DLPC_0_Probe+0x13c>)
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a15      	ldr	r2, [pc, #84]	; (80058d8 <IIS2DLPC_0_Probe+0x138>)
 8005882:	6852      	ldr	r2, [r2, #4]
 8005884:	4610      	mov	r0, r2
 8005886:	4798      	blx	r3
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <IIS2DLPC_0_Probe+0xf6>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800588e:	f06f 0304 	mvn.w	r3, #4
 8005892:	647b      	str	r3, [r7, #68]	; 0x44
 8005894:	e001      	b.n	800589a <IIS2DLPC_0_Probe+0xfa>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005896:	2300      	movs	r3, #0
 8005898:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800589a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800589c:	2b00      	cmp	r3, #0
 800589e:	d107      	bne.n	80058b0 <IIS2DLPC_0_Probe+0x110>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f003 0304 	and.w	r3, r3, #4
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d002      	beq.n	80058b0 <IIS2DLPC_0_Probe+0x110>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80058aa:	f06f 0304 	mvn.w	r3, #4
 80058ae:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }
  return ret;
 80058b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3748      	adds	r7, #72	; 0x48
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	0800114d 	.word	0x0800114d
 80058c0:	080011c9 	.word	0x080011c9
 80058c4:	0800127d 	.word	0x0800127d
 80058c8:	08001219 	.word	0x08001219
 80058cc:	080012e1 	.word	0x080012e1
 80058d0:	200005ec 	.word	0x200005ec
 80058d4:	200005b0 	.word	0x200005b0
 80058d8:	2005e6e4 	.word	0x2005e6e4
 80058dc:	200005a4 	.word	0x200005a4
 80058e0:	20000410 	.word	0x20000410
 80058e4:	200004d0 	.word	0x200004d0
 80058e8:	20000580 	.word	0x20000580
 80058ec:	20000420 	.word	0x20000420

080058f0 <IIS2MDC_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 0 if component ID is OK
 * @retval BSP status
 */
static int32_t IIS2MDC_0_Probe(uint32_t Functions)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b092      	sub	sp, #72	; 0x48
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  IIS2MDC_IO_t            io_ctx;
  uint8_t                 id;
  static IIS2MDC_Object_t iis2mdc_obj_0;
  IIS2MDC_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 80058f8:	2300      	movs	r3, #0
 80058fa:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = IIS2MDC_I2C_BUS; /* I2C */
 80058fc:	2300      	movs	r3, #0
 80058fe:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = IIS2MDC_I2C_ADD;
 8005900:	233d      	movs	r3, #61	; 0x3d
 8005902:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS02A1_I2C_Init;
 8005906:	4b41      	ldr	r3, [pc, #260]	; (8005a0c <IIS2MDC_0_Probe+0x11c>)
 8005908:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS02A1_I2C_DeInit;
 800590a:	4b41      	ldr	r3, [pc, #260]	; (8005a10 <IIS2MDC_0_Probe+0x120>)
 800590c:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS02A1_I2C_ReadReg;
 800590e:	4b41      	ldr	r3, [pc, #260]	; (8005a14 <IIS2MDC_0_Probe+0x124>)
 8005910:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS02A1_I2C_WriteReg;
 8005912:	4b41      	ldr	r3, [pc, #260]	; (8005a18 <IIS2MDC_0_Probe+0x128>)
 8005914:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS02A1_GetTick;
 8005916:	4b41      	ldr	r3, [pc, #260]	; (8005a1c <IIS2MDC_0_Probe+0x12c>)
 8005918:	643b      	str	r3, [r7, #64]	; 0x40

  if (IIS2MDC_RegisterBusIO(&iis2mdc_obj_0, &io_ctx) != IIS2MDC_OK)
 800591a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800591e:	4619      	mov	r1, r3
 8005920:	483f      	ldr	r0, [pc, #252]	; (8005a20 <IIS2MDC_0_Probe+0x130>)
 8005922:	f7fd f9fd 	bl	8002d20 <IIS2MDC_RegisterBusIO>
 8005926:	4603      	mov	r3, r0
 8005928:	2b00      	cmp	r3, #0
 800592a:	d003      	beq.n	8005934 <IIS2MDC_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800592c:	f06f 0306 	mvn.w	r3, #6
 8005930:	647b      	str	r3, [r7, #68]	; 0x44
 8005932:	e065      	b.n	8005a00 <IIS2MDC_0_Probe+0x110>
  }
  else if (IIS2MDC_ReadID(&iis2mdc_obj_0, &id) != IIS2MDC_OK)
 8005934:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8005938:	4619      	mov	r1, r3
 800593a:	4839      	ldr	r0, [pc, #228]	; (8005a20 <IIS2MDC_0_Probe+0x130>)
 800593c:	f7fd faa7 	bl	8002e8e <IIS2MDC_ReadID>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d003      	beq.n	800594e <IIS2MDC_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005946:	f06f 0306 	mvn.w	r3, #6
 800594a:	647b      	str	r3, [r7, #68]	; 0x44
 800594c:	e058      	b.n	8005a00 <IIS2MDC_0_Probe+0x110>
  }
  else if (id != IIS2MDC_ID)
 800594e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005952:	2b40      	cmp	r3, #64	; 0x40
 8005954:	d003      	beq.n	800595e <IIS2MDC_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005956:	f06f 0306 	mvn.w	r3, #6
 800595a:	647b      	str	r3, [r7, #68]	; 0x44
 800595c:	e050      	b.n	8005a00 <IIS2MDC_0_Probe+0x110>
  }
  else
  {
    (void)IIS2MDC_GetCapabilities(&iis2mdc_obj_0, &cap);
 800595e:	f107 0308 	add.w	r3, r7, #8
 8005962:	4619      	mov	r1, r3
 8005964:	482e      	ldr	r0, [pc, #184]	; (8005a20 <IIS2MDC_0_Probe+0x130>)
 8005966:	f7fd faa9 	bl	8002ebc <IIS2MDC_GetCapabilities>
    MotionCtx[IKS02A1_IIS2MDC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800596a:	7a7b      	ldrb	r3, [r7, #9]
 800596c:	461a      	mov	r2, r3
 800596e:	7a3b      	ldrb	r3, [r7, #8]
 8005970:	005b      	lsls	r3, r3, #1
 8005972:	431a      	orrs	r2, r3
 8005974:	7abb      	ldrb	r3, [r7, #10]
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	4313      	orrs	r3, r2
 800597a:	4a2a      	ldr	r2, [pc, #168]	; (8005a24 <IIS2MDC_0_Probe+0x134>)
 800597c:	6093      	str	r3, [r2, #8]

    MotionCompObj[IKS02A1_IIS2MDC_0] = &iis2mdc_obj_0;
 800597e:	4b2a      	ldr	r3, [pc, #168]	; (8005a28 <IIS2MDC_0_Probe+0x138>)
 8005980:	4a27      	ldr	r2, [pc, #156]	; (8005a20 <IIS2MDC_0_Probe+0x130>)
 8005982:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS02A1_IIS2MDC_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&IIS2MDC_COMMON_Driver;
 8005984:	4b29      	ldr	r3, [pc, #164]	; (8005a2c <IIS2MDC_0_Probe+0x13c>)
 8005986:	4a2a      	ldr	r2, [pc, #168]	; (8005a30 <IIS2MDC_0_Probe+0x140>)
 8005988:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 800598a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10a      	bne.n	80059a6 <IIS2MDC_0_Probe+0xb6>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d005      	beq.n	80059a6 <IIS2MDC_0_Probe+0xb6>
 800599a:	7a7b      	ldrb	r3, [r7, #9]
 800599c:	2b01      	cmp	r3, #1
 800599e:	d102      	bne.n	80059a6 <IIS2MDC_0_Probe+0xb6>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80059a0:	f06f 0304 	mvn.w	r3, #4
 80059a4:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 80059a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d10a      	bne.n	80059c2 <IIS2MDC_0_Probe+0xd2>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f003 0302 	and.w	r3, r3, #2
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d005      	beq.n	80059c2 <IIS2MDC_0_Probe+0xd2>
 80059b6:	7a3b      	ldrb	r3, [r7, #8]
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d102      	bne.n	80059c2 <IIS2MDC_0_Probe+0xd2>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80059bc:	f06f 0304 	mvn.w	r3, #4
 80059c0:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 80059c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d11b      	bne.n	8005a00 <IIS2MDC_0_Probe+0x110>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f003 0304 	and.w	r3, r3, #4
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d016      	beq.n	8005a00 <IIS2MDC_0_Probe+0x110>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS02A1_IIS2MDC_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80059d2:	4b18      	ldr	r3, [pc, #96]	; (8005a34 <IIS2MDC_0_Probe+0x144>)
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	4a18      	ldr	r2, [pc, #96]	; (8005a38 <IIS2MDC_0_Probe+0x148>)
 80059d8:	3306      	adds	r3, #6
 80059da:	4918      	ldr	r1, [pc, #96]	; (8005a3c <IIS2MDC_0_Probe+0x14c>)
 80059dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&IIS2MDC_MAG_Driver;

      if (MotionDrv[IKS02A1_IIS2MDC_0]->Init(MotionCompObj[IKS02A1_IIS2MDC_0]) != IIS2MDC_OK)
 80059e0:	4b12      	ldr	r3, [pc, #72]	; (8005a2c <IIS2MDC_0_Probe+0x13c>)
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a10      	ldr	r2, [pc, #64]	; (8005a28 <IIS2MDC_0_Probe+0x138>)
 80059e8:	6892      	ldr	r2, [r2, #8]
 80059ea:	4610      	mov	r0, r2
 80059ec:	4798      	blx	r3
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <IIS2MDC_0_Probe+0x10c>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80059f4:	f06f 0304 	mvn.w	r3, #4
 80059f8:	647b      	str	r3, [r7, #68]	; 0x44
 80059fa:	e001      	b.n	8005a00 <IIS2MDC_0_Probe+0x110>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80059fc:	2300      	movs	r3, #0
 80059fe:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
  }
  return ret;
 8005a00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3748      	adds	r7, #72	; 0x48
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	0800114d 	.word	0x0800114d
 8005a10:	080011c9 	.word	0x080011c9
 8005a14:	0800127d 	.word	0x0800127d
 8005a18:	08001219 	.word	0x08001219
 8005a1c:	080012e1 	.word	0x080012e1
 8005a20:	20000620 	.word	0x20000620
 8005a24:	200005b0 	.word	0x200005b0
 8005a28:	2005e6e4 	.word	0x2005e6e4
 8005a2c:	200005a4 	.word	0x200005a4
 8005a30:	20000444 	.word	0x20000444
 8005a34:	200004d0 	.word	0x200004d0
 8005a38:	20000580 	.word	0x20000580
 8005a3c:	20000454 	.word	0x20000454

08005a40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a44:	2003      	movs	r0, #3
 8005a46:	f000 f971 	bl	8005d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a4a:	2000      	movs	r0, #0
 8005a4c:	f000 f806 	bl	8005a5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005a50:	f7fb fa5c 	bl	8000f0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	bd80      	pop	{r7, pc}
	...

08005a5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a64:	4b12      	ldr	r3, [pc, #72]	; (8005ab0 <HAL_InitTick+0x54>)
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	4b12      	ldr	r3, [pc, #72]	; (8005ab4 <HAL_InitTick+0x58>)
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a72:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 f999 	bl	8005db2 <HAL_SYSTICK_Config>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e00e      	b.n	8005aa8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2b0f      	cmp	r3, #15
 8005a8e:	d80a      	bhi.n	8005aa6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a90:	2200      	movs	r2, #0
 8005a92:	6879      	ldr	r1, [r7, #4]
 8005a94:	f04f 30ff 	mov.w	r0, #4294967295
 8005a98:	f000 f953 	bl	8005d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a9c:	4a06      	ldr	r2, [pc, #24]	; (8005ab8 <HAL_InitTick+0x5c>)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	e000      	b.n	8005aa8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3708      	adds	r7, #8
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	2000040c 	.word	0x2000040c
 8005ab4:	200004e8 	.word	0x200004e8
 8005ab8:	200004e4 	.word	0x200004e4

08005abc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005abc:	b480      	push	{r7}
 8005abe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ac0:	4b06      	ldr	r3, [pc, #24]	; (8005adc <HAL_IncTick+0x20>)
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4b06      	ldr	r3, [pc, #24]	; (8005ae0 <HAL_IncTick+0x24>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4413      	add	r3, r2
 8005acc:	4a04      	ldr	r2, [pc, #16]	; (8005ae0 <HAL_IncTick+0x24>)
 8005ace:	6013      	str	r3, [r2, #0]
}
 8005ad0:	bf00      	nop
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	200004e8 	.word	0x200004e8
 8005ae0:	2005e6f0 	.word	0x2005e6f0

08005ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8005ae8:	4b03      	ldr	r3, [pc, #12]	; (8005af8 <HAL_GetTick+0x14>)
 8005aea:	681b      	ldr	r3, [r3, #0]
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	2005e6f0 	.word	0x2005e6f0

08005afc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b04:	f7ff ffee 	bl	8005ae4 <HAL_GetTick>
 8005b08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b14:	d005      	beq.n	8005b22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b16:	4b0a      	ldr	r3, [pc, #40]	; (8005b40 <HAL_Delay+0x44>)
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	4413      	add	r3, r2
 8005b20:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b22:	bf00      	nop
 8005b24:	f7ff ffde 	bl	8005ae4 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d8f7      	bhi.n	8005b24 <HAL_Delay+0x28>
  {
  }
}
 8005b34:	bf00      	nop
 8005b36:	bf00      	nop
 8005b38:	3710      	adds	r7, #16
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	200004e8 	.word	0x200004e8

08005b44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f003 0307 	and.w	r3, r3, #7
 8005b52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b54:	4b0b      	ldr	r3, [pc, #44]	; (8005b84 <__NVIC_SetPriorityGrouping+0x40>)
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005b60:	4013      	ands	r3, r2
 8005b62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005b6c:	4b06      	ldr	r3, [pc, #24]	; (8005b88 <__NVIC_SetPriorityGrouping+0x44>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b72:	4a04      	ldr	r2, [pc, #16]	; (8005b84 <__NVIC_SetPriorityGrouping+0x40>)
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	60d3      	str	r3, [r2, #12]
}
 8005b78:	bf00      	nop
 8005b7a:	3714      	adds	r7, #20
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	e000ed00 	.word	0xe000ed00
 8005b88:	05fa0000 	.word	0x05fa0000

08005b8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b90:	4b04      	ldr	r3, [pc, #16]	; (8005ba4 <__NVIC_GetPriorityGrouping+0x18>)
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	0a1b      	lsrs	r3, r3, #8
 8005b96:	f003 0307 	and.w	r3, r3, #7
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr
 8005ba4:	e000ed00 	.word	0xe000ed00

08005ba8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	4603      	mov	r3, r0
 8005bb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	db0b      	blt.n	8005bd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bba:	79fb      	ldrb	r3, [r7, #7]
 8005bbc:	f003 021f 	and.w	r2, r3, #31
 8005bc0:	4907      	ldr	r1, [pc, #28]	; (8005be0 <__NVIC_EnableIRQ+0x38>)
 8005bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bc6:	095b      	lsrs	r3, r3, #5
 8005bc8:	2001      	movs	r0, #1
 8005bca:	fa00 f202 	lsl.w	r2, r0, r2
 8005bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005bd2:	bf00      	nop
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	e000e100 	.word	0xe000e100

08005be4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	4603      	mov	r3, r0
 8005bec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	db12      	blt.n	8005c1c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bf6:	79fb      	ldrb	r3, [r7, #7]
 8005bf8:	f003 021f 	and.w	r2, r3, #31
 8005bfc:	490a      	ldr	r1, [pc, #40]	; (8005c28 <__NVIC_DisableIRQ+0x44>)
 8005bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c02:	095b      	lsrs	r3, r3, #5
 8005c04:	2001      	movs	r0, #1
 8005c06:	fa00 f202 	lsl.w	r2, r0, r2
 8005c0a:	3320      	adds	r3, #32
 8005c0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005c10:	f3bf 8f4f 	dsb	sy
}
 8005c14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005c16:	f3bf 8f6f 	isb	sy
}
 8005c1a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr
 8005c28:	e000e100 	.word	0xe000e100

08005c2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	4603      	mov	r3, r0
 8005c34:	6039      	str	r1, [r7, #0]
 8005c36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	db0a      	blt.n	8005c56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	490c      	ldr	r1, [pc, #48]	; (8005c78 <__NVIC_SetPriority+0x4c>)
 8005c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c4a:	0112      	lsls	r2, r2, #4
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	440b      	add	r3, r1
 8005c50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c54:	e00a      	b.n	8005c6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	b2da      	uxtb	r2, r3
 8005c5a:	4908      	ldr	r1, [pc, #32]	; (8005c7c <__NVIC_SetPriority+0x50>)
 8005c5c:	79fb      	ldrb	r3, [r7, #7]
 8005c5e:	f003 030f 	and.w	r3, r3, #15
 8005c62:	3b04      	subs	r3, #4
 8005c64:	0112      	lsls	r2, r2, #4
 8005c66:	b2d2      	uxtb	r2, r2
 8005c68:	440b      	add	r3, r1
 8005c6a:	761a      	strb	r2, [r3, #24]
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	e000e100 	.word	0xe000e100
 8005c7c:	e000ed00 	.word	0xe000ed00

08005c80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b089      	sub	sp, #36	; 0x24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f003 0307 	and.w	r3, r3, #7
 8005c92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	f1c3 0307 	rsb	r3, r3, #7
 8005c9a:	2b04      	cmp	r3, #4
 8005c9c:	bf28      	it	cs
 8005c9e:	2304      	movcs	r3, #4
 8005ca0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	2b06      	cmp	r3, #6
 8005ca8:	d902      	bls.n	8005cb0 <NVIC_EncodePriority+0x30>
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	3b03      	subs	r3, #3
 8005cae:	e000      	b.n	8005cb2 <NVIC_EncodePriority+0x32>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	fa02 f303 	lsl.w	r3, r2, r3
 8005cbe:	43da      	mvns	r2, r3
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	401a      	ands	r2, r3
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd2:	43d9      	mvns	r1, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cd8:	4313      	orrs	r3, r2
         );
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3724      	adds	r7, #36	; 0x24
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
	...

08005ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005cf8:	d301      	bcc.n	8005cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e00f      	b.n	8005d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005cfe:	4a0a      	ldr	r2, [pc, #40]	; (8005d28 <SysTick_Config+0x40>)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	3b01      	subs	r3, #1
 8005d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d06:	210f      	movs	r1, #15
 8005d08:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0c:	f7ff ff8e 	bl	8005c2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d10:	4b05      	ldr	r3, [pc, #20]	; (8005d28 <SysTick_Config+0x40>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d16:	4b04      	ldr	r3, [pc, #16]	; (8005d28 <SysTick_Config+0x40>)
 8005d18:	2207      	movs	r2, #7
 8005d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3708      	adds	r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	e000e010 	.word	0xe000e010

08005d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f7ff ff05 	bl	8005b44 <__NVIC_SetPriorityGrouping>
}
 8005d3a:	bf00      	nop
 8005d3c:	3708      	adds	r7, #8
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b086      	sub	sp, #24
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	4603      	mov	r3, r0
 8005d4a:	60b9      	str	r1, [r7, #8]
 8005d4c:	607a      	str	r2, [r7, #4]
 8005d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005d50:	2300      	movs	r3, #0
 8005d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005d54:	f7ff ff1a 	bl	8005b8c <__NVIC_GetPriorityGrouping>
 8005d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	68b9      	ldr	r1, [r7, #8]
 8005d5e:	6978      	ldr	r0, [r7, #20]
 8005d60:	f7ff ff8e 	bl	8005c80 <NVIC_EncodePriority>
 8005d64:	4602      	mov	r2, r0
 8005d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d6a:	4611      	mov	r1, r2
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f7ff ff5d 	bl	8005c2c <__NVIC_SetPriority>
}
 8005d72:	bf00      	nop
 8005d74:	3718      	adds	r7, #24
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b082      	sub	sp, #8
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	4603      	mov	r3, r0
 8005d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f7ff ff0d 	bl	8005ba8 <__NVIC_EnableIRQ>
}
 8005d8e:	bf00      	nop
 8005d90:	3708      	adds	r7, #8
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}

08005d96 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005d96:	b580      	push	{r7, lr}
 8005d98:	b082      	sub	sp, #8
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7ff ff1d 	bl	8005be4 <__NVIC_DisableIRQ>
}
 8005daa:	bf00      	nop
 8005dac:	3708      	adds	r7, #8
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b082      	sub	sp, #8
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f7ff ff94 	bl	8005ce8 <SysTick_Config>
 8005dc0:	4603      	mov	r3, r0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3708      	adds	r7, #8
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
	...

08005dcc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d101      	bne.n	8005dde <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e054      	b.n	8005e88 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	7f5b      	ldrb	r3, [r3, #29]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d105      	bne.n	8005df4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fa fbc0 	bl	8000574 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2202      	movs	r2, #2
 8005df8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	791b      	ldrb	r3, [r3, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10c      	bne.n	8005e1c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a22      	ldr	r2, [pc, #136]	; (8005e90 <HAL_CRC_Init+0xc4>)
 8005e08:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0218 	bic.w	r2, r2, #24
 8005e18:	609a      	str	r2, [r3, #8]
 8005e1a:	e00c      	b.n	8005e36 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6899      	ldr	r1, [r3, #8]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	461a      	mov	r2, r3
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f834 	bl	8005e94 <HAL_CRCEx_Polynomial_Set>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d001      	beq.n	8005e36 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e028      	b.n	8005e88 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	795b      	ldrb	r3, [r3, #5]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d105      	bne.n	8005e4a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f04f 32ff 	mov.w	r2, #4294967295
 8005e46:	611a      	str	r2, [r3, #16]
 8005e48:	e004      	b.n	8005e54 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6912      	ldr	r2, [r2, #16]
 8005e52:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	695a      	ldr	r2, [r3, #20]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	430a      	orrs	r2, r1
 8005e68:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	699a      	ldr	r2, [r3, #24]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3708      	adds	r7, #8
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	04c11db7 	.word	0x04c11db7

08005e94 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005ea4:	231f      	movs	r3, #31
 8005ea6:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005ea8:	bf00      	nop
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1e5a      	subs	r2, r3, #1
 8005eae:	613a      	str	r2, [r7, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d009      	beq.n	8005ec8 <HAL_CRCEx_Polynomial_Set+0x34>
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f003 031f 	and.w	r3, r3, #31
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8005ec0:	f003 0301 	and.w	r3, r3, #1
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d0f0      	beq.n	8005eaa <HAL_CRCEx_Polynomial_Set+0x16>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b18      	cmp	r3, #24
 8005ecc:	d846      	bhi.n	8005f5c <HAL_CRCEx_Polynomial_Set+0xc8>
 8005ece:	a201      	add	r2, pc, #4	; (adr r2, 8005ed4 <HAL_CRCEx_Polynomial_Set+0x40>)
 8005ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed4:	08005f63 	.word	0x08005f63
 8005ed8:	08005f5d 	.word	0x08005f5d
 8005edc:	08005f5d 	.word	0x08005f5d
 8005ee0:	08005f5d 	.word	0x08005f5d
 8005ee4:	08005f5d 	.word	0x08005f5d
 8005ee8:	08005f5d 	.word	0x08005f5d
 8005eec:	08005f5d 	.word	0x08005f5d
 8005ef0:	08005f5d 	.word	0x08005f5d
 8005ef4:	08005f51 	.word	0x08005f51
 8005ef8:	08005f5d 	.word	0x08005f5d
 8005efc:	08005f5d 	.word	0x08005f5d
 8005f00:	08005f5d 	.word	0x08005f5d
 8005f04:	08005f5d 	.word	0x08005f5d
 8005f08:	08005f5d 	.word	0x08005f5d
 8005f0c:	08005f5d 	.word	0x08005f5d
 8005f10:	08005f5d 	.word	0x08005f5d
 8005f14:	08005f45 	.word	0x08005f45
 8005f18:	08005f5d 	.word	0x08005f5d
 8005f1c:	08005f5d 	.word	0x08005f5d
 8005f20:	08005f5d 	.word	0x08005f5d
 8005f24:	08005f5d 	.word	0x08005f5d
 8005f28:	08005f5d 	.word	0x08005f5d
 8005f2c:	08005f5d 	.word	0x08005f5d
 8005f30:	08005f5d 	.word	0x08005f5d
 8005f34:	08005f39 	.word	0x08005f39
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	2b06      	cmp	r3, #6
 8005f3c:	d913      	bls.n	8005f66 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8005f42:	e010      	b.n	8005f66 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	2b07      	cmp	r3, #7
 8005f48:	d90f      	bls.n	8005f6a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8005f4e:	e00c      	b.n	8005f6a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b0f      	cmp	r3, #15
 8005f54:	d90b      	bls.n	8005f6e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8005f5a:	e008      	b.n	8005f6e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	75fb      	strb	r3, [r7, #23]
      break;
 8005f60:	e006      	b.n	8005f70 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005f62:	bf00      	nop
 8005f64:	e004      	b.n	8005f70 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005f66:	bf00      	nop
 8005f68:	e002      	b.n	8005f70 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005f6a:	bf00      	nop
 8005f6c:	e000      	b.n	8005f70 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005f6e:	bf00      	nop
  }
  if (status == HAL_OK)
 8005f70:	7dfb      	ldrb	r3, [r7, #23]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10d      	bne.n	8005f92 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f023 0118 	bic.w	r1, r3, #24
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	430a      	orrs	r2, r1
 8005f90:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005f92:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	371c      	adds	r7, #28
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b086      	sub	sp, #24
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005fac:	f7ff fd9a 	bl	8005ae4 <HAL_GetTick>
 8005fb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e099      	b.n	80060f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2202      	movs	r2, #2
 8005fc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f022 0201 	bic.w	r2, r2, #1
 8005fda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fdc:	e00f      	b.n	8005ffe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005fde:	f7ff fd81 	bl	8005ae4 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	2b05      	cmp	r3, #5
 8005fea:	d908      	bls.n	8005ffe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2220      	movs	r2, #32
 8005ff0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2203      	movs	r2, #3
 8005ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e078      	b.n	80060f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1e8      	bne.n	8005fde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006014:	697a      	ldr	r2, [r7, #20]
 8006016:	4b38      	ldr	r3, [pc, #224]	; (80060f8 <HAL_DMA_Init+0x158>)
 8006018:	4013      	ands	r3, r2
 800601a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685a      	ldr	r2, [r3, #4]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800602a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006036:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006042:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4313      	orrs	r3, r2
 800604e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006054:	2b04      	cmp	r3, #4
 8006056:	d107      	bne.n	8006068 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006060:	4313      	orrs	r3, r2
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	4313      	orrs	r3, r2
 8006066:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f023 0307 	bic.w	r3, r3, #7
 800607e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	4313      	orrs	r3, r2
 8006088:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608e:	2b04      	cmp	r3, #4
 8006090:	d117      	bne.n	80060c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	4313      	orrs	r3, r2
 800609a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d00e      	beq.n	80060c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 fb67 	bl	8006778 <DMA_CheckFifoParam>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d008      	beq.n	80060c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2240      	movs	r2, #64	; 0x40
 80060b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2201      	movs	r2, #1
 80060ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80060be:	2301      	movs	r3, #1
 80060c0:	e016      	b.n	80060f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 fb1e 	bl	800670c <DMA_CalcBaseAndBitshift>
 80060d0:	4603      	mov	r3, r0
 80060d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060d8:	223f      	movs	r2, #63	; 0x3f
 80060da:	409a      	lsls	r2, r3
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3718      	adds	r7, #24
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	e010803f 	.word	0xe010803f

080060fc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b084      	sub	sp, #16
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e050      	b.n	80061b0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006114:	b2db      	uxtb	r3, r3
 8006116:	2b02      	cmp	r3, #2
 8006118:	d101      	bne.n	800611e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800611a:	2302      	movs	r3, #2
 800611c:	e048      	b.n	80061b0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f022 0201 	bic.w	r2, r2, #1
 800612c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2200      	movs	r2, #0
 800613c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2200      	movs	r2, #0
 8006144:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2200      	movs	r2, #0
 800614c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2200      	movs	r2, #0
 8006154:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2221      	movs	r2, #33	; 0x21
 800615c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 fad4 	bl	800670c <DMA_CalcBaseAndBitshift>
 8006164:	4603      	mov	r3, r0
 8006166:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800616c:	223f      	movs	r2, #63	; 0x3f
 800616e:	409a      	lsls	r2, r3
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80061ae:	2300      	movs	r3, #0
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b086      	sub	sp, #24
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	607a      	str	r2, [r7, #4]
 80061c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061c6:	2300      	movs	r3, #0
 80061c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d101      	bne.n	80061de <HAL_DMA_Start_IT+0x26>
 80061da:	2302      	movs	r3, #2
 80061dc:	e048      	b.n	8006270 <HAL_DMA_Start_IT+0xb8>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d137      	bne.n	8006262 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2202      	movs	r2, #2
 80061f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2200      	movs	r2, #0
 80061fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	68b9      	ldr	r1, [r7, #8]
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f000 fa52 	bl	80066b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006210:	223f      	movs	r2, #63	; 0x3f
 8006212:	409a      	lsls	r2, r3
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f042 0216 	orr.w	r2, r2, #22
 8006226:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695a      	ldr	r2, [r3, #20]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006236:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623c:	2b00      	cmp	r3, #0
 800623e:	d007      	beq.n	8006250 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0208 	orr.w	r2, r2, #8
 800624e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f042 0201 	orr.w	r2, r2, #1
 800625e:	601a      	str	r2, [r3, #0]
 8006260:	e005      	b.n	800626e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800626a:	2302      	movs	r3, #2
 800626c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800626e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006270:	4618      	mov	r0, r3
 8006272:	3718      	adds	r7, #24
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006284:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006286:	f7ff fc2d 	bl	8005ae4 <HAL_GetTick>
 800628a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b02      	cmp	r3, #2
 8006296:	d008      	beq.n	80062aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2280      	movs	r2, #128	; 0x80
 800629c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e052      	b.n	8006350 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f022 0216 	bic.w	r2, r2, #22
 80062b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	695a      	ldr	r2, [r3, #20]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d103      	bne.n	80062da <HAL_DMA_Abort+0x62>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d007      	beq.n	80062ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f022 0208 	bic.w	r2, r2, #8
 80062e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f022 0201 	bic.w	r2, r2, #1
 80062f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062fa:	e013      	b.n	8006324 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80062fc:	f7ff fbf2 	bl	8005ae4 <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	2b05      	cmp	r3, #5
 8006308:	d90c      	bls.n	8006324 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2220      	movs	r2, #32
 800630e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2203      	movs	r2, #3
 8006314:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8006320:	2303      	movs	r3, #3
 8006322:	e015      	b.n	8006350 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d1e4      	bne.n	80062fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006336:	223f      	movs	r2, #63	; 0x3f
 8006338:	409a      	lsls	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3710      	adds	r7, #16
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006366:	b2db      	uxtb	r3, r3
 8006368:	2b02      	cmp	r3, #2
 800636a:	d004      	beq.n	8006376 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2280      	movs	r2, #128	; 0x80
 8006370:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e00c      	b.n	8006390 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2205      	movs	r2, #5
 800637a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f022 0201 	bic.w	r2, r2, #1
 800638c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b086      	sub	sp, #24
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80063a4:	2300      	movs	r3, #0
 80063a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80063a8:	4b92      	ldr	r3, [pc, #584]	; (80065f4 <HAL_DMA_IRQHandler+0x258>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a92      	ldr	r2, [pc, #584]	; (80065f8 <HAL_DMA_IRQHandler+0x25c>)
 80063ae:	fba2 2303 	umull	r2, r3, r2, r3
 80063b2:	0a9b      	lsrs	r3, r3, #10
 80063b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c6:	2208      	movs	r2, #8
 80063c8:	409a      	lsls	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	4013      	ands	r3, r2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d01a      	beq.n	8006408 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0304 	and.w	r3, r3, #4
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d013      	beq.n	8006408 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f022 0204 	bic.w	r2, r2, #4
 80063ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f4:	2208      	movs	r2, #8
 80063f6:	409a      	lsls	r2, r3
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006400:	f043 0201 	orr.w	r2, r3, #1
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800640c:	2201      	movs	r2, #1
 800640e:	409a      	lsls	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	4013      	ands	r3, r2
 8006414:	2b00      	cmp	r3, #0
 8006416:	d012      	beq.n	800643e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00b      	beq.n	800643e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800642a:	2201      	movs	r2, #1
 800642c:	409a      	lsls	r2, r3
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006436:	f043 0202 	orr.w	r2, r3, #2
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006442:	2204      	movs	r2, #4
 8006444:	409a      	lsls	r2, r3
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	4013      	ands	r3, r2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d012      	beq.n	8006474 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0302 	and.w	r3, r3, #2
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00b      	beq.n	8006474 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006460:	2204      	movs	r2, #4
 8006462:	409a      	lsls	r2, r3
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800646c:	f043 0204 	orr.w	r2, r3, #4
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006478:	2210      	movs	r2, #16
 800647a:	409a      	lsls	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4013      	ands	r3, r2
 8006480:	2b00      	cmp	r3, #0
 8006482:	d043      	beq.n	800650c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0308 	and.w	r3, r3, #8
 800648e:	2b00      	cmp	r3, #0
 8006490:	d03c      	beq.n	800650c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006496:	2210      	movs	r2, #16
 8006498:	409a      	lsls	r2, r3
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d018      	beq.n	80064de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d108      	bne.n	80064cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d024      	beq.n	800650c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	4798      	blx	r3
 80064ca:	e01f      	b.n	800650c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d01b      	beq.n	800650c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	4798      	blx	r3
 80064dc:	e016      	b.n	800650c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d107      	bne.n	80064fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f022 0208 	bic.w	r2, r2, #8
 80064fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006500:	2b00      	cmp	r3, #0
 8006502:	d003      	beq.n	800650c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006510:	2220      	movs	r2, #32
 8006512:	409a      	lsls	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4013      	ands	r3, r2
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 808e 	beq.w	800663a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0310 	and.w	r3, r3, #16
 8006528:	2b00      	cmp	r3, #0
 800652a:	f000 8086 	beq.w	800663a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006532:	2220      	movs	r2, #32
 8006534:	409a      	lsls	r2, r3
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b05      	cmp	r3, #5
 8006544:	d136      	bne.n	80065b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0216 	bic.w	r2, r2, #22
 8006554:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695a      	ldr	r2, [r3, #20]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006564:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656a:	2b00      	cmp	r3, #0
 800656c:	d103      	bne.n	8006576 <HAL_DMA_IRQHandler+0x1da>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006572:	2b00      	cmp	r3, #0
 8006574:	d007      	beq.n	8006586 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f022 0208 	bic.w	r2, r2, #8
 8006584:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800658a:	223f      	movs	r2, #63	; 0x3f
 800658c:	409a      	lsls	r2, r3
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d07d      	beq.n	80066a6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	4798      	blx	r3
        }
        return;
 80065b2:	e078      	b.n	80066a6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d01c      	beq.n	80065fc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d108      	bne.n	80065e2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d030      	beq.n	800663a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	4798      	blx	r3
 80065e0:	e02b      	b.n	800663a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d027      	beq.n	800663a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	4798      	blx	r3
 80065f2:	e022      	b.n	800663a <HAL_DMA_IRQHandler+0x29e>
 80065f4:	2000040c 	.word	0x2000040c
 80065f8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10f      	bne.n	800662a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 0210 	bic.w	r2, r2, #16
 8006618:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2201      	movs	r2, #1
 800661e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800663e:	2b00      	cmp	r3, #0
 8006640:	d032      	beq.n	80066a8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d022      	beq.n	8006694 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2205      	movs	r2, #5
 8006652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f022 0201 	bic.w	r2, r2, #1
 8006664:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	3301      	adds	r3, #1
 800666a:	60bb      	str	r3, [r7, #8]
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	429a      	cmp	r2, r3
 8006670:	d307      	bcc.n	8006682 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1f2      	bne.n	8006666 <HAL_DMA_IRQHandler+0x2ca>
 8006680:	e000      	b.n	8006684 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006682:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006698:	2b00      	cmp	r3, #0
 800669a:	d005      	beq.n	80066a8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	4798      	blx	r3
 80066a4:	e000      	b.n	80066a8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80066a6:	bf00      	nop
    }
  }
}
 80066a8:	3718      	adds	r7, #24
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop

080066b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
 80066bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80066cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	2b40      	cmp	r3, #64	; 0x40
 80066dc:	d108      	bne.n	80066f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80066ee:	e007      	b.n	8006700 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	60da      	str	r2, [r3, #12]
}
 8006700:	bf00      	nop
 8006702:	3714      	adds	r7, #20
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	b2db      	uxtb	r3, r3
 800671a:	3b10      	subs	r3, #16
 800671c:	4a13      	ldr	r2, [pc, #76]	; (800676c <DMA_CalcBaseAndBitshift+0x60>)
 800671e:	fba2 2303 	umull	r2, r3, r2, r3
 8006722:	091b      	lsrs	r3, r3, #4
 8006724:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006726:	4a12      	ldr	r2, [pc, #72]	; (8006770 <DMA_CalcBaseAndBitshift+0x64>)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	4413      	add	r3, r2
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	461a      	mov	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2b03      	cmp	r3, #3
 8006738:	d908      	bls.n	800674c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	461a      	mov	r2, r3
 8006740:	4b0c      	ldr	r3, [pc, #48]	; (8006774 <DMA_CalcBaseAndBitshift+0x68>)
 8006742:	4013      	ands	r3, r2
 8006744:	1d1a      	adds	r2, r3, #4
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	659a      	str	r2, [r3, #88]	; 0x58
 800674a:	e006      	b.n	800675a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	461a      	mov	r2, r3
 8006752:	4b08      	ldr	r3, [pc, #32]	; (8006774 <DMA_CalcBaseAndBitshift+0x68>)
 8006754:	4013      	ands	r3, r2
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800675e:	4618      	mov	r0, r3
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	aaaaaaab 	.word	0xaaaaaaab
 8006770:	0800d874 	.word	0x0800d874
 8006774:	fffffc00 	.word	0xfffffc00

08006778 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006780:	2300      	movs	r3, #0
 8006782:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006788:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d11f      	bne.n	80067d2 <DMA_CheckFifoParam+0x5a>
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	2b03      	cmp	r3, #3
 8006796:	d856      	bhi.n	8006846 <DMA_CheckFifoParam+0xce>
 8006798:	a201      	add	r2, pc, #4	; (adr r2, 80067a0 <DMA_CheckFifoParam+0x28>)
 800679a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800679e:	bf00      	nop
 80067a0:	080067b1 	.word	0x080067b1
 80067a4:	080067c3 	.word	0x080067c3
 80067a8:	080067b1 	.word	0x080067b1
 80067ac:	08006847 	.word	0x08006847
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d046      	beq.n	800684a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067c0:	e043      	b.n	800684a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80067ca:	d140      	bne.n	800684e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067d0:	e03d      	b.n	800684e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	699b      	ldr	r3, [r3, #24]
 80067d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067da:	d121      	bne.n	8006820 <DMA_CheckFifoParam+0xa8>
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	2b03      	cmp	r3, #3
 80067e0:	d837      	bhi.n	8006852 <DMA_CheckFifoParam+0xda>
 80067e2:	a201      	add	r2, pc, #4	; (adr r2, 80067e8 <DMA_CheckFifoParam+0x70>)
 80067e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e8:	080067f9 	.word	0x080067f9
 80067ec:	080067ff 	.word	0x080067ff
 80067f0:	080067f9 	.word	0x080067f9
 80067f4:	08006811 	.word	0x08006811
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	73fb      	strb	r3, [r7, #15]
      break;
 80067fc:	e030      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006802:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d025      	beq.n	8006856 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800680e:	e022      	b.n	8006856 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006814:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006818:	d11f      	bne.n	800685a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800681e:	e01c      	b.n	800685a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	2b02      	cmp	r3, #2
 8006824:	d903      	bls.n	800682e <DMA_CheckFifoParam+0xb6>
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	2b03      	cmp	r3, #3
 800682a:	d003      	beq.n	8006834 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800682c:	e018      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	73fb      	strb	r3, [r7, #15]
      break;
 8006832:	e015      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006838:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00e      	beq.n	800685e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	73fb      	strb	r3, [r7, #15]
      break;
 8006844:	e00b      	b.n	800685e <DMA_CheckFifoParam+0xe6>
      break;
 8006846:	bf00      	nop
 8006848:	e00a      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
      break;
 800684a:	bf00      	nop
 800684c:	e008      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
      break;
 800684e:	bf00      	nop
 8006850:	e006      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
      break;
 8006852:	bf00      	nop
 8006854:	e004      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
      break;
 8006856:	bf00      	nop
 8006858:	e002      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
      break;   
 800685a:	bf00      	nop
 800685c:	e000      	b.n	8006860 <DMA_CheckFifoParam+0xe8>
      break;
 800685e:	bf00      	nop
    }
  } 
  
  return status; 
 8006860:	7bfb      	ldrb	r3, [r7, #15]
}
 8006862:	4618      	mov	r0, r3
 8006864:	3714      	adds	r7, #20
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop

08006870 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8006870:	b480      	push	{r7}
 8006872:	b087      	sub	sp, #28
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	460b      	mov	r3, r1
 800687a:	607a      	str	r2, [r7, #4]
 800687c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800687e:	2300      	movs	r3, #0
 8006880:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8006882:	7afb      	ldrb	r3, [r7, #11]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d103      	bne.n	8006890 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	605a      	str	r2, [r3, #4]
      break;
 800688e:	e002      	b.n	8006896 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	75fb      	strb	r3, [r7, #23]
      break;
 8006894:	bf00      	nop
  }

  return status;
 8006896:	7dfb      	ldrb	r3, [r7, #23]
}
 8006898:	4618      	mov	r0, r3
 800689a:	371c      	adds	r7, #28
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d101      	bne.n	80068b8 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e003      	b.n	80068c0 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	683a      	ldr	r2, [r7, #0]
 80068bc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80068be:	2300      	movs	r3, #0
  }
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	370c      	adds	r7, #12
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b089      	sub	sp, #36	; 0x24
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80068d6:	2300      	movs	r3, #0
 80068d8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80068da:	2300      	movs	r3, #0
 80068dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80068de:	2300      	movs	r3, #0
 80068e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80068e2:	2300      	movs	r3, #0
 80068e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80068e6:	2300      	movs	r3, #0
 80068e8:	61fb      	str	r3, [r7, #28]
 80068ea:	e175      	b.n	8006bd8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80068ec:	2201      	movs	r2, #1
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	fa02 f303 	lsl.w	r3, r2, r3
 80068f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	4013      	ands	r3, r2
 80068fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	429a      	cmp	r2, r3
 8006906:	f040 8164 	bne.w	8006bd2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f003 0303 	and.w	r3, r3, #3
 8006912:	2b01      	cmp	r3, #1
 8006914:	d005      	beq.n	8006922 <HAL_GPIO_Init+0x56>
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f003 0303 	and.w	r3, r3, #3
 800691e:	2b02      	cmp	r3, #2
 8006920:	d130      	bne.n	8006984 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	2203      	movs	r2, #3
 800692e:	fa02 f303 	lsl.w	r3, r2, r3
 8006932:	43db      	mvns	r3, r3
 8006934:	69ba      	ldr	r2, [r7, #24]
 8006936:	4013      	ands	r3, r2
 8006938:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	68da      	ldr	r2, [r3, #12]
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	005b      	lsls	r3, r3, #1
 8006942:	fa02 f303 	lsl.w	r3, r2, r3
 8006946:	69ba      	ldr	r2, [r7, #24]
 8006948:	4313      	orrs	r3, r2
 800694a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	69ba      	ldr	r2, [r7, #24]
 8006950:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006958:	2201      	movs	r2, #1
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	fa02 f303 	lsl.w	r3, r2, r3
 8006960:	43db      	mvns	r3, r3
 8006962:	69ba      	ldr	r2, [r7, #24]
 8006964:	4013      	ands	r3, r2
 8006966:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	091b      	lsrs	r3, r3, #4
 800696e:	f003 0201 	and.w	r2, r3, #1
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	fa02 f303 	lsl.w	r3, r2, r3
 8006978:	69ba      	ldr	r2, [r7, #24]
 800697a:	4313      	orrs	r3, r2
 800697c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	69ba      	ldr	r2, [r7, #24]
 8006982:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	f003 0303 	and.w	r3, r3, #3
 800698c:	2b03      	cmp	r3, #3
 800698e:	d017      	beq.n	80069c0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	005b      	lsls	r3, r3, #1
 800699a:	2203      	movs	r2, #3
 800699c:	fa02 f303 	lsl.w	r3, r2, r3
 80069a0:	43db      	mvns	r3, r3
 80069a2:	69ba      	ldr	r2, [r7, #24]
 80069a4:	4013      	ands	r3, r2
 80069a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	689a      	ldr	r2, [r3, #8]
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	005b      	lsls	r3, r3, #1
 80069b0:	fa02 f303 	lsl.w	r3, r2, r3
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	f003 0303 	and.w	r3, r3, #3
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d123      	bne.n	8006a14 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	08da      	lsrs	r2, r3, #3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3208      	adds	r2, #8
 80069d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	220f      	movs	r2, #15
 80069e4:	fa02 f303 	lsl.w	r3, r2, r3
 80069e8:	43db      	mvns	r3, r3
 80069ea:	69ba      	ldr	r2, [r7, #24]
 80069ec:	4013      	ands	r3, r2
 80069ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	691a      	ldr	r2, [r3, #16]
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	f003 0307 	and.w	r3, r3, #7
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006a00:	69ba      	ldr	r2, [r7, #24]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	08da      	lsrs	r2, r3, #3
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	3208      	adds	r2, #8
 8006a0e:	69b9      	ldr	r1, [r7, #24]
 8006a10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	005b      	lsls	r3, r3, #1
 8006a1e:	2203      	movs	r2, #3
 8006a20:	fa02 f303 	lsl.w	r3, r2, r3
 8006a24:	43db      	mvns	r3, r3
 8006a26:	69ba      	ldr	r2, [r7, #24]
 8006a28:	4013      	ands	r3, r2
 8006a2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	f003 0203 	and.w	r2, r3, #3
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	005b      	lsls	r3, r3, #1
 8006a38:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3c:	69ba      	ldr	r2, [r7, #24]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 80be 	beq.w	8006bd2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a56:	4b66      	ldr	r3, [pc, #408]	; (8006bf0 <HAL_GPIO_Init+0x324>)
 8006a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a5a:	4a65      	ldr	r2, [pc, #404]	; (8006bf0 <HAL_GPIO_Init+0x324>)
 8006a5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006a60:	6453      	str	r3, [r2, #68]	; 0x44
 8006a62:	4b63      	ldr	r3, [pc, #396]	; (8006bf0 <HAL_GPIO_Init+0x324>)
 8006a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a6a:	60fb      	str	r3, [r7, #12]
 8006a6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006a6e:	4a61      	ldr	r2, [pc, #388]	; (8006bf4 <HAL_GPIO_Init+0x328>)
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	089b      	lsrs	r3, r3, #2
 8006a74:	3302      	adds	r3, #2
 8006a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	f003 0303 	and.w	r3, r3, #3
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	220f      	movs	r2, #15
 8006a86:	fa02 f303 	lsl.w	r3, r2, r3
 8006a8a:	43db      	mvns	r3, r3
 8006a8c:	69ba      	ldr	r2, [r7, #24]
 8006a8e:	4013      	ands	r3, r2
 8006a90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a58      	ldr	r2, [pc, #352]	; (8006bf8 <HAL_GPIO_Init+0x32c>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d037      	beq.n	8006b0a <HAL_GPIO_Init+0x23e>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a57      	ldr	r2, [pc, #348]	; (8006bfc <HAL_GPIO_Init+0x330>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d031      	beq.n	8006b06 <HAL_GPIO_Init+0x23a>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a56      	ldr	r2, [pc, #344]	; (8006c00 <HAL_GPIO_Init+0x334>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d02b      	beq.n	8006b02 <HAL_GPIO_Init+0x236>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a55      	ldr	r2, [pc, #340]	; (8006c04 <HAL_GPIO_Init+0x338>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d025      	beq.n	8006afe <HAL_GPIO_Init+0x232>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a54      	ldr	r2, [pc, #336]	; (8006c08 <HAL_GPIO_Init+0x33c>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d01f      	beq.n	8006afa <HAL_GPIO_Init+0x22e>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a53      	ldr	r2, [pc, #332]	; (8006c0c <HAL_GPIO_Init+0x340>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d019      	beq.n	8006af6 <HAL_GPIO_Init+0x22a>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a52      	ldr	r2, [pc, #328]	; (8006c10 <HAL_GPIO_Init+0x344>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d013      	beq.n	8006af2 <HAL_GPIO_Init+0x226>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a51      	ldr	r2, [pc, #324]	; (8006c14 <HAL_GPIO_Init+0x348>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d00d      	beq.n	8006aee <HAL_GPIO_Init+0x222>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	4a50      	ldr	r2, [pc, #320]	; (8006c18 <HAL_GPIO_Init+0x34c>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d007      	beq.n	8006aea <HAL_GPIO_Init+0x21e>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4a4f      	ldr	r2, [pc, #316]	; (8006c1c <HAL_GPIO_Init+0x350>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d101      	bne.n	8006ae6 <HAL_GPIO_Init+0x21a>
 8006ae2:	2309      	movs	r3, #9
 8006ae4:	e012      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006ae6:	230a      	movs	r3, #10
 8006ae8:	e010      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006aea:	2308      	movs	r3, #8
 8006aec:	e00e      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006aee:	2307      	movs	r3, #7
 8006af0:	e00c      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006af2:	2306      	movs	r3, #6
 8006af4:	e00a      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006af6:	2305      	movs	r3, #5
 8006af8:	e008      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006afa:	2304      	movs	r3, #4
 8006afc:	e006      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006afe:	2303      	movs	r3, #3
 8006b00:	e004      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006b02:	2302      	movs	r3, #2
 8006b04:	e002      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006b06:	2301      	movs	r3, #1
 8006b08:	e000      	b.n	8006b0c <HAL_GPIO_Init+0x240>
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	69fa      	ldr	r2, [r7, #28]
 8006b0e:	f002 0203 	and.w	r2, r2, #3
 8006b12:	0092      	lsls	r2, r2, #2
 8006b14:	4093      	lsls	r3, r2
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006b1c:	4935      	ldr	r1, [pc, #212]	; (8006bf4 <HAL_GPIO_Init+0x328>)
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	089b      	lsrs	r3, r3, #2
 8006b22:	3302      	adds	r3, #2
 8006b24:	69ba      	ldr	r2, [r7, #24]
 8006b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006b2a:	4b3d      	ldr	r3, [pc, #244]	; (8006c20 <HAL_GPIO_Init+0x354>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	43db      	mvns	r3, r3
 8006b34:	69ba      	ldr	r2, [r7, #24]
 8006b36:	4013      	ands	r3, r2
 8006b38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d003      	beq.n	8006b4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006b46:	69ba      	ldr	r2, [r7, #24]
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006b4e:	4a34      	ldr	r2, [pc, #208]	; (8006c20 <HAL_GPIO_Init+0x354>)
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006b54:	4b32      	ldr	r3, [pc, #200]	; (8006c20 <HAL_GPIO_Init+0x354>)
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	43db      	mvns	r3, r3
 8006b5e:	69ba      	ldr	r2, [r7, #24]
 8006b60:	4013      	ands	r3, r2
 8006b62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d003      	beq.n	8006b78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006b70:	69ba      	ldr	r2, [r7, #24]
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006b78:	4a29      	ldr	r2, [pc, #164]	; (8006c20 <HAL_GPIO_Init+0x354>)
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006b7e:	4b28      	ldr	r3, [pc, #160]	; (8006c20 <HAL_GPIO_Init+0x354>)
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	43db      	mvns	r3, r3
 8006b88:	69ba      	ldr	r2, [r7, #24]
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d003      	beq.n	8006ba2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006b9a:	69ba      	ldr	r2, [r7, #24]
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006ba2:	4a1f      	ldr	r2, [pc, #124]	; (8006c20 <HAL_GPIO_Init+0x354>)
 8006ba4:	69bb      	ldr	r3, [r7, #24]
 8006ba6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006ba8:	4b1d      	ldr	r3, [pc, #116]	; (8006c20 <HAL_GPIO_Init+0x354>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	43db      	mvns	r3, r3
 8006bb2:	69ba      	ldr	r2, [r7, #24]
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d003      	beq.n	8006bcc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006bc4:	69ba      	ldr	r2, [r7, #24]
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006bcc:	4a14      	ldr	r2, [pc, #80]	; (8006c20 <HAL_GPIO_Init+0x354>)
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	61fb      	str	r3, [r7, #28]
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	2b0f      	cmp	r3, #15
 8006bdc:	f67f ae86 	bls.w	80068ec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	3724      	adds	r7, #36	; 0x24
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	40023800 	.word	0x40023800
 8006bf4:	40013800 	.word	0x40013800
 8006bf8:	40020000 	.word	0x40020000
 8006bfc:	40020400 	.word	0x40020400
 8006c00:	40020800 	.word	0x40020800
 8006c04:	40020c00 	.word	0x40020c00
 8006c08:	40021000 	.word	0x40021000
 8006c0c:	40021400 	.word	0x40021400
 8006c10:	40021800 	.word	0x40021800
 8006c14:	40021c00 	.word	0x40021c00
 8006c18:	40022000 	.word	0x40022000
 8006c1c:	40022400 	.word	0x40022400
 8006c20:	40013c00 	.word	0x40013c00

08006c24 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b087      	sub	sp, #28
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8006c32:	2300      	movs	r3, #0
 8006c34:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8006c36:	2300      	movs	r3, #0
 8006c38:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	617b      	str	r3, [r7, #20]
 8006c3e:	e0d9      	b.n	8006df4 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006c40:	2201      	movs	r2, #1
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	fa02 f303 	lsl.w	r3, r2, r3
 8006c48:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006c4a:	683a      	ldr	r2, [r7, #0]
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	4013      	ands	r3, r2
 8006c50:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	429a      	cmp	r2, r3
 8006c58:	f040 80c9 	bne.w	8006dee <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006c5c:	4a6b      	ldr	r2, [pc, #428]	; (8006e0c <HAL_GPIO_DeInit+0x1e8>)
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	089b      	lsrs	r3, r3, #2
 8006c62:	3302      	adds	r3, #2
 8006c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c68:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f003 0303 	and.w	r3, r3, #3
 8006c70:	009b      	lsls	r3, r3, #2
 8006c72:	220f      	movs	r2, #15
 8006c74:	fa02 f303 	lsl.w	r3, r2, r3
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a63      	ldr	r2, [pc, #396]	; (8006e10 <HAL_GPIO_DeInit+0x1ec>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d037      	beq.n	8006cf6 <HAL_GPIO_DeInit+0xd2>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a62      	ldr	r2, [pc, #392]	; (8006e14 <HAL_GPIO_DeInit+0x1f0>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d031      	beq.n	8006cf2 <HAL_GPIO_DeInit+0xce>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a61      	ldr	r2, [pc, #388]	; (8006e18 <HAL_GPIO_DeInit+0x1f4>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d02b      	beq.n	8006cee <HAL_GPIO_DeInit+0xca>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a60      	ldr	r2, [pc, #384]	; (8006e1c <HAL_GPIO_DeInit+0x1f8>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d025      	beq.n	8006cea <HAL_GPIO_DeInit+0xc6>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a5f      	ldr	r2, [pc, #380]	; (8006e20 <HAL_GPIO_DeInit+0x1fc>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d01f      	beq.n	8006ce6 <HAL_GPIO_DeInit+0xc2>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a5e      	ldr	r2, [pc, #376]	; (8006e24 <HAL_GPIO_DeInit+0x200>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d019      	beq.n	8006ce2 <HAL_GPIO_DeInit+0xbe>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a5d      	ldr	r2, [pc, #372]	; (8006e28 <HAL_GPIO_DeInit+0x204>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d013      	beq.n	8006cde <HAL_GPIO_DeInit+0xba>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a5c      	ldr	r2, [pc, #368]	; (8006e2c <HAL_GPIO_DeInit+0x208>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d00d      	beq.n	8006cda <HAL_GPIO_DeInit+0xb6>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a5b      	ldr	r2, [pc, #364]	; (8006e30 <HAL_GPIO_DeInit+0x20c>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d007      	beq.n	8006cd6 <HAL_GPIO_DeInit+0xb2>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a5a      	ldr	r2, [pc, #360]	; (8006e34 <HAL_GPIO_DeInit+0x210>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d101      	bne.n	8006cd2 <HAL_GPIO_DeInit+0xae>
 8006cce:	2309      	movs	r3, #9
 8006cd0:	e012      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006cd2:	230a      	movs	r3, #10
 8006cd4:	e010      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006cd6:	2308      	movs	r3, #8
 8006cd8:	e00e      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006cda:	2307      	movs	r3, #7
 8006cdc:	e00c      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006cde:	2306      	movs	r3, #6
 8006ce0:	e00a      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006ce2:	2305      	movs	r3, #5
 8006ce4:	e008      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006ce6:	2304      	movs	r3, #4
 8006ce8:	e006      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006cea:	2303      	movs	r3, #3
 8006cec:	e004      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006cee:	2302      	movs	r3, #2
 8006cf0:	e002      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e000      	b.n	8006cf8 <HAL_GPIO_DeInit+0xd4>
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	f002 0203 	and.w	r2, r2, #3
 8006cfe:	0092      	lsls	r2, r2, #2
 8006d00:	4093      	lsls	r3, r2
 8006d02:	68ba      	ldr	r2, [r7, #8]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d132      	bne.n	8006d6e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006d08:	4b4b      	ldr	r3, [pc, #300]	; (8006e38 <HAL_GPIO_DeInit+0x214>)
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	43db      	mvns	r3, r3
 8006d10:	4949      	ldr	r1, [pc, #292]	; (8006e38 <HAL_GPIO_DeInit+0x214>)
 8006d12:	4013      	ands	r3, r2
 8006d14:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006d16:	4b48      	ldr	r3, [pc, #288]	; (8006e38 <HAL_GPIO_DeInit+0x214>)
 8006d18:	685a      	ldr	r2, [r3, #4]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	43db      	mvns	r3, r3
 8006d1e:	4946      	ldr	r1, [pc, #280]	; (8006e38 <HAL_GPIO_DeInit+0x214>)
 8006d20:	4013      	ands	r3, r2
 8006d22:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006d24:	4b44      	ldr	r3, [pc, #272]	; (8006e38 <HAL_GPIO_DeInit+0x214>)
 8006d26:	68da      	ldr	r2, [r3, #12]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	43db      	mvns	r3, r3
 8006d2c:	4942      	ldr	r1, [pc, #264]	; (8006e38 <HAL_GPIO_DeInit+0x214>)
 8006d2e:	4013      	ands	r3, r2
 8006d30:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006d32:	4b41      	ldr	r3, [pc, #260]	; (8006e38 <HAL_GPIO_DeInit+0x214>)
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	43db      	mvns	r3, r3
 8006d3a:	493f      	ldr	r1, [pc, #252]	; (8006e38 <HAL_GPIO_DeInit+0x214>)
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	f003 0303 	and.w	r3, r3, #3
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	220f      	movs	r2, #15
 8006d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006d50:	4a2e      	ldr	r2, [pc, #184]	; (8006e0c <HAL_GPIO_DeInit+0x1e8>)
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	089b      	lsrs	r3, r3, #2
 8006d56:	3302      	adds	r3, #2
 8006d58:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	43da      	mvns	r2, r3
 8006d60:	482a      	ldr	r0, [pc, #168]	; (8006e0c <HAL_GPIO_DeInit+0x1e8>)
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	089b      	lsrs	r3, r3, #2
 8006d66:	400a      	ands	r2, r1
 8006d68:	3302      	adds	r3, #2
 8006d6a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	005b      	lsls	r3, r3, #1
 8006d76:	2103      	movs	r1, #3
 8006d78:	fa01 f303 	lsl.w	r3, r1, r3
 8006d7c:	43db      	mvns	r3, r3
 8006d7e:	401a      	ands	r2, r3
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	08da      	lsrs	r2, r3, #3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	3208      	adds	r2, #8
 8006d8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	f003 0307 	and.w	r3, r3, #7
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	220f      	movs	r2, #15
 8006d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9e:	43db      	mvns	r3, r3
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	08d2      	lsrs	r2, r2, #3
 8006da4:	4019      	ands	r1, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	3208      	adds	r2, #8
 8006daa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	68da      	ldr	r2, [r3, #12]
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	005b      	lsls	r3, r3, #1
 8006db6:	2103      	movs	r1, #3
 8006db8:	fa01 f303 	lsl.w	r3, r1, r3
 8006dbc:	43db      	mvns	r3, r3
 8006dbe:	401a      	ands	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	2101      	movs	r1, #1
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8006dd0:	43db      	mvns	r3, r3
 8006dd2:	401a      	ands	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	689a      	ldr	r2, [r3, #8]
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	2103      	movs	r1, #3
 8006de2:	fa01 f303 	lsl.w	r3, r1, r3
 8006de6:	43db      	mvns	r3, r3
 8006de8:	401a      	ands	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	3301      	adds	r3, #1
 8006df2:	617b      	str	r3, [r7, #20]
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	2b0f      	cmp	r3, #15
 8006df8:	f67f af22 	bls.w	8006c40 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006dfc:	bf00      	nop
 8006dfe:	bf00      	nop
 8006e00:	371c      	adds	r7, #28
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	40013800 	.word	0x40013800
 8006e10:	40020000 	.word	0x40020000
 8006e14:	40020400 	.word	0x40020400
 8006e18:	40020800 	.word	0x40020800
 8006e1c:	40020c00 	.word	0x40020c00
 8006e20:	40021000 	.word	0x40021000
 8006e24:	40021400 	.word	0x40021400
 8006e28:	40021800 	.word	0x40021800
 8006e2c:	40021c00 	.word	0x40021c00
 8006e30:	40022000 	.word	0x40022000
 8006e34:	40022400 	.word	0x40022400
 8006e38:	40013c00 	.word	0x40013c00

08006e3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b085      	sub	sp, #20
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	460b      	mov	r3, r1
 8006e46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	691a      	ldr	r2, [r3, #16]
 8006e4c:	887b      	ldrh	r3, [r7, #2]
 8006e4e:	4013      	ands	r3, r2
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d002      	beq.n	8006e5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006e54:	2301      	movs	r3, #1
 8006e56:	73fb      	strb	r3, [r7, #15]
 8006e58:	e001      	b.n	8006e5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3714      	adds	r7, #20
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	460b      	mov	r3, r1
 8006e76:	807b      	strh	r3, [r7, #2]
 8006e78:	4613      	mov	r3, r2
 8006e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006e7c:	787b      	ldrb	r3, [r7, #1]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d003      	beq.n	8006e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e82:	887a      	ldrh	r2, [r7, #2]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006e88:	e003      	b.n	8006e92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006e8a:	887b      	ldrh	r3, [r7, #2]
 8006e8c:	041a      	lsls	r2, r3, #16
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	619a      	str	r2, [r3, #24]
}
 8006e92:	bf00      	nop
 8006e94:	370c      	adds	r7, #12
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
	...

08006ea0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006eaa:	4b08      	ldr	r3, [pc, #32]	; (8006ecc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006eac:	695a      	ldr	r2, [r3, #20]
 8006eae:	88fb      	ldrh	r3, [r7, #6]
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d006      	beq.n	8006ec4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006eb6:	4a05      	ldr	r2, [pc, #20]	; (8006ecc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006eb8:	88fb      	ldrh	r3, [r7, #6]
 8006eba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006ebc:	88fb      	ldrh	r3, [r7, #6]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 f806 	bl	8006ed0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006ec4:	bf00      	nop
 8006ec6:	3708      	adds	r7, #8
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40013c00 	.word	0x40013c00

08006ed0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006eda:	bf00      	nop
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
	...

08006ee8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d101      	bne.n	8006efa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e07f      	b.n	8006ffa <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d106      	bne.n	8006f14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f7f9 fc9a 	bl	8000848 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2224      	movs	r2, #36	; 0x24
 8006f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0201 	bic.w	r2, r2, #1
 8006f2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006f38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689a      	ldr	r2, [r3, #8]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006f48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d107      	bne.n	8006f62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	689a      	ldr	r2, [r3, #8]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f5e:	609a      	str	r2, [r3, #8]
 8006f60:	e006      	b.n	8006f70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	689a      	ldr	r2, [r3, #8]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006f6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d104      	bne.n	8006f82 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	6859      	ldr	r1, [r3, #4]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	4b1d      	ldr	r3, [pc, #116]	; (8007004 <HAL_I2C_Init+0x11c>)
 8006f8e:	430b      	orrs	r3, r1
 8006f90:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	68da      	ldr	r2, [r3, #12]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006fa0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	691a      	ldr	r2, [r3, #16]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	695b      	ldr	r3, [r3, #20]
 8006faa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	699b      	ldr	r3, [r3, #24]
 8006fb2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	430a      	orrs	r2, r1
 8006fba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	69d9      	ldr	r1, [r3, #28]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a1a      	ldr	r2, [r3, #32]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	430a      	orrs	r2, r1
 8006fca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f042 0201 	orr.w	r2, r2, #1
 8006fda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2220      	movs	r2, #32
 8006fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3708      	adds	r7, #8
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	02008000 	.word	0x02008000

08007008 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e021      	b.n	800705e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2224      	movs	r2, #36	; 0x24
 800701e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f022 0201 	bic.w	r2, r2, #1
 8007030:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7f9 fcae 	bl	8000994 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	3708      	adds	r7, #8
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
	...

08007068 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b088      	sub	sp, #32
 800706c:	af02      	add	r7, sp, #8
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	4608      	mov	r0, r1
 8007072:	4611      	mov	r1, r2
 8007074:	461a      	mov	r2, r3
 8007076:	4603      	mov	r3, r0
 8007078:	817b      	strh	r3, [r7, #10]
 800707a:	460b      	mov	r3, r1
 800707c:	813b      	strh	r3, [r7, #8]
 800707e:	4613      	mov	r3, r2
 8007080:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007088:	b2db      	uxtb	r3, r3
 800708a:	2b20      	cmp	r3, #32
 800708c:	f040 80f9 	bne.w	8007282 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007090:	6a3b      	ldr	r3, [r7, #32]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d002      	beq.n	800709c <HAL_I2C_Mem_Write+0x34>
 8007096:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007098:	2b00      	cmp	r3, #0
 800709a:	d105      	bne.n	80070a8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070a2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e0ed      	b.n	8007284 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d101      	bne.n	80070b6 <HAL_I2C_Mem_Write+0x4e>
 80070b2:	2302      	movs	r3, #2
 80070b4:	e0e6      	b.n	8007284 <HAL_I2C_Mem_Write+0x21c>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2201      	movs	r2, #1
 80070ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80070be:	f7fe fd11 	bl	8005ae4 <HAL_GetTick>
 80070c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	2319      	movs	r3, #25
 80070ca:	2201      	movs	r2, #1
 80070cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f000 faf7 	bl	80076c4 <I2C_WaitOnFlagUntilTimeout>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d001      	beq.n	80070e0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e0d1      	b.n	8007284 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2221      	movs	r2, #33	; 0x21
 80070e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2240      	movs	r2, #64	; 0x40
 80070ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6a3a      	ldr	r2, [r7, #32]
 80070fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007100:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007108:	88f8      	ldrh	r0, [r7, #6]
 800710a:	893a      	ldrh	r2, [r7, #8]
 800710c:	8979      	ldrh	r1, [r7, #10]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	9301      	str	r3, [sp, #4]
 8007112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	4603      	mov	r3, r0
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f000 fa07 	bl	800752c <I2C_RequestMemoryWrite>
 800711e:	4603      	mov	r3, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d005      	beq.n	8007130 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	e0a9      	b.n	8007284 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007134:	b29b      	uxth	r3, r3
 8007136:	2bff      	cmp	r3, #255	; 0xff
 8007138:	d90e      	bls.n	8007158 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	22ff      	movs	r2, #255	; 0xff
 800713e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007144:	b2da      	uxtb	r2, r3
 8007146:	8979      	ldrh	r1, [r7, #10]
 8007148:	2300      	movs	r3, #0
 800714a:	9300      	str	r3, [sp, #0]
 800714c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007150:	68f8      	ldr	r0, [r7, #12]
 8007152:	f000 fc5f 	bl	8007a14 <I2C_TransferConfig>
 8007156:	e00f      	b.n	8007178 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800715c:	b29a      	uxth	r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007166:	b2da      	uxtb	r2, r3
 8007168:	8979      	ldrh	r1, [r7, #10]
 800716a:	2300      	movs	r3, #0
 800716c:	9300      	str	r3, [sp, #0]
 800716e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	f000 fc4e 	bl	8007a14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007178:	697a      	ldr	r2, [r7, #20]
 800717a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	f000 fae1 	bl	8007744 <I2C_WaitOnTXISFlagUntilTimeout>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e07b      	b.n	8007284 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007190:	781a      	ldrb	r2, [r3, #0]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719c:	1c5a      	adds	r2, r3, #1
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	3b01      	subs	r3, #1
 80071aa:	b29a      	uxth	r2, r3
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071b4:	3b01      	subs	r3, #1
 80071b6:	b29a      	uxth	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d034      	beq.n	8007230 <HAL_I2C_Mem_Write+0x1c8>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d130      	bne.n	8007230 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	9300      	str	r3, [sp, #0]
 80071d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d4:	2200      	movs	r2, #0
 80071d6:	2180      	movs	r1, #128	; 0x80
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f000 fa73 	bl	80076c4 <I2C_WaitOnFlagUntilTimeout>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d001      	beq.n	80071e8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e04d      	b.n	8007284 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	2bff      	cmp	r3, #255	; 0xff
 80071f0:	d90e      	bls.n	8007210 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	22ff      	movs	r2, #255	; 0xff
 80071f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	8979      	ldrh	r1, [r7, #10]
 8007200:	2300      	movs	r3, #0
 8007202:	9300      	str	r3, [sp, #0]
 8007204:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f000 fc03 	bl	8007a14 <I2C_TransferConfig>
 800720e:	e00f      	b.n	8007230 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007214:	b29a      	uxth	r2, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800721e:	b2da      	uxtb	r2, r3
 8007220:	8979      	ldrh	r1, [r7, #10]
 8007222:	2300      	movs	r3, #0
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f000 fbf2 	bl	8007a14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007234:	b29b      	uxth	r3, r3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d19e      	bne.n	8007178 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800723a:	697a      	ldr	r2, [r7, #20]
 800723c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f000 fac0 	bl	80077c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d001      	beq.n	800724e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e01a      	b.n	8007284 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2220      	movs	r2, #32
 8007254:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6859      	ldr	r1, [r3, #4]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	4b0a      	ldr	r3, [pc, #40]	; (800728c <HAL_I2C_Mem_Write+0x224>)
 8007262:	400b      	ands	r3, r1
 8007264:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2220      	movs	r2, #32
 800726a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800727e:	2300      	movs	r3, #0
 8007280:	e000      	b.n	8007284 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007282:	2302      	movs	r3, #2
  }
}
 8007284:	4618      	mov	r0, r3
 8007286:	3718      	adds	r7, #24
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}
 800728c:	fe00e800 	.word	0xfe00e800

08007290 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b088      	sub	sp, #32
 8007294:	af02      	add	r7, sp, #8
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	4608      	mov	r0, r1
 800729a:	4611      	mov	r1, r2
 800729c:	461a      	mov	r2, r3
 800729e:	4603      	mov	r3, r0
 80072a0:	817b      	strh	r3, [r7, #10]
 80072a2:	460b      	mov	r3, r1
 80072a4:	813b      	strh	r3, [r7, #8]
 80072a6:	4613      	mov	r3, r2
 80072a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	2b20      	cmp	r3, #32
 80072b4:	f040 80fd 	bne.w	80074b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80072b8:	6a3b      	ldr	r3, [r7, #32]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d002      	beq.n	80072c4 <HAL_I2C_Mem_Read+0x34>
 80072be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d105      	bne.n	80072d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072ca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e0f1      	b.n	80074b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d101      	bne.n	80072de <HAL_I2C_Mem_Read+0x4e>
 80072da:	2302      	movs	r3, #2
 80072dc:	e0ea      	b.n	80074b4 <HAL_I2C_Mem_Read+0x224>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80072e6:	f7fe fbfd 	bl	8005ae4 <HAL_GetTick>
 80072ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	2319      	movs	r3, #25
 80072f2:	2201      	movs	r2, #1
 80072f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f000 f9e3 	bl	80076c4 <I2C_WaitOnFlagUntilTimeout>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	d001      	beq.n	8007308 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e0d5      	b.n	80074b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2222      	movs	r2, #34	; 0x22
 800730c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2240      	movs	r2, #64	; 0x40
 8007314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6a3a      	ldr	r2, [r7, #32]
 8007322:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007328:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007330:	88f8      	ldrh	r0, [r7, #6]
 8007332:	893a      	ldrh	r2, [r7, #8]
 8007334:	8979      	ldrh	r1, [r7, #10]
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	9301      	str	r3, [sp, #4]
 800733a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	4603      	mov	r3, r0
 8007340:	68f8      	ldr	r0, [r7, #12]
 8007342:	f000 f947 	bl	80075d4 <I2C_RequestMemoryRead>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d005      	beq.n	8007358 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2200      	movs	r2, #0
 8007350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e0ad      	b.n	80074b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800735c:	b29b      	uxth	r3, r3
 800735e:	2bff      	cmp	r3, #255	; 0xff
 8007360:	d90e      	bls.n	8007380 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	22ff      	movs	r2, #255	; 0xff
 8007366:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800736c:	b2da      	uxtb	r2, r3
 800736e:	8979      	ldrh	r1, [r7, #10]
 8007370:	4b52      	ldr	r3, [pc, #328]	; (80074bc <HAL_I2C_Mem_Read+0x22c>)
 8007372:	9300      	str	r3, [sp, #0]
 8007374:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f000 fb4b 	bl	8007a14 <I2C_TransferConfig>
 800737e:	e00f      	b.n	80073a0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007384:	b29a      	uxth	r2, r3
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800738e:	b2da      	uxtb	r2, r3
 8007390:	8979      	ldrh	r1, [r7, #10]
 8007392:	4b4a      	ldr	r3, [pc, #296]	; (80074bc <HAL_I2C_Mem_Read+0x22c>)
 8007394:	9300      	str	r3, [sp, #0]
 8007396:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800739a:	68f8      	ldr	r0, [r7, #12]
 800739c:	f000 fb3a 	bl	8007a14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	9300      	str	r3, [sp, #0]
 80073a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a6:	2200      	movs	r2, #0
 80073a8:	2104      	movs	r1, #4
 80073aa:	68f8      	ldr	r0, [r7, #12]
 80073ac:	f000 f98a 	bl	80076c4 <I2C_WaitOnFlagUntilTimeout>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d001      	beq.n	80073ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e07c      	b.n	80074b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c4:	b2d2      	uxtb	r2, r2
 80073c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073d6:	3b01      	subs	r3, #1
 80073d8:	b29a      	uxth	r2, r3
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	3b01      	subs	r3, #1
 80073e6:	b29a      	uxth	r2, r3
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d034      	beq.n	8007460 <HAL_I2C_Mem_Read+0x1d0>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d130      	bne.n	8007460 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	9300      	str	r3, [sp, #0]
 8007402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007404:	2200      	movs	r2, #0
 8007406:	2180      	movs	r1, #128	; 0x80
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f000 f95b 	bl	80076c4 <I2C_WaitOnFlagUntilTimeout>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d001      	beq.n	8007418 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e04d      	b.n	80074b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800741c:	b29b      	uxth	r3, r3
 800741e:	2bff      	cmp	r3, #255	; 0xff
 8007420:	d90e      	bls.n	8007440 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	22ff      	movs	r2, #255	; 0xff
 8007426:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800742c:	b2da      	uxtb	r2, r3
 800742e:	8979      	ldrh	r1, [r7, #10]
 8007430:	2300      	movs	r3, #0
 8007432:	9300      	str	r3, [sp, #0]
 8007434:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f000 faeb 	bl	8007a14 <I2C_TransferConfig>
 800743e:	e00f      	b.n	8007460 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007444:	b29a      	uxth	r2, r3
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800744e:	b2da      	uxtb	r2, r3
 8007450:	8979      	ldrh	r1, [r7, #10]
 8007452:	2300      	movs	r3, #0
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f000 fada 	bl	8007a14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007464:	b29b      	uxth	r3, r3
 8007466:	2b00      	cmp	r3, #0
 8007468:	d19a      	bne.n	80073a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f000 f9a8 	bl	80077c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d001      	beq.n	800747e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e01a      	b.n	80074b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	2220      	movs	r2, #32
 8007484:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	6859      	ldr	r1, [r3, #4]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	4b0b      	ldr	r3, [pc, #44]	; (80074c0 <HAL_I2C_Mem_Read+0x230>)
 8007492:	400b      	ands	r3, r1
 8007494:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2220      	movs	r2, #32
 800749a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80074ae:	2300      	movs	r3, #0
 80074b0:	e000      	b.n	80074b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80074b2:	2302      	movs	r3, #2
  }
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3718      	adds	r7, #24
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	80002400 	.word	0x80002400
 80074c0:	fe00e800 	.word	0xfe00e800

080074c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d005      	beq.n	80074f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	68f9      	ldr	r1, [r7, #12]
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	4798      	blx	r3
  }
}
 80074f0:	bf00      	nop
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007506:	b2db      	uxtb	r3, r3
}
 8007508:	4618      	mov	r0, r3
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8007520:	4618      	mov	r0, r3
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af02      	add	r7, sp, #8
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	4608      	mov	r0, r1
 8007536:	4611      	mov	r1, r2
 8007538:	461a      	mov	r2, r3
 800753a:	4603      	mov	r3, r0
 800753c:	817b      	strh	r3, [r7, #10]
 800753e:	460b      	mov	r3, r1
 8007540:	813b      	strh	r3, [r7, #8]
 8007542:	4613      	mov	r3, r2
 8007544:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007546:	88fb      	ldrh	r3, [r7, #6]
 8007548:	b2da      	uxtb	r2, r3
 800754a:	8979      	ldrh	r1, [r7, #10]
 800754c:	4b20      	ldr	r3, [pc, #128]	; (80075d0 <I2C_RequestMemoryWrite+0xa4>)
 800754e:	9300      	str	r3, [sp, #0]
 8007550:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 fa5d 	bl	8007a14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800755a:	69fa      	ldr	r2, [r7, #28]
 800755c:	69b9      	ldr	r1, [r7, #24]
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f000 f8f0 	bl	8007744 <I2C_WaitOnTXISFlagUntilTimeout>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d001      	beq.n	800756e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	e02c      	b.n	80075c8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800756e:	88fb      	ldrh	r3, [r7, #6]
 8007570:	2b01      	cmp	r3, #1
 8007572:	d105      	bne.n	8007580 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007574:	893b      	ldrh	r3, [r7, #8]
 8007576:	b2da      	uxtb	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	629a      	str	r2, [r3, #40]	; 0x28
 800757e:	e015      	b.n	80075ac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007580:	893b      	ldrh	r3, [r7, #8]
 8007582:	0a1b      	lsrs	r3, r3, #8
 8007584:	b29b      	uxth	r3, r3
 8007586:	b2da      	uxtb	r2, r3
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800758e:	69fa      	ldr	r2, [r7, #28]
 8007590:	69b9      	ldr	r1, [r7, #24]
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f000 f8d6 	bl	8007744 <I2C_WaitOnTXISFlagUntilTimeout>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d001      	beq.n	80075a2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e012      	b.n	80075c8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80075a2:	893b      	ldrh	r3, [r7, #8]
 80075a4:	b2da      	uxtb	r2, r3
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	69bb      	ldr	r3, [r7, #24]
 80075b2:	2200      	movs	r2, #0
 80075b4:	2180      	movs	r1, #128	; 0x80
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 f884 	bl	80076c4 <I2C_WaitOnFlagUntilTimeout>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d001      	beq.n	80075c6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	e000      	b.n	80075c8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80075c6:	2300      	movs	r3, #0
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3710      	adds	r7, #16
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}
 80075d0:	80002000 	.word	0x80002000

080075d4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b086      	sub	sp, #24
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	4608      	mov	r0, r1
 80075de:	4611      	mov	r1, r2
 80075e0:	461a      	mov	r2, r3
 80075e2:	4603      	mov	r3, r0
 80075e4:	817b      	strh	r3, [r7, #10]
 80075e6:	460b      	mov	r3, r1
 80075e8:	813b      	strh	r3, [r7, #8]
 80075ea:	4613      	mov	r3, r2
 80075ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80075ee:	88fb      	ldrh	r3, [r7, #6]
 80075f0:	b2da      	uxtb	r2, r3
 80075f2:	8979      	ldrh	r1, [r7, #10]
 80075f4:	4b20      	ldr	r3, [pc, #128]	; (8007678 <I2C_RequestMemoryRead+0xa4>)
 80075f6:	9300      	str	r3, [sp, #0]
 80075f8:	2300      	movs	r3, #0
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 fa0a 	bl	8007a14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007600:	69fa      	ldr	r2, [r7, #28]
 8007602:	69b9      	ldr	r1, [r7, #24]
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f000 f89d 	bl	8007744 <I2C_WaitOnTXISFlagUntilTimeout>
 800760a:	4603      	mov	r3, r0
 800760c:	2b00      	cmp	r3, #0
 800760e:	d001      	beq.n	8007614 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e02c      	b.n	800766e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007614:	88fb      	ldrh	r3, [r7, #6]
 8007616:	2b01      	cmp	r3, #1
 8007618:	d105      	bne.n	8007626 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800761a:	893b      	ldrh	r3, [r7, #8]
 800761c:	b2da      	uxtb	r2, r3
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	629a      	str	r2, [r3, #40]	; 0x28
 8007624:	e015      	b.n	8007652 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007626:	893b      	ldrh	r3, [r7, #8]
 8007628:	0a1b      	lsrs	r3, r3, #8
 800762a:	b29b      	uxth	r3, r3
 800762c:	b2da      	uxtb	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007634:	69fa      	ldr	r2, [r7, #28]
 8007636:	69b9      	ldr	r1, [r7, #24]
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f000 f883 	bl	8007744 <I2C_WaitOnTXISFlagUntilTimeout>
 800763e:	4603      	mov	r3, r0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d001      	beq.n	8007648 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007644:	2301      	movs	r3, #1
 8007646:	e012      	b.n	800766e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007648:	893b      	ldrh	r3, [r7, #8]
 800764a:	b2da      	uxtb	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	9300      	str	r3, [sp, #0]
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	2200      	movs	r2, #0
 800765a:	2140      	movs	r1, #64	; 0x40
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f000 f831 	bl	80076c4 <I2C_WaitOnFlagUntilTimeout>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d001      	beq.n	800766c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007668:	2301      	movs	r3, #1
 800766a:	e000      	b.n	800766e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	3710      	adds	r7, #16
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	80002000 	.word	0x80002000

0800767c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	f003 0302 	and.w	r3, r3, #2
 800768e:	2b02      	cmp	r3, #2
 8007690:	d103      	bne.n	800769a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	2200      	movs	r2, #0
 8007698:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	f003 0301 	and.w	r3, r3, #1
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d007      	beq.n	80076b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	699a      	ldr	r2, [r3, #24]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f042 0201 	orr.w	r2, r2, #1
 80076b6:	619a      	str	r2, [r3, #24]
  }
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	603b      	str	r3, [r7, #0]
 80076d0:	4613      	mov	r3, r2
 80076d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076d4:	e022      	b.n	800771c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076dc:	d01e      	beq.n	800771c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076de:	f7fe fa01 	bl	8005ae4 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	683a      	ldr	r2, [r7, #0]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d302      	bcc.n	80076f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d113      	bne.n	800771c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076f8:	f043 0220 	orr.w	r2, r3, #32
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2220      	movs	r2, #32
 8007704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2200      	movs	r2, #0
 8007714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e00f      	b.n	800773c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	699a      	ldr	r2, [r3, #24]
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	4013      	ands	r3, r2
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	429a      	cmp	r2, r3
 800772a:	bf0c      	ite	eq
 800772c:	2301      	moveq	r3, #1
 800772e:	2300      	movne	r3, #0
 8007730:	b2db      	uxtb	r3, r3
 8007732:	461a      	mov	r2, r3
 8007734:	79fb      	ldrb	r3, [r7, #7]
 8007736:	429a      	cmp	r2, r3
 8007738:	d0cd      	beq.n	80076d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800773a:	2300      	movs	r3, #0
}
 800773c:	4618      	mov	r0, r3
 800773e:	3710      	adds	r7, #16
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007750:	e02c      	b.n	80077ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	68b9      	ldr	r1, [r7, #8]
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 f870 	bl	800783c <I2C_IsErrorOccurred>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d001      	beq.n	8007766 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e02a      	b.n	80077bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800776c:	d01e      	beq.n	80077ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800776e:	f7fe f9b9 	bl	8005ae4 <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	429a      	cmp	r2, r3
 800777c:	d302      	bcc.n	8007784 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d113      	bne.n	80077ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007788:	f043 0220 	orr.w	r2, r3, #32
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2220      	movs	r2, #32
 8007794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2200      	movs	r2, #0
 800779c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e007      	b.n	80077bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	699b      	ldr	r3, [r3, #24]
 80077b2:	f003 0302 	and.w	r3, r3, #2
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d1cb      	bne.n	8007752 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80077ba:	2300      	movs	r3, #0
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80077d0:	e028      	b.n	8007824 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	68b9      	ldr	r1, [r7, #8]
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f000 f830 	bl	800783c <I2C_IsErrorOccurred>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d001      	beq.n	80077e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e026      	b.n	8007834 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077e6:	f7fe f97d 	bl	8005ae4 <HAL_GetTick>
 80077ea:	4602      	mov	r2, r0
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	68ba      	ldr	r2, [r7, #8]
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d302      	bcc.n	80077fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d113      	bne.n	8007824 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007800:	f043 0220 	orr.w	r2, r3, #32
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2220      	movs	r2, #32
 800780c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2200      	movs	r2, #0
 8007814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e007      	b.n	8007834 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	699b      	ldr	r3, [r3, #24]
 800782a:	f003 0320 	and.w	r3, r3, #32
 800782e:	2b20      	cmp	r3, #32
 8007830:	d1cf      	bne.n	80077d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007832:	2300      	movs	r3, #0
}
 8007834:	4618      	mov	r0, r3
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b08a      	sub	sp, #40	; 0x28
 8007840:	af00      	add	r7, sp, #0
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007848:	2300      	movs	r3, #0
 800784a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	699b      	ldr	r3, [r3, #24]
 8007854:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007856:	2300      	movs	r3, #0
 8007858:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	f003 0310 	and.w	r3, r3, #16
 8007864:	2b00      	cmp	r3, #0
 8007866:	d075      	beq.n	8007954 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2210      	movs	r2, #16
 800786e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007870:	e056      	b.n	8007920 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007878:	d052      	beq.n	8007920 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800787a:	f7fe f933 	bl	8005ae4 <HAL_GetTick>
 800787e:	4602      	mov	r2, r0
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	1ad3      	subs	r3, r2, r3
 8007884:	68ba      	ldr	r2, [r7, #8]
 8007886:	429a      	cmp	r2, r3
 8007888:	d302      	bcc.n	8007890 <I2C_IsErrorOccurred+0x54>
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d147      	bne.n	8007920 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800789a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80078a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078b2:	d12e      	bne.n	8007912 <I2C_IsErrorOccurred+0xd6>
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078ba:	d02a      	beq.n	8007912 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80078bc:	7cfb      	ldrb	r3, [r7, #19]
 80078be:	2b20      	cmp	r3, #32
 80078c0:	d027      	beq.n	8007912 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078d0:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80078d2:	f7fe f907 	bl	8005ae4 <HAL_GetTick>
 80078d6:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80078d8:	e01b      	b.n	8007912 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80078da:	f7fe f903 	bl	8005ae4 <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	2b19      	cmp	r3, #25
 80078e6:	d914      	bls.n	8007912 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ec:	f043 0220 	orr.w	r2, r3, #32
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2220      	movs	r2, #32
 80078f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2200      	movs	r2, #0
 8007900:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	f003 0320 	and.w	r3, r3, #32
 800791c:	2b20      	cmp	r3, #32
 800791e:	d1dc      	bne.n	80078da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	699b      	ldr	r3, [r3, #24]
 8007926:	f003 0320 	and.w	r3, r3, #32
 800792a:	2b20      	cmp	r3, #32
 800792c:	d003      	beq.n	8007936 <I2C_IsErrorOccurred+0xfa>
 800792e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007932:	2b00      	cmp	r3, #0
 8007934:	d09d      	beq.n	8007872 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007936:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800793a:	2b00      	cmp	r3, #0
 800793c:	d103      	bne.n	8007946 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2220      	movs	r2, #32
 8007944:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007946:	6a3b      	ldr	r3, [r7, #32]
 8007948:	f043 0304 	orr.w	r3, r3, #4
 800794c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	699b      	ldr	r3, [r3, #24]
 800795a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800795c:	69bb      	ldr	r3, [r7, #24]
 800795e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007962:	2b00      	cmp	r3, #0
 8007964:	d00b      	beq.n	800797e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007966:	6a3b      	ldr	r3, [r7, #32]
 8007968:	f043 0301 	orr.w	r3, r3, #1
 800796c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007976:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00b      	beq.n	80079a0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007988:	6a3b      	ldr	r3, [r7, #32]
 800798a:	f043 0308 	orr.w	r3, r3, #8
 800798e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007998:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80079a0:	69bb      	ldr	r3, [r7, #24]
 80079a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00b      	beq.n	80079c2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80079aa:	6a3b      	ldr	r3, [r7, #32]
 80079ac:	f043 0302 	orr.w	r3, r3, #2
 80079b0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80079c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d01c      	beq.n	8007a04 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80079ca:	68f8      	ldr	r0, [r7, #12]
 80079cc:	f7ff fe56 	bl	800767c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6859      	ldr	r1, [r3, #4]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	4b0d      	ldr	r3, [pc, #52]	; (8007a10 <I2C_IsErrorOccurred+0x1d4>)
 80079dc:	400b      	ands	r3, r1
 80079de:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	431a      	orrs	r2, r3
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2220      	movs	r2, #32
 80079f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8007a04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3728      	adds	r7, #40	; 0x28
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}
 8007a10:	fe00e800 	.word	0xfe00e800

08007a14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b087      	sub	sp, #28
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	607b      	str	r3, [r7, #4]
 8007a1e:	460b      	mov	r3, r1
 8007a20:	817b      	strh	r3, [r7, #10]
 8007a22:	4613      	mov	r3, r2
 8007a24:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a26:	897b      	ldrh	r3, [r7, #10]
 8007a28:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a2c:	7a7b      	ldrb	r3, [r7, #9]
 8007a2e:	041b      	lsls	r3, r3, #16
 8007a30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a34:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a3a:	6a3b      	ldr	r3, [r7, #32]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a42:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	685a      	ldr	r2, [r3, #4]
 8007a4a:	6a3b      	ldr	r3, [r7, #32]
 8007a4c:	0d5b      	lsrs	r3, r3, #21
 8007a4e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007a52:	4b08      	ldr	r3, [pc, #32]	; (8007a74 <I2C_TransferConfig+0x60>)
 8007a54:	430b      	orrs	r3, r1
 8007a56:	43db      	mvns	r3, r3
 8007a58:	ea02 0103 	and.w	r1, r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	697a      	ldr	r2, [r7, #20]
 8007a62:	430a      	orrs	r2, r1
 8007a64:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007a66:	bf00      	nop
 8007a68:	371c      	adds	r7, #28
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	03ff63ff 	.word	0x03ff63ff

08007a78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	2b20      	cmp	r3, #32
 8007a8c:	d138      	bne.n	8007b00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d101      	bne.n	8007a9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007a98:	2302      	movs	r3, #2
 8007a9a:	e032      	b.n	8007b02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2224      	movs	r2, #36	; 0x24
 8007aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f022 0201 	bic.w	r2, r2, #1
 8007aba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007aca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6819      	ldr	r1, [r3, #0]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	683a      	ldr	r2, [r7, #0]
 8007ad8:	430a      	orrs	r2, r1
 8007ada:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f042 0201 	orr.w	r2, r2, #1
 8007aea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2220      	movs	r2, #32
 8007af0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007afc:	2300      	movs	r3, #0
 8007afe:	e000      	b.n	8007b02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007b00:	2302      	movs	r3, #2
  }
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	370c      	adds	r7, #12
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr

08007b0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007b0e:	b480      	push	{r7}
 8007b10:	b085      	sub	sp, #20
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
 8007b16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b1e:	b2db      	uxtb	r3, r3
 8007b20:	2b20      	cmp	r3, #32
 8007b22:	d139      	bne.n	8007b98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d101      	bne.n	8007b32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007b2e:	2302      	movs	r3, #2
 8007b30:	e033      	b.n	8007b9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2224      	movs	r2, #36	; 0x24
 8007b3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 0201 	bic.w	r2, r2, #1
 8007b50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007b60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	021b      	lsls	r3, r3, #8
 8007b66:	68fa      	ldr	r2, [r7, #12]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f042 0201 	orr.w	r2, r2, #1
 8007b82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2220      	movs	r2, #32
 8007b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007b94:	2300      	movs	r3, #0
 8007b96:	e000      	b.n	8007b9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007b98:	2302      	movs	r3, #2
  }
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3714      	adds	r7, #20
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
	...

08007ba8 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007bb0:	4b0b      	ldr	r3, [pc, #44]	; (8007be0 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bb4:	4a0a      	ldr	r2, [pc, #40]	; (8007be0 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007bb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007bba:	6453      	str	r3, [r2, #68]	; 0x44
 8007bbc:	4b08      	ldr	r3, [pc, #32]	; (8007be0 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bc4:	60fb      	str	r3, [r7, #12]
 8007bc6:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMC, (uint32_t)ConfigFastModePlus);
 8007bc8:	4b06      	ldr	r3, [pc, #24]	; (8007be4 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8007bca:	685a      	ldr	r2, [r3, #4]
 8007bcc:	4905      	ldr	r1, [pc, #20]	; (8007be4 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	604b      	str	r3, [r1, #4]
}
 8007bd4:	bf00      	nop
 8007bd6:	3714      	adds	r7, #20
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr
 8007be0:	40023800 	.word	0x40023800
 8007be4:	40013800 	.word	0x40013800

08007be8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007bec:	4b05      	ldr	r3, [pc, #20]	; (8007c04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a04      	ldr	r2, [pc, #16]	; (8007c04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bf6:	6013      	str	r3, [r2, #0]
}
 8007bf8:	bf00      	nop
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	40007000 	.word	0x40007000

08007c08 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007c12:	4b23      	ldr	r3, [pc, #140]	; (8007ca0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c16:	4a22      	ldr	r2, [pc, #136]	; (8007ca0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8007c1e:	4b20      	ldr	r3, [pc, #128]	; (8007ca0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c26:	603b      	str	r3, [r7, #0]
 8007c28:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007c2a:	4b1e      	ldr	r3, [pc, #120]	; (8007ca4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a1d      	ldr	r2, [pc, #116]	; (8007ca4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c34:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007c36:	f7fd ff55 	bl	8005ae4 <HAL_GetTick>
 8007c3a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007c3c:	e009      	b.n	8007c52 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007c3e:	f7fd ff51 	bl	8005ae4 <HAL_GetTick>
 8007c42:	4602      	mov	r2, r0
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	1ad3      	subs	r3, r2, r3
 8007c48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c4c:	d901      	bls.n	8007c52 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007c4e:	2303      	movs	r3, #3
 8007c50:	e022      	b.n	8007c98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007c52:	4b14      	ldr	r3, [pc, #80]	; (8007ca4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c5e:	d1ee      	bne.n	8007c3e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007c60:	4b10      	ldr	r3, [pc, #64]	; (8007ca4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a0f      	ldr	r2, [pc, #60]	; (8007ca4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c6a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007c6c:	f7fd ff3a 	bl	8005ae4 <HAL_GetTick>
 8007c70:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007c72:	e009      	b.n	8007c88 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007c74:	f7fd ff36 	bl	8005ae4 <HAL_GetTick>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c82:	d901      	bls.n	8007c88 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007c84:	2303      	movs	r3, #3
 8007c86:	e007      	b.n	8007c98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007c88:	4b06      	ldr	r3, [pc, #24]	; (8007ca4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007c94:	d1ee      	bne.n	8007c74 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007c96:	2300      	movs	r3, #0
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3708      	adds	r7, #8
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}
 8007ca0:	40023800 	.word	0x40023800
 8007ca4:	40007000 	.word	0x40007000

08007ca8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b086      	sub	sp, #24
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d101      	bne.n	8007cbe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e29b      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f000 8087 	beq.w	8007dda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007ccc:	4b96      	ldr	r3, [pc, #600]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f003 030c 	and.w	r3, r3, #12
 8007cd4:	2b04      	cmp	r3, #4
 8007cd6:	d00c      	beq.n	8007cf2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007cd8:	4b93      	ldr	r3, [pc, #588]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f003 030c 	and.w	r3, r3, #12
 8007ce0:	2b08      	cmp	r3, #8
 8007ce2:	d112      	bne.n	8007d0a <HAL_RCC_OscConfig+0x62>
 8007ce4:	4b90      	ldr	r3, [pc, #576]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007cf0:	d10b      	bne.n	8007d0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cf2:	4b8d      	ldr	r3, [pc, #564]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d06c      	beq.n	8007dd8 <HAL_RCC_OscConfig+0x130>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d168      	bne.n	8007dd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e275      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d12:	d106      	bne.n	8007d22 <HAL_RCC_OscConfig+0x7a>
 8007d14:	4b84      	ldr	r3, [pc, #528]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a83      	ldr	r2, [pc, #524]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d1e:	6013      	str	r3, [r2, #0]
 8007d20:	e02e      	b.n	8007d80 <HAL_RCC_OscConfig+0xd8>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10c      	bne.n	8007d44 <HAL_RCC_OscConfig+0x9c>
 8007d2a:	4b7f      	ldr	r3, [pc, #508]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a7e      	ldr	r2, [pc, #504]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d34:	6013      	str	r3, [r2, #0]
 8007d36:	4b7c      	ldr	r3, [pc, #496]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a7b      	ldr	r2, [pc, #492]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d40:	6013      	str	r3, [r2, #0]
 8007d42:	e01d      	b.n	8007d80 <HAL_RCC_OscConfig+0xd8>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d4c:	d10c      	bne.n	8007d68 <HAL_RCC_OscConfig+0xc0>
 8007d4e:	4b76      	ldr	r3, [pc, #472]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a75      	ldr	r2, [pc, #468]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d58:	6013      	str	r3, [r2, #0]
 8007d5a:	4b73      	ldr	r3, [pc, #460]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a72      	ldr	r2, [pc, #456]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d64:	6013      	str	r3, [r2, #0]
 8007d66:	e00b      	b.n	8007d80 <HAL_RCC_OscConfig+0xd8>
 8007d68:	4b6f      	ldr	r3, [pc, #444]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a6e      	ldr	r2, [pc, #440]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d72:	6013      	str	r3, [r2, #0]
 8007d74:	4b6c      	ldr	r3, [pc, #432]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a6b      	ldr	r2, [pc, #428]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007d7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d013      	beq.n	8007db0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d88:	f7fd feac 	bl	8005ae4 <HAL_GetTick>
 8007d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d8e:	e008      	b.n	8007da2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d90:	f7fd fea8 	bl	8005ae4 <HAL_GetTick>
 8007d94:	4602      	mov	r2, r0
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	1ad3      	subs	r3, r2, r3
 8007d9a:	2b64      	cmp	r3, #100	; 0x64
 8007d9c:	d901      	bls.n	8007da2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007d9e:	2303      	movs	r3, #3
 8007da0:	e229      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007da2:	4b61      	ldr	r3, [pc, #388]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d0f0      	beq.n	8007d90 <HAL_RCC_OscConfig+0xe8>
 8007dae:	e014      	b.n	8007dda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007db0:	f7fd fe98 	bl	8005ae4 <HAL_GetTick>
 8007db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007db6:	e008      	b.n	8007dca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007db8:	f7fd fe94 	bl	8005ae4 <HAL_GetTick>
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	1ad3      	subs	r3, r2, r3
 8007dc2:	2b64      	cmp	r3, #100	; 0x64
 8007dc4:	d901      	bls.n	8007dca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	e215      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dca:	4b57      	ldr	r3, [pc, #348]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1f0      	bne.n	8007db8 <HAL_RCC_OscConfig+0x110>
 8007dd6:	e000      	b.n	8007dda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f003 0302 	and.w	r3, r3, #2
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d069      	beq.n	8007eba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007de6:	4b50      	ldr	r3, [pc, #320]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f003 030c 	and.w	r3, r3, #12
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00b      	beq.n	8007e0a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007df2:	4b4d      	ldr	r3, [pc, #308]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	f003 030c 	and.w	r3, r3, #12
 8007dfa:	2b08      	cmp	r3, #8
 8007dfc:	d11c      	bne.n	8007e38 <HAL_RCC_OscConfig+0x190>
 8007dfe:	4b4a      	ldr	r3, [pc, #296]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d116      	bne.n	8007e38 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e0a:	4b47      	ldr	r3, [pc, #284]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f003 0302 	and.w	r3, r3, #2
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d005      	beq.n	8007e22 <HAL_RCC_OscConfig+0x17a>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d001      	beq.n	8007e22 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e1e9      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e22:	4b41      	ldr	r3, [pc, #260]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	00db      	lsls	r3, r3, #3
 8007e30:	493d      	ldr	r1, [pc, #244]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e32:	4313      	orrs	r3, r2
 8007e34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e36:	e040      	b.n	8007eba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d023      	beq.n	8007e88 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e40:	4b39      	ldr	r3, [pc, #228]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a38      	ldr	r2, [pc, #224]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e46:	f043 0301 	orr.w	r3, r3, #1
 8007e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e4c:	f7fd fe4a 	bl	8005ae4 <HAL_GetTick>
 8007e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e52:	e008      	b.n	8007e66 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e54:	f7fd fe46 	bl	8005ae4 <HAL_GetTick>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	2b02      	cmp	r3, #2
 8007e60:	d901      	bls.n	8007e66 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007e62:	2303      	movs	r3, #3
 8007e64:	e1c7      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e66:	4b30      	ldr	r3, [pc, #192]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 0302 	and.w	r3, r3, #2
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d0f0      	beq.n	8007e54 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e72:	4b2d      	ldr	r3, [pc, #180]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	00db      	lsls	r3, r3, #3
 8007e80:	4929      	ldr	r1, [pc, #164]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e82:	4313      	orrs	r3, r2
 8007e84:	600b      	str	r3, [r1, #0]
 8007e86:	e018      	b.n	8007eba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e88:	4b27      	ldr	r3, [pc, #156]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a26      	ldr	r2, [pc, #152]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007e8e:	f023 0301 	bic.w	r3, r3, #1
 8007e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e94:	f7fd fe26 	bl	8005ae4 <HAL_GetTick>
 8007e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e9a:	e008      	b.n	8007eae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e9c:	f7fd fe22 	bl	8005ae4 <HAL_GetTick>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	d901      	bls.n	8007eae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e1a3      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007eae:	4b1e      	ldr	r3, [pc, #120]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 0302 	and.w	r3, r3, #2
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d1f0      	bne.n	8007e9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f003 0308 	and.w	r3, r3, #8
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d038      	beq.n	8007f38 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	695b      	ldr	r3, [r3, #20]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d019      	beq.n	8007f02 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ece:	4b16      	ldr	r3, [pc, #88]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007ed0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ed2:	4a15      	ldr	r2, [pc, #84]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007ed4:	f043 0301 	orr.w	r3, r3, #1
 8007ed8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eda:	f7fd fe03 	bl	8005ae4 <HAL_GetTick>
 8007ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ee0:	e008      	b.n	8007ef4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ee2:	f7fd fdff 	bl	8005ae4 <HAL_GetTick>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	1ad3      	subs	r3, r2, r3
 8007eec:	2b02      	cmp	r3, #2
 8007eee:	d901      	bls.n	8007ef4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007ef0:	2303      	movs	r3, #3
 8007ef2:	e180      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ef4:	4b0c      	ldr	r3, [pc, #48]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ef8:	f003 0302 	and.w	r3, r3, #2
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d0f0      	beq.n	8007ee2 <HAL_RCC_OscConfig+0x23a>
 8007f00:	e01a      	b.n	8007f38 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f02:	4b09      	ldr	r3, [pc, #36]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007f04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f06:	4a08      	ldr	r2, [pc, #32]	; (8007f28 <HAL_RCC_OscConfig+0x280>)
 8007f08:	f023 0301 	bic.w	r3, r3, #1
 8007f0c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f0e:	f7fd fde9 	bl	8005ae4 <HAL_GetTick>
 8007f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f14:	e00a      	b.n	8007f2c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f16:	f7fd fde5 	bl	8005ae4 <HAL_GetTick>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	1ad3      	subs	r3, r2, r3
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d903      	bls.n	8007f2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007f24:	2303      	movs	r3, #3
 8007f26:	e166      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
 8007f28:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f2c:	4b92      	ldr	r3, [pc, #584]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007f2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f30:	f003 0302 	and.w	r3, r3, #2
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d1ee      	bne.n	8007f16 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	f000 80a4 	beq.w	800808e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f46:	4b8c      	ldr	r3, [pc, #560]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d10d      	bne.n	8007f6e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f52:	4b89      	ldr	r3, [pc, #548]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f56:	4a88      	ldr	r2, [pc, #544]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007f58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f5c:	6413      	str	r3, [r2, #64]	; 0x40
 8007f5e:	4b86      	ldr	r3, [pc, #536]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f66:	60bb      	str	r3, [r7, #8]
 8007f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f6e:	4b83      	ldr	r3, [pc, #524]	; (800817c <HAL_RCC_OscConfig+0x4d4>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d118      	bne.n	8007fac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007f7a:	4b80      	ldr	r3, [pc, #512]	; (800817c <HAL_RCC_OscConfig+0x4d4>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a7f      	ldr	r2, [pc, #508]	; (800817c <HAL_RCC_OscConfig+0x4d4>)
 8007f80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f86:	f7fd fdad 	bl	8005ae4 <HAL_GetTick>
 8007f8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f8c:	e008      	b.n	8007fa0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f8e:	f7fd fda9 	bl	8005ae4 <HAL_GetTick>
 8007f92:	4602      	mov	r2, r0
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	2b64      	cmp	r3, #100	; 0x64
 8007f9a:	d901      	bls.n	8007fa0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	e12a      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007fa0:	4b76      	ldr	r3, [pc, #472]	; (800817c <HAL_RCC_OscConfig+0x4d4>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d0f0      	beq.n	8007f8e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d106      	bne.n	8007fc2 <HAL_RCC_OscConfig+0x31a>
 8007fb4:	4b70      	ldr	r3, [pc, #448]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fb8:	4a6f      	ldr	r2, [pc, #444]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007fba:	f043 0301 	orr.w	r3, r3, #1
 8007fbe:	6713      	str	r3, [r2, #112]	; 0x70
 8007fc0:	e02d      	b.n	800801e <HAL_RCC_OscConfig+0x376>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	689b      	ldr	r3, [r3, #8]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d10c      	bne.n	8007fe4 <HAL_RCC_OscConfig+0x33c>
 8007fca:	4b6b      	ldr	r3, [pc, #428]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fce:	4a6a      	ldr	r2, [pc, #424]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007fd0:	f023 0301 	bic.w	r3, r3, #1
 8007fd4:	6713      	str	r3, [r2, #112]	; 0x70
 8007fd6:	4b68      	ldr	r3, [pc, #416]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fda:	4a67      	ldr	r2, [pc, #412]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007fdc:	f023 0304 	bic.w	r3, r3, #4
 8007fe0:	6713      	str	r3, [r2, #112]	; 0x70
 8007fe2:	e01c      	b.n	800801e <HAL_RCC_OscConfig+0x376>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	2b05      	cmp	r3, #5
 8007fea:	d10c      	bne.n	8008006 <HAL_RCC_OscConfig+0x35e>
 8007fec:	4b62      	ldr	r3, [pc, #392]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007fee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ff0:	4a61      	ldr	r2, [pc, #388]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007ff2:	f043 0304 	orr.w	r3, r3, #4
 8007ff6:	6713      	str	r3, [r2, #112]	; 0x70
 8007ff8:	4b5f      	ldr	r3, [pc, #380]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ffc:	4a5e      	ldr	r2, [pc, #376]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8007ffe:	f043 0301 	orr.w	r3, r3, #1
 8008002:	6713      	str	r3, [r2, #112]	; 0x70
 8008004:	e00b      	b.n	800801e <HAL_RCC_OscConfig+0x376>
 8008006:	4b5c      	ldr	r3, [pc, #368]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800800a:	4a5b      	ldr	r2, [pc, #364]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 800800c:	f023 0301 	bic.w	r3, r3, #1
 8008010:	6713      	str	r3, [r2, #112]	; 0x70
 8008012:	4b59      	ldr	r3, [pc, #356]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008016:	4a58      	ldr	r2, [pc, #352]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008018:	f023 0304 	bic.w	r3, r3, #4
 800801c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d015      	beq.n	8008052 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008026:	f7fd fd5d 	bl	8005ae4 <HAL_GetTick>
 800802a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800802c:	e00a      	b.n	8008044 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800802e:	f7fd fd59 	bl	8005ae4 <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	f241 3288 	movw	r2, #5000	; 0x1388
 800803c:	4293      	cmp	r3, r2
 800803e:	d901      	bls.n	8008044 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	e0d8      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008044:	4b4c      	ldr	r3, [pc, #304]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008048:	f003 0302 	and.w	r3, r3, #2
 800804c:	2b00      	cmp	r3, #0
 800804e:	d0ee      	beq.n	800802e <HAL_RCC_OscConfig+0x386>
 8008050:	e014      	b.n	800807c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008052:	f7fd fd47 	bl	8005ae4 <HAL_GetTick>
 8008056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008058:	e00a      	b.n	8008070 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800805a:	f7fd fd43 	bl	8005ae4 <HAL_GetTick>
 800805e:	4602      	mov	r2, r0
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	1ad3      	subs	r3, r2, r3
 8008064:	f241 3288 	movw	r2, #5000	; 0x1388
 8008068:	4293      	cmp	r3, r2
 800806a:	d901      	bls.n	8008070 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800806c:	2303      	movs	r3, #3
 800806e:	e0c2      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008070:	4b41      	ldr	r3, [pc, #260]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008074:	f003 0302 	and.w	r3, r3, #2
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1ee      	bne.n	800805a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800807c:	7dfb      	ldrb	r3, [r7, #23]
 800807e:	2b01      	cmp	r3, #1
 8008080:	d105      	bne.n	800808e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008082:	4b3d      	ldr	r3, [pc, #244]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008086:	4a3c      	ldr	r2, [pc, #240]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800808c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	699b      	ldr	r3, [r3, #24]
 8008092:	2b00      	cmp	r3, #0
 8008094:	f000 80ae 	beq.w	80081f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008098:	4b37      	ldr	r3, [pc, #220]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f003 030c 	and.w	r3, r3, #12
 80080a0:	2b08      	cmp	r3, #8
 80080a2:	d06d      	beq.n	8008180 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	699b      	ldr	r3, [r3, #24]
 80080a8:	2b02      	cmp	r3, #2
 80080aa:	d14b      	bne.n	8008144 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080ac:	4b32      	ldr	r3, [pc, #200]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a31      	ldr	r2, [pc, #196]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 80080b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80080b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080b8:	f7fd fd14 	bl	8005ae4 <HAL_GetTick>
 80080bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080be:	e008      	b.n	80080d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080c0:	f7fd fd10 	bl	8005ae4 <HAL_GetTick>
 80080c4:	4602      	mov	r2, r0
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	1ad3      	subs	r3, r2, r3
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	d901      	bls.n	80080d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80080ce:	2303      	movs	r3, #3
 80080d0:	e091      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080d2:	4b29      	ldr	r3, [pc, #164]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1f0      	bne.n	80080c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	69da      	ldr	r2, [r3, #28]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a1b      	ldr	r3, [r3, #32]
 80080e6:	431a      	orrs	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ec:	019b      	lsls	r3, r3, #6
 80080ee:	431a      	orrs	r2, r3
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f4:	085b      	lsrs	r3, r3, #1
 80080f6:	3b01      	subs	r3, #1
 80080f8:	041b      	lsls	r3, r3, #16
 80080fa:	431a      	orrs	r2, r3
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008100:	061b      	lsls	r3, r3, #24
 8008102:	431a      	orrs	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008108:	071b      	lsls	r3, r3, #28
 800810a:	491b      	ldr	r1, [pc, #108]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 800810c:	4313      	orrs	r3, r2
 800810e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008110:	4b19      	ldr	r3, [pc, #100]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a18      	ldr	r2, [pc, #96]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008116:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800811a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800811c:	f7fd fce2 	bl	8005ae4 <HAL_GetTick>
 8008120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008122:	e008      	b.n	8008136 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008124:	f7fd fcde 	bl	8005ae4 <HAL_GetTick>
 8008128:	4602      	mov	r2, r0
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	2b02      	cmp	r3, #2
 8008130:	d901      	bls.n	8008136 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8008132:	2303      	movs	r3, #3
 8008134:	e05f      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008136:	4b10      	ldr	r3, [pc, #64]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800813e:	2b00      	cmp	r3, #0
 8008140:	d0f0      	beq.n	8008124 <HAL_RCC_OscConfig+0x47c>
 8008142:	e057      	b.n	80081f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008144:	4b0c      	ldr	r3, [pc, #48]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a0b      	ldr	r2, [pc, #44]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 800814a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800814e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008150:	f7fd fcc8 	bl	8005ae4 <HAL_GetTick>
 8008154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008156:	e008      	b.n	800816a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008158:	f7fd fcc4 	bl	8005ae4 <HAL_GetTick>
 800815c:	4602      	mov	r2, r0
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	2b02      	cmp	r3, #2
 8008164:	d901      	bls.n	800816a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8008166:	2303      	movs	r3, #3
 8008168:	e045      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800816a:	4b03      	ldr	r3, [pc, #12]	; (8008178 <HAL_RCC_OscConfig+0x4d0>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1f0      	bne.n	8008158 <HAL_RCC_OscConfig+0x4b0>
 8008176:	e03d      	b.n	80081f4 <HAL_RCC_OscConfig+0x54c>
 8008178:	40023800 	.word	0x40023800
 800817c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8008180:	4b1f      	ldr	r3, [pc, #124]	; (8008200 <HAL_RCC_OscConfig+0x558>)
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	699b      	ldr	r3, [r3, #24]
 800818a:	2b01      	cmp	r3, #1
 800818c:	d030      	beq.n	80081f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008198:	429a      	cmp	r2, r3
 800819a:	d129      	bne.n	80081f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d122      	bne.n	80081f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80081aa:	68fa      	ldr	r2, [r7, #12]
 80081ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80081b0:	4013      	ands	r3, r2
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80081b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d119      	bne.n	80081f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081c6:	085b      	lsrs	r3, r3, #1
 80081c8:	3b01      	subs	r3, #1
 80081ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d10f      	bne.n	80081f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80081dc:	429a      	cmp	r2, r3
 80081de:	d107      	bne.n	80081f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d001      	beq.n	80081f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e000      	b.n	80081f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80081f4:	2300      	movs	r3, #0
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3718      	adds	r7, #24
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	40023800 	.word	0x40023800

08008204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b084      	sub	sp, #16
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800820e:	2300      	movs	r3, #0
 8008210:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d101      	bne.n	800821c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008218:	2301      	movs	r3, #1
 800821a:	e0d0      	b.n	80083be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800821c:	4b6a      	ldr	r3, [pc, #424]	; (80083c8 <HAL_RCC_ClockConfig+0x1c4>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 030f 	and.w	r3, r3, #15
 8008224:	683a      	ldr	r2, [r7, #0]
 8008226:	429a      	cmp	r2, r3
 8008228:	d910      	bls.n	800824c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800822a:	4b67      	ldr	r3, [pc, #412]	; (80083c8 <HAL_RCC_ClockConfig+0x1c4>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f023 020f 	bic.w	r2, r3, #15
 8008232:	4965      	ldr	r1, [pc, #404]	; (80083c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	4313      	orrs	r3, r2
 8008238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800823a:	4b63      	ldr	r3, [pc, #396]	; (80083c8 <HAL_RCC_ClockConfig+0x1c4>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f003 030f 	and.w	r3, r3, #15
 8008242:	683a      	ldr	r2, [r7, #0]
 8008244:	429a      	cmp	r2, r3
 8008246:	d001      	beq.n	800824c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	e0b8      	b.n	80083be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 0302 	and.w	r3, r3, #2
 8008254:	2b00      	cmp	r3, #0
 8008256:	d020      	beq.n	800829a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f003 0304 	and.w	r3, r3, #4
 8008260:	2b00      	cmp	r3, #0
 8008262:	d005      	beq.n	8008270 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008264:	4b59      	ldr	r3, [pc, #356]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	4a58      	ldr	r2, [pc, #352]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 800826a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800826e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 0308 	and.w	r3, r3, #8
 8008278:	2b00      	cmp	r3, #0
 800827a:	d005      	beq.n	8008288 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800827c:	4b53      	ldr	r3, [pc, #332]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	4a52      	ldr	r2, [pc, #328]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 8008282:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008286:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008288:	4b50      	ldr	r3, [pc, #320]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	494d      	ldr	r1, [pc, #308]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 8008296:	4313      	orrs	r3, r2
 8008298:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 0301 	and.w	r3, r3, #1
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d040      	beq.n	8008328 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	685b      	ldr	r3, [r3, #4]
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	d107      	bne.n	80082be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082ae:	4b47      	ldr	r3, [pc, #284]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d115      	bne.n	80082e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	e07f      	b.n	80083be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	d107      	bne.n	80082d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082c6:	4b41      	ldr	r3, [pc, #260]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d109      	bne.n	80082e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	e073      	b.n	80083be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082d6:	4b3d      	ldr	r3, [pc, #244]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 0302 	and.w	r3, r3, #2
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d101      	bne.n	80082e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e06b      	b.n	80083be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082e6:	4b39      	ldr	r3, [pc, #228]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 80082e8:	689b      	ldr	r3, [r3, #8]
 80082ea:	f023 0203 	bic.w	r2, r3, #3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	4936      	ldr	r1, [pc, #216]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 80082f4:	4313      	orrs	r3, r2
 80082f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082f8:	f7fd fbf4 	bl	8005ae4 <HAL_GetTick>
 80082fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082fe:	e00a      	b.n	8008316 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008300:	f7fd fbf0 	bl	8005ae4 <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	f241 3288 	movw	r2, #5000	; 0x1388
 800830e:	4293      	cmp	r3, r2
 8008310:	d901      	bls.n	8008316 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e053      	b.n	80083be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008316:	4b2d      	ldr	r3, [pc, #180]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f003 020c 	and.w	r2, r3, #12
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	009b      	lsls	r3, r3, #2
 8008324:	429a      	cmp	r2, r3
 8008326:	d1eb      	bne.n	8008300 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008328:	4b27      	ldr	r3, [pc, #156]	; (80083c8 <HAL_RCC_ClockConfig+0x1c4>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 030f 	and.w	r3, r3, #15
 8008330:	683a      	ldr	r2, [r7, #0]
 8008332:	429a      	cmp	r2, r3
 8008334:	d210      	bcs.n	8008358 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008336:	4b24      	ldr	r3, [pc, #144]	; (80083c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f023 020f 	bic.w	r2, r3, #15
 800833e:	4922      	ldr	r1, [pc, #136]	; (80083c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	4313      	orrs	r3, r2
 8008344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008346:	4b20      	ldr	r3, [pc, #128]	; (80083c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f003 030f 	and.w	r3, r3, #15
 800834e:	683a      	ldr	r2, [r7, #0]
 8008350:	429a      	cmp	r2, r3
 8008352:	d001      	beq.n	8008358 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	e032      	b.n	80083be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 0304 	and.w	r3, r3, #4
 8008360:	2b00      	cmp	r3, #0
 8008362:	d008      	beq.n	8008376 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008364:	4b19      	ldr	r3, [pc, #100]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 8008366:	689b      	ldr	r3, [r3, #8]
 8008368:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	4916      	ldr	r1, [pc, #88]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 8008372:	4313      	orrs	r3, r2
 8008374:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 0308 	and.w	r3, r3, #8
 800837e:	2b00      	cmp	r3, #0
 8008380:	d009      	beq.n	8008396 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008382:	4b12      	ldr	r3, [pc, #72]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	00db      	lsls	r3, r3, #3
 8008390:	490e      	ldr	r1, [pc, #56]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 8008392:	4313      	orrs	r3, r2
 8008394:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008396:	f000 f821 	bl	80083dc <HAL_RCC_GetSysClockFreq>
 800839a:	4602      	mov	r2, r0
 800839c:	4b0b      	ldr	r3, [pc, #44]	; (80083cc <HAL_RCC_ClockConfig+0x1c8>)
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	091b      	lsrs	r3, r3, #4
 80083a2:	f003 030f 	and.w	r3, r3, #15
 80083a6:	490a      	ldr	r1, [pc, #40]	; (80083d0 <HAL_RCC_ClockConfig+0x1cc>)
 80083a8:	5ccb      	ldrb	r3, [r1, r3]
 80083aa:	fa22 f303 	lsr.w	r3, r2, r3
 80083ae:	4a09      	ldr	r2, [pc, #36]	; (80083d4 <HAL_RCC_ClockConfig+0x1d0>)
 80083b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80083b2:	4b09      	ldr	r3, [pc, #36]	; (80083d8 <HAL_RCC_ClockConfig+0x1d4>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4618      	mov	r0, r3
 80083b8:	f7fd fb50 	bl	8005a5c <HAL_InitTick>

  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	40023c00 	.word	0x40023c00
 80083cc:	40023800 	.word	0x40023800
 80083d0:	0800d85c 	.word	0x0800d85c
 80083d4:	2000040c 	.word	0x2000040c
 80083d8:	200004e4 	.word	0x200004e4

080083dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083dc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80083e0:	b084      	sub	sp, #16
 80083e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80083e4:	2300      	movs	r3, #0
 80083e6:	607b      	str	r3, [r7, #4]
 80083e8:	2300      	movs	r3, #0
 80083ea:	60fb      	str	r3, [r7, #12]
 80083ec:	2300      	movs	r3, #0
 80083ee:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80083f0:	2300      	movs	r3, #0
 80083f2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80083f4:	4b67      	ldr	r3, [pc, #412]	; (8008594 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	f003 030c 	and.w	r3, r3, #12
 80083fc:	2b08      	cmp	r3, #8
 80083fe:	d00d      	beq.n	800841c <HAL_RCC_GetSysClockFreq+0x40>
 8008400:	2b08      	cmp	r3, #8
 8008402:	f200 80bd 	bhi.w	8008580 <HAL_RCC_GetSysClockFreq+0x1a4>
 8008406:	2b00      	cmp	r3, #0
 8008408:	d002      	beq.n	8008410 <HAL_RCC_GetSysClockFreq+0x34>
 800840a:	2b04      	cmp	r3, #4
 800840c:	d003      	beq.n	8008416 <HAL_RCC_GetSysClockFreq+0x3a>
 800840e:	e0b7      	b.n	8008580 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008410:	4b61      	ldr	r3, [pc, #388]	; (8008598 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008412:	60bb      	str	r3, [r7, #8]
      break;
 8008414:	e0b7      	b.n	8008586 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008416:	4b61      	ldr	r3, [pc, #388]	; (800859c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8008418:	60bb      	str	r3, [r7, #8]
      break;
 800841a:	e0b4      	b.n	8008586 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800841c:	4b5d      	ldr	r3, [pc, #372]	; (8008594 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008424:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008426:	4b5b      	ldr	r3, [pc, #364]	; (8008594 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800842e:	2b00      	cmp	r3, #0
 8008430:	d04d      	beq.n	80084ce <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008432:	4b58      	ldr	r3, [pc, #352]	; (8008594 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	099b      	lsrs	r3, r3, #6
 8008438:	461a      	mov	r2, r3
 800843a:	f04f 0300 	mov.w	r3, #0
 800843e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008442:	f04f 0100 	mov.w	r1, #0
 8008446:	ea02 0800 	and.w	r8, r2, r0
 800844a:	ea03 0901 	and.w	r9, r3, r1
 800844e:	4640      	mov	r0, r8
 8008450:	4649      	mov	r1, r9
 8008452:	f04f 0200 	mov.w	r2, #0
 8008456:	f04f 0300 	mov.w	r3, #0
 800845a:	014b      	lsls	r3, r1, #5
 800845c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008460:	0142      	lsls	r2, r0, #5
 8008462:	4610      	mov	r0, r2
 8008464:	4619      	mov	r1, r3
 8008466:	ebb0 0008 	subs.w	r0, r0, r8
 800846a:	eb61 0109 	sbc.w	r1, r1, r9
 800846e:	f04f 0200 	mov.w	r2, #0
 8008472:	f04f 0300 	mov.w	r3, #0
 8008476:	018b      	lsls	r3, r1, #6
 8008478:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800847c:	0182      	lsls	r2, r0, #6
 800847e:	1a12      	subs	r2, r2, r0
 8008480:	eb63 0301 	sbc.w	r3, r3, r1
 8008484:	f04f 0000 	mov.w	r0, #0
 8008488:	f04f 0100 	mov.w	r1, #0
 800848c:	00d9      	lsls	r1, r3, #3
 800848e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008492:	00d0      	lsls	r0, r2, #3
 8008494:	4602      	mov	r2, r0
 8008496:	460b      	mov	r3, r1
 8008498:	eb12 0208 	adds.w	r2, r2, r8
 800849c:	eb43 0309 	adc.w	r3, r3, r9
 80084a0:	f04f 0000 	mov.w	r0, #0
 80084a4:	f04f 0100 	mov.w	r1, #0
 80084a8:	0259      	lsls	r1, r3, #9
 80084aa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80084ae:	0250      	lsls	r0, r2, #9
 80084b0:	4602      	mov	r2, r0
 80084b2:	460b      	mov	r3, r1
 80084b4:	4610      	mov	r0, r2
 80084b6:	4619      	mov	r1, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	461a      	mov	r2, r3
 80084bc:	f04f 0300 	mov.w	r3, #0
 80084c0:	f7f7 feba 	bl	8000238 <__aeabi_uldivmod>
 80084c4:	4602      	mov	r2, r0
 80084c6:	460b      	mov	r3, r1
 80084c8:	4613      	mov	r3, r2
 80084ca:	60fb      	str	r3, [r7, #12]
 80084cc:	e04a      	b.n	8008564 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084ce:	4b31      	ldr	r3, [pc, #196]	; (8008594 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	099b      	lsrs	r3, r3, #6
 80084d4:	461a      	mov	r2, r3
 80084d6:	f04f 0300 	mov.w	r3, #0
 80084da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80084de:	f04f 0100 	mov.w	r1, #0
 80084e2:	ea02 0400 	and.w	r4, r2, r0
 80084e6:	ea03 0501 	and.w	r5, r3, r1
 80084ea:	4620      	mov	r0, r4
 80084ec:	4629      	mov	r1, r5
 80084ee:	f04f 0200 	mov.w	r2, #0
 80084f2:	f04f 0300 	mov.w	r3, #0
 80084f6:	014b      	lsls	r3, r1, #5
 80084f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80084fc:	0142      	lsls	r2, r0, #5
 80084fe:	4610      	mov	r0, r2
 8008500:	4619      	mov	r1, r3
 8008502:	1b00      	subs	r0, r0, r4
 8008504:	eb61 0105 	sbc.w	r1, r1, r5
 8008508:	f04f 0200 	mov.w	r2, #0
 800850c:	f04f 0300 	mov.w	r3, #0
 8008510:	018b      	lsls	r3, r1, #6
 8008512:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008516:	0182      	lsls	r2, r0, #6
 8008518:	1a12      	subs	r2, r2, r0
 800851a:	eb63 0301 	sbc.w	r3, r3, r1
 800851e:	f04f 0000 	mov.w	r0, #0
 8008522:	f04f 0100 	mov.w	r1, #0
 8008526:	00d9      	lsls	r1, r3, #3
 8008528:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800852c:	00d0      	lsls	r0, r2, #3
 800852e:	4602      	mov	r2, r0
 8008530:	460b      	mov	r3, r1
 8008532:	1912      	adds	r2, r2, r4
 8008534:	eb45 0303 	adc.w	r3, r5, r3
 8008538:	f04f 0000 	mov.w	r0, #0
 800853c:	f04f 0100 	mov.w	r1, #0
 8008540:	0299      	lsls	r1, r3, #10
 8008542:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008546:	0290      	lsls	r0, r2, #10
 8008548:	4602      	mov	r2, r0
 800854a:	460b      	mov	r3, r1
 800854c:	4610      	mov	r0, r2
 800854e:	4619      	mov	r1, r3
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	461a      	mov	r2, r3
 8008554:	f04f 0300 	mov.w	r3, #0
 8008558:	f7f7 fe6e 	bl	8000238 <__aeabi_uldivmod>
 800855c:	4602      	mov	r2, r0
 800855e:	460b      	mov	r3, r1
 8008560:	4613      	mov	r3, r2
 8008562:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008564:	4b0b      	ldr	r3, [pc, #44]	; (8008594 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	0c1b      	lsrs	r3, r3, #16
 800856a:	f003 0303 	and.w	r3, r3, #3
 800856e:	3301      	adds	r3, #1
 8008570:	005b      	lsls	r3, r3, #1
 8008572:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8008574:	68fa      	ldr	r2, [r7, #12]
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	fbb2 f3f3 	udiv	r3, r2, r3
 800857c:	60bb      	str	r3, [r7, #8]
      break;
 800857e:	e002      	b.n	8008586 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008580:	4b05      	ldr	r3, [pc, #20]	; (8008598 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008582:	60bb      	str	r3, [r7, #8]
      break;
 8008584:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008586:	68bb      	ldr	r3, [r7, #8]
}
 8008588:	4618      	mov	r0, r3
 800858a:	3710      	adds	r7, #16
 800858c:	46bd      	mov	sp, r7
 800858e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008592:	bf00      	nop
 8008594:	40023800 	.word	0x40023800
 8008598:	00f42400 	.word	0x00f42400
 800859c:	007a1200 	.word	0x007a1200

080085a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80085a0:	b480      	push	{r7}
 80085a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80085a4:	4b03      	ldr	r3, [pc, #12]	; (80085b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80085a6:	681b      	ldr	r3, [r3, #0]
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr
 80085b2:	bf00      	nop
 80085b4:	2000040c 	.word	0x2000040c

080085b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80085bc:	f7ff fff0 	bl	80085a0 <HAL_RCC_GetHCLKFreq>
 80085c0:	4602      	mov	r2, r0
 80085c2:	4b05      	ldr	r3, [pc, #20]	; (80085d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80085c4:	689b      	ldr	r3, [r3, #8]
 80085c6:	0a9b      	lsrs	r3, r3, #10
 80085c8:	f003 0307 	and.w	r3, r3, #7
 80085cc:	4903      	ldr	r1, [pc, #12]	; (80085dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80085ce:	5ccb      	ldrb	r3, [r1, r3]
 80085d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	40023800 	.word	0x40023800
 80085dc:	0800d86c 	.word	0x0800d86c

080085e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80085e4:	f7ff ffdc 	bl	80085a0 <HAL_RCC_GetHCLKFreq>
 80085e8:	4602      	mov	r2, r0
 80085ea:	4b05      	ldr	r3, [pc, #20]	; (8008600 <HAL_RCC_GetPCLK2Freq+0x20>)
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	0b5b      	lsrs	r3, r3, #13
 80085f0:	f003 0307 	and.w	r3, r3, #7
 80085f4:	4903      	ldr	r1, [pc, #12]	; (8008604 <HAL_RCC_GetPCLK2Freq+0x24>)
 80085f6:	5ccb      	ldrb	r3, [r1, r3]
 80085f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	bd80      	pop	{r7, pc}
 8008600:	40023800 	.word	0x40023800
 8008604:	0800d86c 	.word	0x0800d86c

08008608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b088      	sub	sp, #32
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008610:	2300      	movs	r3, #0
 8008612:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008614:	2300      	movs	r3, #0
 8008616:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008618:	2300      	movs	r3, #0
 800861a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008620:	2300      	movs	r3, #0
 8008622:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f003 0301 	and.w	r3, r3, #1
 800862c:	2b00      	cmp	r3, #0
 800862e:	d012      	beq.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008630:	4b69      	ldr	r3, [pc, #420]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	4a68      	ldr	r2, [pc, #416]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008636:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800863a:	6093      	str	r3, [r2, #8]
 800863c:	4b66      	ldr	r3, [pc, #408]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800863e:	689a      	ldr	r2, [r3, #8]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008644:	4964      	ldr	r1, [pc, #400]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008646:	4313      	orrs	r3, r2
 8008648:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800864e:	2b00      	cmp	r3, #0
 8008650:	d101      	bne.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008652:	2301      	movs	r3, #1
 8008654:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800865e:	2b00      	cmp	r3, #0
 8008660:	d017      	beq.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008662:	4b5d      	ldr	r3, [pc, #372]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008664:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008668:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008670:	4959      	ldr	r1, [pc, #356]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008672:	4313      	orrs	r3, r2
 8008674:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800867c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008680:	d101      	bne.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008682:	2301      	movs	r3, #1
 8008684:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800868a:	2b00      	cmp	r3, #0
 800868c:	d101      	bne.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800868e:	2301      	movs	r3, #1
 8008690:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800869a:	2b00      	cmp	r3, #0
 800869c:	d017      	beq.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800869e:	4b4e      	ldr	r3, [pc, #312]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ac:	494a      	ldr	r1, [pc, #296]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086ae:	4313      	orrs	r3, r2
 80086b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80086bc:	d101      	bne.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80086be:	2301      	movs	r3, #1
 80086c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d101      	bne.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80086ca:	2301      	movs	r3, #1
 80086cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80086da:	2301      	movs	r3, #1
 80086dc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f003 0320 	and.w	r3, r3, #32
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	f000 808b 	beq.w	8008802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80086ec:	4b3a      	ldr	r3, [pc, #232]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f0:	4a39      	ldr	r2, [pc, #228]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086f6:	6413      	str	r3, [r2, #64]	; 0x40
 80086f8:	4b37      	ldr	r3, [pc, #220]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008700:	60bb      	str	r3, [r7, #8]
 8008702:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008704:	4b35      	ldr	r3, [pc, #212]	; (80087dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a34      	ldr	r2, [pc, #208]	; (80087dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800870a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800870e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008710:	f7fd f9e8 	bl	8005ae4 <HAL_GetTick>
 8008714:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008716:	e008      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008718:	f7fd f9e4 	bl	8005ae4 <HAL_GetTick>
 800871c:	4602      	mov	r2, r0
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	1ad3      	subs	r3, r2, r3
 8008722:	2b64      	cmp	r3, #100	; 0x64
 8008724:	d901      	bls.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008726:	2303      	movs	r3, #3
 8008728:	e38f      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800872a:	4b2c      	ldr	r3, [pc, #176]	; (80087dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008732:	2b00      	cmp	r3, #0
 8008734:	d0f0      	beq.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008736:	4b28      	ldr	r3, [pc, #160]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800873a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800873e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d035      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800874a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800874e:	693a      	ldr	r2, [r7, #16]
 8008750:	429a      	cmp	r2, r3
 8008752:	d02e      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008754:	4b20      	ldr	r3, [pc, #128]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800875c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800875e:	4b1e      	ldr	r3, [pc, #120]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008762:	4a1d      	ldr	r2, [pc, #116]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008768:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800876a:	4b1b      	ldr	r3, [pc, #108]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800876c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800876e:	4a1a      	ldr	r2, [pc, #104]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008774:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008776:	4a18      	ldr	r2, [pc, #96]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800877c:	4b16      	ldr	r3, [pc, #88]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800877e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b01      	cmp	r3, #1
 8008786:	d114      	bne.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008788:	f7fd f9ac 	bl	8005ae4 <HAL_GetTick>
 800878c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800878e:	e00a      	b.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008790:	f7fd f9a8 	bl	8005ae4 <HAL_GetTick>
 8008794:	4602      	mov	r2, r0
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	1ad3      	subs	r3, r2, r3
 800879a:	f241 3288 	movw	r2, #5000	; 0x1388
 800879e:	4293      	cmp	r3, r2
 80087a0:	d901      	bls.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80087a2:	2303      	movs	r3, #3
 80087a4:	e351      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087a6:	4b0c      	ldr	r3, [pc, #48]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087aa:	f003 0302 	and.w	r3, r3, #2
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0ee      	beq.n	8008790 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087be:	d111      	bne.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80087c0:	4b05      	ldr	r3, [pc, #20]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087c2:	689b      	ldr	r3, [r3, #8]
 80087c4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80087cc:	4b04      	ldr	r3, [pc, #16]	; (80087e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80087ce:	400b      	ands	r3, r1
 80087d0:	4901      	ldr	r1, [pc, #4]	; (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087d2:	4313      	orrs	r3, r2
 80087d4:	608b      	str	r3, [r1, #8]
 80087d6:	e00b      	b.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80087d8:	40023800 	.word	0x40023800
 80087dc:	40007000 	.word	0x40007000
 80087e0:	0ffffcff 	.word	0x0ffffcff
 80087e4:	4bb3      	ldr	r3, [pc, #716]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	4ab2      	ldr	r2, [pc, #712]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80087ea:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80087ee:	6093      	str	r3, [r2, #8]
 80087f0:	4bb0      	ldr	r3, [pc, #704]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80087f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087fc:	49ad      	ldr	r1, [pc, #692]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80087fe:	4313      	orrs	r3, r2
 8008800:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f003 0310 	and.w	r3, r3, #16
 800880a:	2b00      	cmp	r3, #0
 800880c:	d010      	beq.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800880e:	4ba9      	ldr	r3, [pc, #676]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008810:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008814:	4aa7      	ldr	r2, [pc, #668]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008816:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800881a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800881e:	4ba5      	ldr	r3, [pc, #660]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008820:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008828:	49a2      	ldr	r1, [pc, #648]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800882a:	4313      	orrs	r3, r2
 800882c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00a      	beq.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800883c:	4b9d      	ldr	r3, [pc, #628]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800883e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008842:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800884a:	499a      	ldr	r1, [pc, #616]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800884c:	4313      	orrs	r3, r2
 800884e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00a      	beq.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800885e:	4b95      	ldr	r3, [pc, #596]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008860:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008864:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800886c:	4991      	ldr	r1, [pc, #580]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800886e:	4313      	orrs	r3, r2
 8008870:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00a      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008880:	4b8c      	ldr	r3, [pc, #560]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008886:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800888e:	4989      	ldr	r1, [pc, #548]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008890:	4313      	orrs	r3, r2
 8008892:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00a      	beq.n	80088b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80088a2:	4b84      	ldr	r3, [pc, #528]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80088a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088a8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088b0:	4980      	ldr	r1, [pc, #512]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80088b2:	4313      	orrs	r3, r2
 80088b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00a      	beq.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80088c4:	4b7b      	ldr	r3, [pc, #492]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80088c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088ca:	f023 0203 	bic.w	r2, r3, #3
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088d2:	4978      	ldr	r1, [pc, #480]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80088d4:	4313      	orrs	r3, r2
 80088d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00a      	beq.n	80088fc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80088e6:	4b73      	ldr	r3, [pc, #460]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80088e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088ec:	f023 020c 	bic.w	r2, r3, #12
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088f4:	496f      	ldr	r1, [pc, #444]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80088f6:	4313      	orrs	r3, r2
 80088f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008904:	2b00      	cmp	r3, #0
 8008906:	d00a      	beq.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008908:	4b6a      	ldr	r3, [pc, #424]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800890a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800890e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008916:	4967      	ldr	r1, [pc, #412]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008918:	4313      	orrs	r3, r2
 800891a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008926:	2b00      	cmp	r3, #0
 8008928:	d00a      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800892a:	4b62      	ldr	r3, [pc, #392]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800892c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008930:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008938:	495e      	ldr	r1, [pc, #376]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800893a:	4313      	orrs	r3, r2
 800893c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008948:	2b00      	cmp	r3, #0
 800894a:	d00a      	beq.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800894c:	4b59      	ldr	r3, [pc, #356]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800894e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008952:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800895a:	4956      	ldr	r1, [pc, #344]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800895c:	4313      	orrs	r3, r2
 800895e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00a      	beq.n	8008984 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800896e:	4b51      	ldr	r3, [pc, #324]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008974:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800897c:	494d      	ldr	r1, [pc, #308]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800897e:	4313      	orrs	r3, r2
 8008980:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00a      	beq.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008990:	4b48      	ldr	r3, [pc, #288]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008996:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800899e:	4945      	ldr	r1, [pc, #276]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80089a0:	4313      	orrs	r3, r2
 80089a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00a      	beq.n	80089c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80089b2:	4b40      	ldr	r3, [pc, #256]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80089b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089c0:	493c      	ldr	r1, [pc, #240]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80089c2:	4313      	orrs	r3, r2
 80089c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00a      	beq.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80089d4:	4b37      	ldr	r3, [pc, #220]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80089d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089da:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089e2:	4934      	ldr	r1, [pc, #208]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80089e4:	4313      	orrs	r3, r2
 80089e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d011      	beq.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80089f6:	4b2f      	ldr	r3, [pc, #188]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80089f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a04:	492b      	ldr	r1, [pc, #172]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008a06:	4313      	orrs	r3, r2
 8008a08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a14:	d101      	bne.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008a16:	2301      	movs	r3, #1
 8008a18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 0308 	and.w	r3, r3, #8
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d001      	beq.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008a26:	2301      	movs	r3, #1
 8008a28:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d00a      	beq.n	8008a4c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a36:	4b1f      	ldr	r3, [pc, #124]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a3c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a44:	491b      	ldr	r1, [pc, #108]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008a46:	4313      	orrs	r3, r2
 8008a48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008a58:	4b16      	ldr	r3, [pc, #88]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a5e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a68:	4912      	ldr	r1, [pc, #72]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00b      	beq.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8008a7c:	4b0d      	ldr	r3, [pc, #52]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a82:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a8c:	4909      	ldr	r1, [pc, #36]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d00f      	beq.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008aa0:	4b04      	ldr	r3, [pc, #16]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008aa6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ab0:	e002      	b.n	8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8008ab2:	bf00      	nop
 8008ab4:	40023800 	.word	0x40023800
 8008ab8:	4986      	ldr	r1, [pc, #536]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008aba:	4313      	orrs	r3, r2
 8008abc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00b      	beq.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8008acc:	4b81      	ldr	r3, [pc, #516]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008ad2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008adc:	497d      	ldr	r1, [pc, #500]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d006      	beq.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	f000 80d6 	beq.w	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008af8:	4b76      	ldr	r3, [pc, #472]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a75      	ldr	r2, [pc, #468]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008afe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008b02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b04:	f7fc ffee 	bl	8005ae4 <HAL_GetTick>
 8008b08:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008b0a:	e008      	b.n	8008b1e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008b0c:	f7fc ffea 	bl	8005ae4 <HAL_GetTick>
 8008b10:	4602      	mov	r2, r0
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	1ad3      	subs	r3, r2, r3
 8008b16:	2b64      	cmp	r3, #100	; 0x64
 8008b18:	d901      	bls.n	8008b1e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	e195      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008b1e:	4b6d      	ldr	r3, [pc, #436]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1f0      	bne.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f003 0301 	and.w	r3, r3, #1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d021      	beq.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d11d      	bne.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008b3e:	4b65      	ldr	r3, [pc, #404]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b44:	0c1b      	lsrs	r3, r3, #16
 8008b46:	f003 0303 	and.w	r3, r3, #3
 8008b4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008b4c:	4b61      	ldr	r3, [pc, #388]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b52:	0e1b      	lsrs	r3, r3, #24
 8008b54:	f003 030f 	and.w	r3, r3, #15
 8008b58:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	019a      	lsls	r2, r3, #6
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	041b      	lsls	r3, r3, #16
 8008b64:	431a      	orrs	r2, r3
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	061b      	lsls	r3, r3, #24
 8008b6a:	431a      	orrs	r2, r3
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	071b      	lsls	r3, r3, #28
 8008b72:	4958      	ldr	r1, [pc, #352]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008b74:	4313      	orrs	r3, r2
 8008b76:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d004      	beq.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b8e:	d00a      	beq.n	8008ba6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d02e      	beq.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ba0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008ba4:	d129      	bne.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008ba6:	4b4b      	ldr	r3, [pc, #300]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008bac:	0c1b      	lsrs	r3, r3, #16
 8008bae:	f003 0303 	and.w	r3, r3, #3
 8008bb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008bb4:	4b47      	ldr	r3, [pc, #284]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008bb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008bba:	0f1b      	lsrs	r3, r3, #28
 8008bbc:	f003 0307 	and.w	r3, r3, #7
 8008bc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	019a      	lsls	r2, r3, #6
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	041b      	lsls	r3, r3, #16
 8008bcc:	431a      	orrs	r2, r3
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	061b      	lsls	r3, r3, #24
 8008bd4:	431a      	orrs	r2, r3
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	071b      	lsls	r3, r3, #28
 8008bda:	493e      	ldr	r1, [pc, #248]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008be2:	4b3c      	ldr	r3, [pc, #240]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008be8:	f023 021f 	bic.w	r2, r3, #31
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	4938      	ldr	r1, [pc, #224]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d01d      	beq.n	8008c42 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008c06:	4b33      	ldr	r3, [pc, #204]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c0c:	0e1b      	lsrs	r3, r3, #24
 8008c0e:	f003 030f 	and.w	r3, r3, #15
 8008c12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008c14:	4b2f      	ldr	r3, [pc, #188]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c1a:	0f1b      	lsrs	r3, r3, #28
 8008c1c:	f003 0307 	and.w	r3, r3, #7
 8008c20:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	019a      	lsls	r2, r3, #6
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	691b      	ldr	r3, [r3, #16]
 8008c2c:	041b      	lsls	r3, r3, #16
 8008c2e:	431a      	orrs	r2, r3
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	061b      	lsls	r3, r3, #24
 8008c34:	431a      	orrs	r2, r3
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	071b      	lsls	r3, r3, #28
 8008c3a:	4926      	ldr	r1, [pc, #152]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d011      	beq.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	019a      	lsls	r2, r3, #6
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	041b      	lsls	r3, r3, #16
 8008c5a:	431a      	orrs	r2, r3
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	68db      	ldr	r3, [r3, #12]
 8008c60:	061b      	lsls	r3, r3, #24
 8008c62:	431a      	orrs	r2, r3
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	689b      	ldr	r3, [r3, #8]
 8008c68:	071b      	lsls	r3, r3, #28
 8008c6a:	491a      	ldr	r1, [pc, #104]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008c72:	4b18      	ldr	r3, [pc, #96]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a17      	ldr	r2, [pc, #92]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008c78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008c7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c7e:	f7fc ff31 	bl	8005ae4 <HAL_GetTick>
 8008c82:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008c84:	e008      	b.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008c86:	f7fc ff2d 	bl	8005ae4 <HAL_GetTick>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	1ad3      	subs	r3, r2, r3
 8008c90:	2b64      	cmp	r3, #100	; 0x64
 8008c92:	d901      	bls.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c94:	2303      	movs	r3, #3
 8008c96:	e0d8      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008c98:	4b0e      	ldr	r3, [pc, #56]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d0f0      	beq.n	8008c86 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008ca4:	69bb      	ldr	r3, [r7, #24]
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	f040 80ce 	bne.w	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008cac:	4b09      	ldr	r3, [pc, #36]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a08      	ldr	r2, [pc, #32]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008cb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008cb8:	f7fc ff14 	bl	8005ae4 <HAL_GetTick>
 8008cbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008cbe:	e00b      	b.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008cc0:	f7fc ff10 	bl	8005ae4 <HAL_GetTick>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	1ad3      	subs	r3, r2, r3
 8008cca:	2b64      	cmp	r3, #100	; 0x64
 8008ccc:	d904      	bls.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	e0bb      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8008cd2:	bf00      	nop
 8008cd4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008cd8:	4b5e      	ldr	r3, [pc, #376]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008ce0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008ce4:	d0ec      	beq.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d003      	beq.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d009      	beq.n	8008d0e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d02e      	beq.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d12a      	bne.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008d0e:	4b51      	ldr	r3, [pc, #324]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d14:	0c1b      	lsrs	r3, r3, #16
 8008d16:	f003 0303 	and.w	r3, r3, #3
 8008d1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008d1c:	4b4d      	ldr	r3, [pc, #308]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d22:	0f1b      	lsrs	r3, r3, #28
 8008d24:	f003 0307 	and.w	r3, r3, #7
 8008d28:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	695b      	ldr	r3, [r3, #20]
 8008d2e:	019a      	lsls	r2, r3, #6
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	041b      	lsls	r3, r3, #16
 8008d34:	431a      	orrs	r2, r3
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	699b      	ldr	r3, [r3, #24]
 8008d3a:	061b      	lsls	r3, r3, #24
 8008d3c:	431a      	orrs	r2, r3
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	071b      	lsls	r3, r3, #28
 8008d42:	4944      	ldr	r1, [pc, #272]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008d44:	4313      	orrs	r3, r2
 8008d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008d4a:	4b42      	ldr	r3, [pc, #264]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008d4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d50:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	021b      	lsls	r3, r3, #8
 8008d5c:	493d      	ldr	r1, [pc, #244]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d022      	beq.n	8008db6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008d78:	d11d      	bne.n	8008db6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008d7a:	4b36      	ldr	r3, [pc, #216]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d80:	0e1b      	lsrs	r3, r3, #24
 8008d82:	f003 030f 	and.w	r3, r3, #15
 8008d86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008d88:	4b32      	ldr	r3, [pc, #200]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d8e:	0f1b      	lsrs	r3, r3, #28
 8008d90:	f003 0307 	and.w	r3, r3, #7
 8008d94:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	695b      	ldr	r3, [r3, #20]
 8008d9a:	019a      	lsls	r2, r3, #6
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6a1b      	ldr	r3, [r3, #32]
 8008da0:	041b      	lsls	r3, r3, #16
 8008da2:	431a      	orrs	r2, r3
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	061b      	lsls	r3, r3, #24
 8008da8:	431a      	orrs	r2, r3
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	071b      	lsls	r3, r3, #28
 8008dae:	4929      	ldr	r1, [pc, #164]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008db0:	4313      	orrs	r3, r2
 8008db2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 0308 	and.w	r3, r3, #8
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d028      	beq.n	8008e14 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008dc2:	4b24      	ldr	r3, [pc, #144]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dc8:	0e1b      	lsrs	r3, r3, #24
 8008dca:	f003 030f 	and.w	r3, r3, #15
 8008dce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008dd0:	4b20      	ldr	r3, [pc, #128]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dd6:	0c1b      	lsrs	r3, r3, #16
 8008dd8:	f003 0303 	and.w	r3, r3, #3
 8008ddc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	695b      	ldr	r3, [r3, #20]
 8008de2:	019a      	lsls	r2, r3, #6
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	041b      	lsls	r3, r3, #16
 8008de8:	431a      	orrs	r2, r3
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	061b      	lsls	r3, r3, #24
 8008dee:	431a      	orrs	r2, r3
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	69db      	ldr	r3, [r3, #28]
 8008df4:	071b      	lsls	r3, r3, #28
 8008df6:	4917      	ldr	r1, [pc, #92]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008dfe:	4b15      	ldr	r3, [pc, #84]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008e00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e0c:	4911      	ldr	r1, [pc, #68]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008e14:	4b0f      	ldr	r3, [pc, #60]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a0e      	ldr	r2, [pc, #56]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e20:	f7fc fe60 	bl	8005ae4 <HAL_GetTick>
 8008e24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008e26:	e008      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008e28:	f7fc fe5c 	bl	8005ae4 <HAL_GetTick>
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	2b64      	cmp	r3, #100	; 0x64
 8008e34:	d901      	bls.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008e36:	2303      	movs	r3, #3
 8008e38:	e007      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008e3a:	4b06      	ldr	r3, [pc, #24]	; (8008e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008e42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e46:	d1ef      	bne.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3720      	adds	r7, #32
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	bf00      	nop
 8008e54:	40023800 	.word	0x40023800

08008e58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d101      	bne.n	8008e6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008e66:	2301      	movs	r3, #1
 8008e68:	e09d      	b.n	8008fa6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d108      	bne.n	8008e84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e7a:	d009      	beq.n	8008e90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	61da      	str	r2, [r3, #28]
 8008e82:	e005      	b.n	8008e90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2200      	movs	r2, #0
 8008e88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e9c:	b2db      	uxtb	r3, r3
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d106      	bne.n	8008eb0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f7f7 ffae 	bl	8000e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2202      	movs	r2, #2
 8008eb4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	681a      	ldr	r2, [r3, #0]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ec6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ed0:	d902      	bls.n	8008ed8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	60fb      	str	r3, [r7, #12]
 8008ed6:	e002      	b.n	8008ede <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008ed8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008edc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	68db      	ldr	r3, [r3, #12]
 8008ee2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008ee6:	d007      	beq.n	8008ef8 <HAL_SPI_Init+0xa0>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	68db      	ldr	r3, [r3, #12]
 8008eec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ef0:	d002      	beq.n	8008ef8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008f08:	431a      	orrs	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	f003 0302 	and.w	r3, r3, #2
 8008f12:	431a      	orrs	r2, r3
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	695b      	ldr	r3, [r3, #20]
 8008f18:	f003 0301 	and.w	r3, r3, #1
 8008f1c:	431a      	orrs	r2, r3
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	699b      	ldr	r3, [r3, #24]
 8008f22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008f26:	431a      	orrs	r2, r3
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	69db      	ldr	r3, [r3, #28]
 8008f2c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008f30:	431a      	orrs	r2, r3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f3a:	ea42 0103 	orr.w	r1, r2, r3
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f42:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	430a      	orrs	r2, r1
 8008f4c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	699b      	ldr	r3, [r3, #24]
 8008f52:	0c1b      	lsrs	r3, r3, #16
 8008f54:	f003 0204 	and.w	r2, r3, #4
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5c:	f003 0310 	and.w	r3, r3, #16
 8008f60:	431a      	orrs	r2, r3
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f66:	f003 0308 	and.w	r3, r3, #8
 8008f6a:	431a      	orrs	r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008f74:	ea42 0103 	orr.w	r1, r2, r3
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	430a      	orrs	r2, r1
 8008f84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	69da      	ldr	r2, [r3, #28]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008fa4:	2300      	movs	r3, #0
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
	...

08008fb0 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	60f8      	str	r0, [r7, #12]
 8008fb8:	60b9      	str	r1, [r7, #8]
 8008fba:	4613      	mov	r3, r2
 8008fbc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d110      	bne.n	8008fec <HAL_SPI_Receive_DMA+0x3c>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008fd2:	d10b      	bne.n	8008fec <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2204      	movs	r2, #4
 8008fd8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8008fdc:	88fb      	ldrh	r3, [r7, #6]
 8008fde:	68ba      	ldr	r2, [r7, #8]
 8008fe0:	68b9      	ldr	r1, [r7, #8]
 8008fe2:	68f8      	ldr	r0, [r7, #12]
 8008fe4:	f000 f908 	bl	80091f8 <HAL_SPI_TransmitReceive_DMA>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	e0fb      	b.n	80091e4 <HAL_SPI_Receive_DMA+0x234>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d101      	bne.n	8008ffa <HAL_SPI_Receive_DMA+0x4a>
 8008ff6:	2302      	movs	r3, #2
 8008ff8:	e0f4      	b.n	80091e4 <HAL_SPI_Receive_DMA+0x234>
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009008:	b2db      	uxtb	r3, r3
 800900a:	2b01      	cmp	r3, #1
 800900c:	d002      	beq.n	8009014 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 800900e:	2302      	movs	r3, #2
 8009010:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009012:	e0e2      	b.n	80091da <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d002      	beq.n	8009020 <HAL_SPI_Receive_DMA+0x70>
 800901a:	88fb      	ldrh	r3, [r7, #6]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d102      	bne.n	8009026 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009024:	e0d9      	b.n	80091da <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2204      	movs	r2, #4
 800902a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	68ba      	ldr	r2, [r7, #8]
 8009038:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	88fa      	ldrh	r2, [r7, #6]
 800903e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	88fa      	ldrh	r2, [r7, #6]
 8009046:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2200      	movs	r2, #0
 800904e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	2200      	movs	r2, #0
 8009054:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2200      	movs	r2, #0
 800905a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2200      	movs	r2, #0
 8009060:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	689b      	ldr	r3, [r3, #8]
 8009066:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800906a:	d10f      	bne.n	800908c <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800907a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800908a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	685a      	ldr	r2, [r3, #4]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800909a:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80090a4:	d908      	bls.n	80090b8 <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	685a      	ldr	r2, [r3, #4]
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80090b4:	605a      	str	r2, [r3, #4]
 80090b6:	e042      	b.n	800913e <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	685a      	ldr	r2, [r3, #4]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80090c6:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090cc:	699b      	ldr	r3, [r3, #24]
 80090ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090d2:	d134      	bne.n	800913e <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	685a      	ldr	r2, [r3, #4]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80090e2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80090ea:	b29b      	uxth	r3, r3
 80090ec:	f003 0301 	and.w	r3, r3, #1
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d111      	bne.n	8009118 <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	685a      	ldr	r2, [r3, #4]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009102:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800910a:	b29b      	uxth	r3, r3
 800910c:	085b      	lsrs	r3, r3, #1
 800910e:	b29a      	uxth	r2, r3
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8009116:	e012      	b.n	800913e <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	685a      	ldr	r2, [r3, #4]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009126:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800912e:	b29b      	uxth	r3, r3
 8009130:	085b      	lsrs	r3, r3, #1
 8009132:	b29b      	uxth	r3, r3
 8009134:	3301      	adds	r3, #1
 8009136:	b29a      	uxth	r2, r3
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009142:	4a2a      	ldr	r2, [pc, #168]	; (80091ec <HAL_SPI_Receive_DMA+0x23c>)
 8009144:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800914a:	4a29      	ldr	r2, [pc, #164]	; (80091f0 <HAL_SPI_Receive_DMA+0x240>)
 800914c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009152:	4a28      	ldr	r2, [pc, #160]	; (80091f4 <HAL_SPI_Receive_DMA+0x244>)
 8009154:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800915a:	2200      	movs	r2, #0
 800915c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	330c      	adds	r3, #12
 8009168:	4619      	mov	r1, r3
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800916e:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009176:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009178:	f7fd f81e 	bl	80061b8 <HAL_DMA_Start_IT>
 800917c:	4603      	mov	r3, r0
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00c      	beq.n	800919c <HAL_SPI_Receive_DMA+0x1ec>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009186:	f043 0210 	orr.w	r2, r3, #16
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2201      	movs	r2, #1
 8009196:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800919a:	e01e      	b.n	80091da <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091a6:	2b40      	cmp	r3, #64	; 0x40
 80091a8:	d007      	beq.n	80091ba <HAL_SPI_Receive_DMA+0x20a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091b8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	685a      	ldr	r2, [r3, #4]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f042 0220 	orr.w	r2, r2, #32
 80091c8:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	685a      	ldr	r2, [r3, #4]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f042 0201 	orr.w	r2, r2, #1
 80091d8:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2200      	movs	r2, #0
 80091de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80091e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3718      	adds	r7, #24
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	08009689 	.word	0x08009689
 80091f0:	0800954d 	.word	0x0800954d
 80091f4:	080096c1 	.word	0x080096c1

080091f8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b086      	sub	sp, #24
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	607a      	str	r2, [r7, #4]
 8009204:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009206:	2300      	movs	r3, #0
 8009208:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009210:	2b01      	cmp	r3, #1
 8009212:	d101      	bne.n	8009218 <HAL_SPI_TransmitReceive_DMA+0x20>
 8009214:	2302      	movs	r3, #2
 8009216:	e16c      	b.n	80094f2 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2201      	movs	r2, #1
 800921c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009226:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800922e:	7dbb      	ldrb	r3, [r7, #22]
 8009230:	2b01      	cmp	r3, #1
 8009232:	d00d      	beq.n	8009250 <HAL_SPI_TransmitReceive_DMA+0x58>
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800923a:	d106      	bne.n	800924a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	689b      	ldr	r3, [r3, #8]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d102      	bne.n	800924a <HAL_SPI_TransmitReceive_DMA+0x52>
 8009244:	7dbb      	ldrb	r3, [r7, #22]
 8009246:	2b04      	cmp	r3, #4
 8009248:	d002      	beq.n	8009250 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800924a:	2302      	movs	r3, #2
 800924c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800924e:	e14b      	b.n	80094e8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d005      	beq.n	8009262 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d002      	beq.n	8009262 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800925c:	887b      	ldrh	r3, [r7, #2]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d102      	bne.n	8009268 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009266:	e13f      	b.n	80094e8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800926e:	b2db      	uxtb	r3, r3
 8009270:	2b04      	cmp	r3, #4
 8009272:	d003      	beq.n	800927c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2205      	movs	r2, #5
 8009278:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2200      	movs	r2, #0
 8009280:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	68ba      	ldr	r2, [r7, #8]
 8009286:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	887a      	ldrh	r2, [r7, #2]
 800928c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	887a      	ldrh	r2, [r7, #2]
 8009292:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	687a      	ldr	r2, [r7, #4]
 8009298:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	887a      	ldrh	r2, [r7, #2]
 800929e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	887a      	ldrh	r2, [r7, #2]
 80092a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2200      	movs	r2, #0
 80092ae:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2200      	movs	r2, #0
 80092b4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	685a      	ldr	r2, [r3, #4]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 80092c4:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80092ce:	d908      	bls.n	80092e2 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	685a      	ldr	r2, [r3, #4]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80092de:	605a      	str	r2, [r3, #4]
 80092e0:	e06f      	b.n	80093c2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	685a      	ldr	r2, [r3, #4]
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80092f0:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092f6:	699b      	ldr	r3, [r3, #24]
 80092f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092fc:	d126      	bne.n	800934c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8009302:	f003 0301 	and.w	r3, r3, #1
 8009306:	2b00      	cmp	r3, #0
 8009308:	d10f      	bne.n	800932a <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	685a      	ldr	r2, [r3, #4]
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009318:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800931e:	b29b      	uxth	r3, r3
 8009320:	085b      	lsrs	r3, r3, #1
 8009322:	b29a      	uxth	r2, r3
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009328:	e010      	b.n	800934c <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	685a      	ldr	r2, [r3, #4]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009338:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800933e:	b29b      	uxth	r3, r3
 8009340:	085b      	lsrs	r3, r3, #1
 8009342:	b29b      	uxth	r3, r3
 8009344:	3301      	adds	r3, #1
 8009346:	b29a      	uxth	r2, r3
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009350:	699b      	ldr	r3, [r3, #24]
 8009352:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009356:	d134      	bne.n	80093c2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	685a      	ldr	r2, [r3, #4]
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009366:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800936e:	b29b      	uxth	r3, r3
 8009370:	f003 0301 	and.w	r3, r3, #1
 8009374:	2b00      	cmp	r3, #0
 8009376:	d111      	bne.n	800939c <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	685a      	ldr	r2, [r3, #4]
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009386:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800938e:	b29b      	uxth	r3, r3
 8009390:	085b      	lsrs	r3, r3, #1
 8009392:	b29a      	uxth	r2, r3
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800939a:	e012      	b.n	80093c2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	685a      	ldr	r2, [r3, #4]
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80093aa:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	085b      	lsrs	r3, r3, #1
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	3301      	adds	r3, #1
 80093ba:	b29a      	uxth	r2, r3
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	d108      	bne.n	80093e0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093d2:	4a4a      	ldr	r2, [pc, #296]	; (80094fc <HAL_SPI_TransmitReceive_DMA+0x304>)
 80093d4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093da:	4a49      	ldr	r2, [pc, #292]	; (8009500 <HAL_SPI_TransmitReceive_DMA+0x308>)
 80093dc:	63da      	str	r2, [r3, #60]	; 0x3c
 80093de:	e007      	b.n	80093f0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093e4:	4a47      	ldr	r2, [pc, #284]	; (8009504 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 80093e6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093ec:	4a46      	ldr	r2, [pc, #280]	; (8009508 <HAL_SPI_TransmitReceive_DMA+0x310>)
 80093ee:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093f4:	4a45      	ldr	r2, [pc, #276]	; (800950c <HAL_SPI_TransmitReceive_DMA+0x314>)
 80093f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093fc:	2200      	movs	r2, #0
 80093fe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	330c      	adds	r3, #12
 800940a:	4619      	mov	r1, r3
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009410:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009418:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800941a:	f7fc fecd 	bl	80061b8 <HAL_DMA_Start_IT>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d00c      	beq.n	800943e <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009428:	f043 0210 	orr.w	r2, r3, #16
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800943c:	e054      	b.n	80094e8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	685a      	ldr	r2, [r3, #4]
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f042 0201 	orr.w	r2, r2, #1
 800944c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009452:	2200      	movs	r2, #0
 8009454:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800945a:	2200      	movs	r2, #0
 800945c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009462:	2200      	movs	r2, #0
 8009464:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800946a:	2200      	movs	r2, #0
 800946c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009476:	4619      	mov	r1, r3
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	330c      	adds	r3, #12
 800947e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009484:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009486:	f7fc fe97 	bl	80061b8 <HAL_DMA_Start_IT>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00c      	beq.n	80094aa <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009494:	f043 0210 	orr.w	r2, r3, #16
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800949c:	2301      	movs	r3, #1
 800949e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2201      	movs	r2, #1
 80094a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80094a8:	e01e      	b.n	80094e8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094b4:	2b40      	cmp	r3, #64	; 0x40
 80094b6:	d007      	beq.n	80094c8 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094c6:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	685a      	ldr	r2, [r3, #4]
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f042 0220 	orr.w	r2, r2, #32
 80094d6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	685a      	ldr	r2, [r3, #4]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f042 0202 	orr.w	r2, r2, #2
 80094e6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80094f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3718      	adds	r7, #24
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	08009689 	.word	0x08009689
 8009500:	0800954d 	.word	0x0800954d
 8009504:	080096a5 	.word	0x080096a5
 8009508:	080095f7 	.word	0x080095f7
 800950c:	080096c1 	.word	0x080096c1

08009510 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009510:	b480      	push	{r7}
 8009512:	b083      	sub	sp, #12
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009518:	bf00      	nop
 800951a:	370c      	adds	r7, #12
 800951c:	46bd      	mov	sp, r7
 800951e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009522:	4770      	bx	lr

08009524 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009538:	b480      	push	{r7}
 800953a:	b083      	sub	sp, #12
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009540:	bf00      	nop
 8009542:	370c      	adds	r7, #12
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr

0800954c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009558:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800955a:	f7fc fac3 	bl	8005ae4 <HAL_GetTick>
 800955e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800956a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800956e:	d03c      	beq.n	80095ea <SPI_DMAReceiveCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	685a      	ldr	r2, [r3, #4]
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f022 0220 	bic.w	r2, r2, #32
 800957e:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d10d      	bne.n	80095a4 <SPI_DMAReceiveCplt+0x58>
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009590:	d108      	bne.n	80095a4 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	685a      	ldr	r2, [r3, #4]
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f022 0203 	bic.w	r2, r2, #3
 80095a0:	605a      	str	r2, [r3, #4]
 80095a2:	e007      	b.n	80095b4 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	685a      	ldr	r2, [r3, #4]
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f022 0201 	bic.w	r2, r2, #1
 80095b2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80095b4:	68ba      	ldr	r2, [r7, #8]
 80095b6:	2164      	movs	r1, #100	; 0x64
 80095b8:	68f8      	ldr	r0, [r7, #12]
 80095ba:	f000 f9bf 	bl	800993c <SPI_EndRxTransaction>
 80095be:	4603      	mov	r3, r0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d002      	beq.n	80095ca <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2220      	movs	r2, #32
 80095c8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	2200      	movs	r2, #0
 80095ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2201      	movs	r2, #1
 80095d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d003      	beq.n	80095ea <SPI_DMAReceiveCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f7ff ffa8 	bl	8009538 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80095e8:	e002      	b.n	80095f0 <SPI_DMAReceiveCplt+0xa4>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80095ea:	68f8      	ldr	r0, [r7, #12]
 80095ec:	f7f7 fa3e 	bl	8000a6c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b084      	sub	sp, #16
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009602:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009604:	f7fc fa6e 	bl	8005ae4 <HAL_GetTick>
 8009608:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009614:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009618:	d030      	beq.n	800967c <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	685a      	ldr	r2, [r3, #4]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f022 0220 	bic.w	r2, r2, #32
 8009628:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800962a:	68ba      	ldr	r2, [r7, #8]
 800962c:	2164      	movs	r1, #100	; 0x64
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f000 fa00 	bl	8009a34 <SPI_EndRxTxTransaction>
 8009634:	4603      	mov	r3, r0
 8009636:	2b00      	cmp	r3, #0
 8009638:	d005      	beq.n	8009646 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800963e:	f043 0220 	orr.w	r2, r3, #32
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	685a      	ldr	r2, [r3, #4]
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f022 0203 	bic.w	r2, r2, #3
 8009654:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2200      	movs	r2, #0
 800965a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2200      	movs	r2, #0
 8009660:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2201      	movs	r2, #1
 8009668:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009670:	2b00      	cmp	r3, #0
 8009672:	d003      	beq.n	800967c <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009674:	68f8      	ldr	r0, [r7, #12]
 8009676:	f7ff ff5f 	bl	8009538 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800967a:	e002      	b.n	8009682 <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800967c:	68f8      	ldr	r0, [r7, #12]
 800967e:	f7ff ff47 	bl	8009510 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009694:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8009696:	68f8      	ldr	r0, [r7, #12]
 8009698:	f7f7 f9d2 	bl	8000a40 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800969c:	bf00      	nop
 800969e:	3710      	adds	r7, #16
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80096b2:	68f8      	ldr	r0, [r7, #12]
 80096b4:	f7ff ff36 	bl	8009524 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80096b8:	bf00      	nop
 80096ba:	3710      	adds	r7, #16
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096cc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	685a      	ldr	r2, [r3, #4]
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f022 0203 	bic.w	r2, r2, #3
 80096dc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096e2:	f043 0210 	orr.w	r2, r3, #16
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80096f2:	68f8      	ldr	r0, [r7, #12]
 80096f4:	f7ff ff20 	bl	8009538 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80096f8:	bf00      	nop
 80096fa:	3710      	adds	r7, #16
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b088      	sub	sp, #32
 8009704:	af00      	add	r7, sp, #0
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	603b      	str	r3, [r7, #0]
 800970c:	4613      	mov	r3, r2
 800970e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009710:	f7fc f9e8 	bl	8005ae4 <HAL_GetTick>
 8009714:	4602      	mov	r2, r0
 8009716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009718:	1a9b      	subs	r3, r3, r2
 800971a:	683a      	ldr	r2, [r7, #0]
 800971c:	4413      	add	r3, r2
 800971e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009720:	f7fc f9e0 	bl	8005ae4 <HAL_GetTick>
 8009724:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009726:	4b39      	ldr	r3, [pc, #228]	; (800980c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	015b      	lsls	r3, r3, #5
 800972c:	0d1b      	lsrs	r3, r3, #20
 800972e:	69fa      	ldr	r2, [r7, #28]
 8009730:	fb02 f303 	mul.w	r3, r2, r3
 8009734:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009736:	e054      	b.n	80097e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800973e:	d050      	beq.n	80097e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009740:	f7fc f9d0 	bl	8005ae4 <HAL_GetTick>
 8009744:	4602      	mov	r2, r0
 8009746:	69bb      	ldr	r3, [r7, #24]
 8009748:	1ad3      	subs	r3, r2, r3
 800974a:	69fa      	ldr	r2, [r7, #28]
 800974c:	429a      	cmp	r2, r3
 800974e:	d902      	bls.n	8009756 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d13d      	bne.n	80097d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	685a      	ldr	r2, [r3, #4]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009764:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800976e:	d111      	bne.n	8009794 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009778:	d004      	beq.n	8009784 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009782:	d107      	bne.n	8009794 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009792:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009798:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800979c:	d10f      	bne.n	80097be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	681a      	ldr	r2, [r3, #0]
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80097ac:	601a      	str	r2, [r3, #0]
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80097bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	2201      	movs	r2, #1
 80097c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2200      	movs	r2, #0
 80097ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80097ce:	2303      	movs	r3, #3
 80097d0:	e017      	b.n	8009802 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d101      	bne.n	80097dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80097d8:	2300      	movs	r3, #0
 80097da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	3b01      	subs	r3, #1
 80097e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	689a      	ldr	r2, [r3, #8]
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	4013      	ands	r3, r2
 80097ec:	68ba      	ldr	r2, [r7, #8]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	bf0c      	ite	eq
 80097f2:	2301      	moveq	r3, #1
 80097f4:	2300      	movne	r3, #0
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	461a      	mov	r2, r3
 80097fa:	79fb      	ldrb	r3, [r7, #7]
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d19b      	bne.n	8009738 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009800:	2300      	movs	r3, #0
}
 8009802:	4618      	mov	r0, r3
 8009804:	3720      	adds	r7, #32
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	2000040c 	.word	0x2000040c

08009810 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b08a      	sub	sp, #40	; 0x28
 8009814:	af00      	add	r7, sp, #0
 8009816:	60f8      	str	r0, [r7, #12]
 8009818:	60b9      	str	r1, [r7, #8]
 800981a:	607a      	str	r2, [r7, #4]
 800981c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800981e:	2300      	movs	r3, #0
 8009820:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009822:	f7fc f95f 	bl	8005ae4 <HAL_GetTick>
 8009826:	4602      	mov	r2, r0
 8009828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800982a:	1a9b      	subs	r3, r3, r2
 800982c:	683a      	ldr	r2, [r7, #0]
 800982e:	4413      	add	r3, r2
 8009830:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009832:	f7fc f957 	bl	8005ae4 <HAL_GetTick>
 8009836:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	330c      	adds	r3, #12
 800983e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009840:	4b3d      	ldr	r3, [pc, #244]	; (8009938 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009842:	681a      	ldr	r2, [r3, #0]
 8009844:	4613      	mov	r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	4413      	add	r3, r2
 800984a:	00da      	lsls	r2, r3, #3
 800984c:	1ad3      	subs	r3, r2, r3
 800984e:	0d1b      	lsrs	r3, r3, #20
 8009850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009852:	fb02 f303 	mul.w	r3, r2, r3
 8009856:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009858:	e060      	b.n	800991c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009860:	d107      	bne.n	8009872 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d104      	bne.n	8009872 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	b2db      	uxtb	r3, r3
 800986e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009870:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009878:	d050      	beq.n	800991c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800987a:	f7fc f933 	bl	8005ae4 <HAL_GetTick>
 800987e:	4602      	mov	r2, r0
 8009880:	6a3b      	ldr	r3, [r7, #32]
 8009882:	1ad3      	subs	r3, r2, r3
 8009884:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009886:	429a      	cmp	r2, r3
 8009888:	d902      	bls.n	8009890 <SPI_WaitFifoStateUntilTimeout+0x80>
 800988a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800988c:	2b00      	cmp	r3, #0
 800988e:	d13d      	bne.n	800990c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	685a      	ldr	r2, [r3, #4]
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800989e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80098a8:	d111      	bne.n	80098ce <SPI_WaitFifoStateUntilTimeout+0xbe>
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80098b2:	d004      	beq.n	80098be <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098bc:	d107      	bne.n	80098ce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681a      	ldr	r2, [r3, #0]
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80098d6:	d10f      	bne.n	80098f8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	681a      	ldr	r2, [r3, #0]
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80098e6:	601a      	str	r2, [r3, #0]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80098f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2201      	movs	r2, #1
 80098fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2200      	movs	r2, #0
 8009904:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009908:	2303      	movs	r3, #3
 800990a:	e010      	b.n	800992e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800990c:	69bb      	ldr	r3, [r7, #24]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d101      	bne.n	8009916 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009912:	2300      	movs	r3, #0
 8009914:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009916:	69bb      	ldr	r3, [r7, #24]
 8009918:	3b01      	subs	r3, #1
 800991a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	689a      	ldr	r2, [r3, #8]
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	4013      	ands	r3, r2
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	429a      	cmp	r2, r3
 800992a:	d196      	bne.n	800985a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800992c:	2300      	movs	r3, #0
}
 800992e:	4618      	mov	r0, r3
 8009930:	3728      	adds	r7, #40	; 0x28
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
 8009936:	bf00      	nop
 8009938:	2000040c 	.word	0x2000040c

0800993c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b088      	sub	sp, #32
 8009940:	af02      	add	r7, sp, #8
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009950:	d111      	bne.n	8009976 <SPI_EndRxTransaction+0x3a>
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800995a:	d004      	beq.n	8009966 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009964:	d107      	bne.n	8009976 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009974:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800997e:	d112      	bne.n	80099a6 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	9300      	str	r3, [sp, #0]
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	2200      	movs	r2, #0
 8009988:	2180      	movs	r1, #128	; 0x80
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f7ff feb8 	bl	8009700 <SPI_WaitFlagStateUntilTimeout>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d021      	beq.n	80099da <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800999a:	f043 0220 	orr.w	r2, r3, #32
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80099a2:	2303      	movs	r3, #3
 80099a4:	e03d      	b.n	8009a22 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80099a6:	4b21      	ldr	r3, [pc, #132]	; (8009a2c <SPI_EndRxTransaction+0xf0>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	4a21      	ldr	r2, [pc, #132]	; (8009a30 <SPI_EndRxTransaction+0xf4>)
 80099ac:	fba2 2303 	umull	r2, r3, r2, r3
 80099b0:	0d5b      	lsrs	r3, r3, #21
 80099b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80099b6:	fb02 f303 	mul.w	r3, r2, r3
 80099ba:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d00a      	beq.n	80099d8 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	3b01      	subs	r3, #1
 80099c6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099d2:	2b80      	cmp	r3, #128	; 0x80
 80099d4:	d0f2      	beq.n	80099bc <SPI_EndRxTransaction+0x80>
 80099d6:	e000      	b.n	80099da <SPI_EndRxTransaction+0x9e>
        break;
 80099d8:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80099e2:	d11d      	bne.n	8009a20 <SPI_EndRxTransaction+0xe4>
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80099ec:	d004      	beq.n	80099f8 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099f6:	d113      	bne.n	8009a20 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	9300      	str	r3, [sp, #0]
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	2200      	movs	r2, #0
 8009a00:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009a04:	68f8      	ldr	r0, [r7, #12]
 8009a06:	f7ff ff03 	bl	8009810 <SPI_WaitFifoStateUntilTimeout>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d007      	beq.n	8009a20 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a14:	f043 0220 	orr.w	r2, r3, #32
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	e000      	b.n	8009a22 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8009a20:	2300      	movs	r3, #0
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3718      	adds	r7, #24
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
 8009a2a:	bf00      	nop
 8009a2c:	2000040c 	.word	0x2000040c
 8009a30:	165e9f81 	.word	0x165e9f81

08009a34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b088      	sub	sp, #32
 8009a38:	af02      	add	r7, sp, #8
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	60b9      	str	r1, [r7, #8]
 8009a3e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	2200      	movs	r2, #0
 8009a48:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009a4c:	68f8      	ldr	r0, [r7, #12]
 8009a4e:	f7ff fedf 	bl	8009810 <SPI_WaitFifoStateUntilTimeout>
 8009a52:	4603      	mov	r3, r0
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d007      	beq.n	8009a68 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a5c:	f043 0220 	orr.w	r2, r3, #32
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009a64:	2303      	movs	r3, #3
 8009a66:	e046      	b.n	8009af6 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009a68:	4b25      	ldr	r3, [pc, #148]	; (8009b00 <SPI_EndRxTxTransaction+0xcc>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a25      	ldr	r2, [pc, #148]	; (8009b04 <SPI_EndRxTxTransaction+0xd0>)
 8009a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8009a72:	0d5b      	lsrs	r3, r3, #21
 8009a74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009a78:	fb02 f303 	mul.w	r3, r2, r3
 8009a7c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a86:	d112      	bne.n	8009aae <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	9300      	str	r3, [sp, #0]
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	2180      	movs	r1, #128	; 0x80
 8009a92:	68f8      	ldr	r0, [r7, #12]
 8009a94:	f7ff fe34 	bl	8009700 <SPI_WaitFlagStateUntilTimeout>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d016      	beq.n	8009acc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009aa2:	f043 0220 	orr.w	r2, r3, #32
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8009aaa:	2303      	movs	r3, #3
 8009aac:	e023      	b.n	8009af6 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d00a      	beq.n	8009aca <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	3b01      	subs	r3, #1
 8009ab8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ac4:	2b80      	cmp	r3, #128	; 0x80
 8009ac6:	d0f2      	beq.n	8009aae <SPI_EndRxTxTransaction+0x7a>
 8009ac8:	e000      	b.n	8009acc <SPI_EndRxTxTransaction+0x98>
        break;
 8009aca:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009ad8:	68f8      	ldr	r0, [r7, #12]
 8009ada:	f7ff fe99 	bl	8009810 <SPI_WaitFifoStateUntilTimeout>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d007      	beq.n	8009af4 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ae8:	f043 0220 	orr.w	r2, r3, #32
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009af0:	2303      	movs	r3, #3
 8009af2:	e000      	b.n	8009af6 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009af4:	2300      	movs	r3, #0
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	3718      	adds	r7, #24
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	2000040c 	.word	0x2000040c
 8009b04:	165e9f81 	.word	0x165e9f81

08009b08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b082      	sub	sp, #8
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d101      	bne.n	8009b1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e049      	b.n	8009bae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d106      	bne.n	8009b34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f7f7 fd00 	bl	8001534 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2202      	movs	r2, #2
 8009b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681a      	ldr	r2, [r3, #0]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	3304      	adds	r3, #4
 8009b44:	4619      	mov	r1, r3
 8009b46:	4610      	mov	r0, r2
 8009b48:	f000 fa50 	bl	8009fec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2201      	movs	r2, #1
 8009b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2201      	movs	r2, #1
 8009b60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2201      	movs	r2, #1
 8009b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2201      	movs	r2, #1
 8009b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2201      	movs	r2, #1
 8009b98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009bac:	2300      	movs	r3, #0
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3708      	adds	r7, #8
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b082      	sub	sp, #8
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	691b      	ldr	r3, [r3, #16]
 8009bc4:	f003 0302 	and.w	r3, r3, #2
 8009bc8:	2b02      	cmp	r3, #2
 8009bca:	d122      	bne.n	8009c12 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	68db      	ldr	r3, [r3, #12]
 8009bd2:	f003 0302 	and.w	r3, r3, #2
 8009bd6:	2b02      	cmp	r3, #2
 8009bd8:	d11b      	bne.n	8009c12 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f06f 0202 	mvn.w	r2, #2
 8009be2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2201      	movs	r2, #1
 8009be8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	699b      	ldr	r3, [r3, #24]
 8009bf0:	f003 0303 	and.w	r3, r3, #3
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d003      	beq.n	8009c00 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 f9d9 	bl	8009fb0 <HAL_TIM_IC_CaptureCallback>
 8009bfe:	e005      	b.n	8009c0c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 f9cb 	bl	8009f9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 f9dc 	bl	8009fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	691b      	ldr	r3, [r3, #16]
 8009c18:	f003 0304 	and.w	r3, r3, #4
 8009c1c:	2b04      	cmp	r3, #4
 8009c1e:	d122      	bne.n	8009c66 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	68db      	ldr	r3, [r3, #12]
 8009c26:	f003 0304 	and.w	r3, r3, #4
 8009c2a:	2b04      	cmp	r3, #4
 8009c2c:	d11b      	bne.n	8009c66 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f06f 0204 	mvn.w	r2, #4
 8009c36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2202      	movs	r2, #2
 8009c3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	699b      	ldr	r3, [r3, #24]
 8009c44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d003      	beq.n	8009c54 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f000 f9af 	bl	8009fb0 <HAL_TIM_IC_CaptureCallback>
 8009c52:	e005      	b.n	8009c60 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 f9a1 	bl	8009f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 f9b2 	bl	8009fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	691b      	ldr	r3, [r3, #16]
 8009c6c:	f003 0308 	and.w	r3, r3, #8
 8009c70:	2b08      	cmp	r3, #8
 8009c72:	d122      	bne.n	8009cba <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	68db      	ldr	r3, [r3, #12]
 8009c7a:	f003 0308 	and.w	r3, r3, #8
 8009c7e:	2b08      	cmp	r3, #8
 8009c80:	d11b      	bne.n	8009cba <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f06f 0208 	mvn.w	r2, #8
 8009c8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2204      	movs	r2, #4
 8009c90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	69db      	ldr	r3, [r3, #28]
 8009c98:	f003 0303 	and.w	r3, r3, #3
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d003      	beq.n	8009ca8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 f985 	bl	8009fb0 <HAL_TIM_IC_CaptureCallback>
 8009ca6:	e005      	b.n	8009cb4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 f977 	bl	8009f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 f988 	bl	8009fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	691b      	ldr	r3, [r3, #16]
 8009cc0:	f003 0310 	and.w	r3, r3, #16
 8009cc4:	2b10      	cmp	r3, #16
 8009cc6:	d122      	bne.n	8009d0e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	68db      	ldr	r3, [r3, #12]
 8009cce:	f003 0310 	and.w	r3, r3, #16
 8009cd2:	2b10      	cmp	r3, #16
 8009cd4:	d11b      	bne.n	8009d0e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f06f 0210 	mvn.w	r2, #16
 8009cde:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2208      	movs	r2, #8
 8009ce4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	69db      	ldr	r3, [r3, #28]
 8009cec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d003      	beq.n	8009cfc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 f95b 	bl	8009fb0 <HAL_TIM_IC_CaptureCallback>
 8009cfa:	e005      	b.n	8009d08 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 f94d 	bl	8009f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 f95e 	bl	8009fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	691b      	ldr	r3, [r3, #16]
 8009d14:	f003 0301 	and.w	r3, r3, #1
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d10e      	bne.n	8009d3a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	68db      	ldr	r3, [r3, #12]
 8009d22:	f003 0301 	and.w	r3, r3, #1
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d107      	bne.n	8009d3a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f06f 0201 	mvn.w	r2, #1
 8009d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 f927 	bl	8009f88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	691b      	ldr	r3, [r3, #16]
 8009d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d44:	2b80      	cmp	r3, #128	; 0x80
 8009d46:	d10e      	bne.n	8009d66 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	68db      	ldr	r3, [r3, #12]
 8009d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d52:	2b80      	cmp	r3, #128	; 0x80
 8009d54:	d107      	bne.n	8009d66 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009d5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f000 fb15 	bl	800a390 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	691b      	ldr	r3, [r3, #16]
 8009d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d74:	d10e      	bne.n	8009d94 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d80:	2b80      	cmp	r3, #128	; 0x80
 8009d82:	d107      	bne.n	8009d94 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fb08 	bl	800a3a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	691b      	ldr	r3, [r3, #16]
 8009d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d9e:	2b40      	cmp	r3, #64	; 0x40
 8009da0:	d10e      	bne.n	8009dc0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dac:	2b40      	cmp	r3, #64	; 0x40
 8009dae:	d107      	bne.n	8009dc0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 f90c 	bl	8009fd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	691b      	ldr	r3, [r3, #16]
 8009dc6:	f003 0320 	and.w	r3, r3, #32
 8009dca:	2b20      	cmp	r3, #32
 8009dcc:	d10e      	bne.n	8009dec <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	68db      	ldr	r3, [r3, #12]
 8009dd4:	f003 0320 	and.w	r3, r3, #32
 8009dd8:	2b20      	cmp	r3, #32
 8009dda:	d107      	bne.n	8009dec <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f06f 0220 	mvn.w	r2, #32
 8009de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f000 fac8 	bl	800a37c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009dec:	bf00      	nop
 8009dee:	3708      	adds	r7, #8
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b084      	sub	sp, #16
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d101      	bne.n	8009e10 <HAL_TIM_ConfigClockSource+0x1c>
 8009e0c:	2302      	movs	r3, #2
 8009e0e:	e0b4      	b.n	8009f7a <HAL_TIM_ConfigClockSource+0x186>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2201      	movs	r2, #1
 8009e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2202      	movs	r2, #2
 8009e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	689b      	ldr	r3, [r3, #8]
 8009e26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009e28:	68ba      	ldr	r2, [r7, #8]
 8009e2a:	4b56      	ldr	r3, [pc, #344]	; (8009f84 <HAL_TIM_ConfigClockSource+0x190>)
 8009e2c:	4013      	ands	r3, r2
 8009e2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	68ba      	ldr	r2, [r7, #8]
 8009e3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e48:	d03e      	beq.n	8009ec8 <HAL_TIM_ConfigClockSource+0xd4>
 8009e4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e4e:	f200 8087 	bhi.w	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
 8009e52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e56:	f000 8086 	beq.w	8009f66 <HAL_TIM_ConfigClockSource+0x172>
 8009e5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e5e:	d87f      	bhi.n	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
 8009e60:	2b70      	cmp	r3, #112	; 0x70
 8009e62:	d01a      	beq.n	8009e9a <HAL_TIM_ConfigClockSource+0xa6>
 8009e64:	2b70      	cmp	r3, #112	; 0x70
 8009e66:	d87b      	bhi.n	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
 8009e68:	2b60      	cmp	r3, #96	; 0x60
 8009e6a:	d050      	beq.n	8009f0e <HAL_TIM_ConfigClockSource+0x11a>
 8009e6c:	2b60      	cmp	r3, #96	; 0x60
 8009e6e:	d877      	bhi.n	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
 8009e70:	2b50      	cmp	r3, #80	; 0x50
 8009e72:	d03c      	beq.n	8009eee <HAL_TIM_ConfigClockSource+0xfa>
 8009e74:	2b50      	cmp	r3, #80	; 0x50
 8009e76:	d873      	bhi.n	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
 8009e78:	2b40      	cmp	r3, #64	; 0x40
 8009e7a:	d058      	beq.n	8009f2e <HAL_TIM_ConfigClockSource+0x13a>
 8009e7c:	2b40      	cmp	r3, #64	; 0x40
 8009e7e:	d86f      	bhi.n	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
 8009e80:	2b30      	cmp	r3, #48	; 0x30
 8009e82:	d064      	beq.n	8009f4e <HAL_TIM_ConfigClockSource+0x15a>
 8009e84:	2b30      	cmp	r3, #48	; 0x30
 8009e86:	d86b      	bhi.n	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
 8009e88:	2b20      	cmp	r3, #32
 8009e8a:	d060      	beq.n	8009f4e <HAL_TIM_ConfigClockSource+0x15a>
 8009e8c:	2b20      	cmp	r3, #32
 8009e8e:	d867      	bhi.n	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d05c      	beq.n	8009f4e <HAL_TIM_ConfigClockSource+0x15a>
 8009e94:	2b10      	cmp	r3, #16
 8009e96:	d05a      	beq.n	8009f4e <HAL_TIM_ConfigClockSource+0x15a>
 8009e98:	e062      	b.n	8009f60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6818      	ldr	r0, [r3, #0]
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	6899      	ldr	r1, [r3, #8]
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	685a      	ldr	r2, [r3, #4]
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	68db      	ldr	r3, [r3, #12]
 8009eaa:	f000 f9b9 	bl	800a220 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009ebc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	68ba      	ldr	r2, [r7, #8]
 8009ec4:	609a      	str	r2, [r3, #8]
      break;
 8009ec6:	e04f      	b.n	8009f68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6818      	ldr	r0, [r3, #0]
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	6899      	ldr	r1, [r3, #8]
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	685a      	ldr	r2, [r3, #4]
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	68db      	ldr	r3, [r3, #12]
 8009ed8:	f000 f9a2 	bl	800a220 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	689a      	ldr	r2, [r3, #8]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009eea:	609a      	str	r2, [r3, #8]
      break;
 8009eec:	e03c      	b.n	8009f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6818      	ldr	r0, [r3, #0]
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	6859      	ldr	r1, [r3, #4]
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	68db      	ldr	r3, [r3, #12]
 8009efa:	461a      	mov	r2, r3
 8009efc:	f000 f916 	bl	800a12c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	2150      	movs	r1, #80	; 0x50
 8009f06:	4618      	mov	r0, r3
 8009f08:	f000 f96f 	bl	800a1ea <TIM_ITRx_SetConfig>
      break;
 8009f0c:	e02c      	b.n	8009f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6818      	ldr	r0, [r3, #0]
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	6859      	ldr	r1, [r3, #4]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	68db      	ldr	r3, [r3, #12]
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	f000 f935 	bl	800a18a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	2160      	movs	r1, #96	; 0x60
 8009f26:	4618      	mov	r0, r3
 8009f28:	f000 f95f 	bl	800a1ea <TIM_ITRx_SetConfig>
      break;
 8009f2c:	e01c      	b.n	8009f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6818      	ldr	r0, [r3, #0]
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	6859      	ldr	r1, [r3, #4]
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	68db      	ldr	r3, [r3, #12]
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	f000 f8f6 	bl	800a12c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2140      	movs	r1, #64	; 0x40
 8009f46:	4618      	mov	r0, r3
 8009f48:	f000 f94f 	bl	800a1ea <TIM_ITRx_SetConfig>
      break;
 8009f4c:	e00c      	b.n	8009f68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681a      	ldr	r2, [r3, #0]
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	4619      	mov	r1, r3
 8009f58:	4610      	mov	r0, r2
 8009f5a:	f000 f946 	bl	800a1ea <TIM_ITRx_SetConfig>
      break;
 8009f5e:	e003      	b.n	8009f68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	73fb      	strb	r3, [r7, #15]
      break;
 8009f64:	e000      	b.n	8009f68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009f66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3710      	adds	r7, #16
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}
 8009f82:	bf00      	nop
 8009f84:	fffeff88 	.word	0xfffeff88

08009f88 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b083      	sub	sp, #12
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009fa4:	bf00      	nop
 8009fa6:	370c      	adds	r7, #12
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009fb8:	bf00      	nop
 8009fba:	370c      	adds	r7, #12
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b083      	sub	sp, #12
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009fcc:	bf00      	nop
 8009fce:	370c      	adds	r7, #12
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd6:	4770      	bx	lr

08009fd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b083      	sub	sp, #12
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009fe0:	bf00      	nop
 8009fe2:	370c      	adds	r7, #12
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b085      	sub	sp, #20
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	4a40      	ldr	r2, [pc, #256]	; (800a100 <TIM_Base_SetConfig+0x114>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d013      	beq.n	800a02c <TIM_Base_SetConfig+0x40>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a00a:	d00f      	beq.n	800a02c <TIM_Base_SetConfig+0x40>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	4a3d      	ldr	r2, [pc, #244]	; (800a104 <TIM_Base_SetConfig+0x118>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d00b      	beq.n	800a02c <TIM_Base_SetConfig+0x40>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	4a3c      	ldr	r2, [pc, #240]	; (800a108 <TIM_Base_SetConfig+0x11c>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	d007      	beq.n	800a02c <TIM_Base_SetConfig+0x40>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a3b      	ldr	r2, [pc, #236]	; (800a10c <TIM_Base_SetConfig+0x120>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d003      	beq.n	800a02c <TIM_Base_SetConfig+0x40>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	4a3a      	ldr	r2, [pc, #232]	; (800a110 <TIM_Base_SetConfig+0x124>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d108      	bne.n	800a03e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a032:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	4313      	orrs	r3, r2
 800a03c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	4a2f      	ldr	r2, [pc, #188]	; (800a100 <TIM_Base_SetConfig+0x114>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d02b      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a04c:	d027      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a2c      	ldr	r2, [pc, #176]	; (800a104 <TIM_Base_SetConfig+0x118>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d023      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a2b      	ldr	r2, [pc, #172]	; (800a108 <TIM_Base_SetConfig+0x11c>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d01f      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a2a      	ldr	r2, [pc, #168]	; (800a10c <TIM_Base_SetConfig+0x120>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d01b      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a29      	ldr	r2, [pc, #164]	; (800a110 <TIM_Base_SetConfig+0x124>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d017      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a28      	ldr	r2, [pc, #160]	; (800a114 <TIM_Base_SetConfig+0x128>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d013      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a27      	ldr	r2, [pc, #156]	; (800a118 <TIM_Base_SetConfig+0x12c>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d00f      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	4a26      	ldr	r2, [pc, #152]	; (800a11c <TIM_Base_SetConfig+0x130>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d00b      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	4a25      	ldr	r2, [pc, #148]	; (800a120 <TIM_Base_SetConfig+0x134>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d007      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	4a24      	ldr	r2, [pc, #144]	; (800a124 <TIM_Base_SetConfig+0x138>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d003      	beq.n	800a09e <TIM_Base_SetConfig+0xb2>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	4a23      	ldr	r2, [pc, #140]	; (800a128 <TIM_Base_SetConfig+0x13c>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d108      	bne.n	800a0b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a0a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	68db      	ldr	r3, [r3, #12]
 800a0aa:	68fa      	ldr	r2, [r7, #12]
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	695b      	ldr	r3, [r3, #20]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	68fa      	ldr	r2, [r7, #12]
 800a0c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	689a      	ldr	r2, [r3, #8]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	681a      	ldr	r2, [r3, #0]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	4a0a      	ldr	r2, [pc, #40]	; (800a100 <TIM_Base_SetConfig+0x114>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d003      	beq.n	800a0e4 <TIM_Base_SetConfig+0xf8>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	4a0c      	ldr	r2, [pc, #48]	; (800a110 <TIM_Base_SetConfig+0x124>)
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d103      	bne.n	800a0ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	691a      	ldr	r2, [r3, #16]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2201      	movs	r2, #1
 800a0f0:	615a      	str	r2, [r3, #20]
}
 800a0f2:	bf00      	nop
 800a0f4:	3714      	adds	r7, #20
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr
 800a0fe:	bf00      	nop
 800a100:	40010000 	.word	0x40010000
 800a104:	40000400 	.word	0x40000400
 800a108:	40000800 	.word	0x40000800
 800a10c:	40000c00 	.word	0x40000c00
 800a110:	40010400 	.word	0x40010400
 800a114:	40014000 	.word	0x40014000
 800a118:	40014400 	.word	0x40014400
 800a11c:	40014800 	.word	0x40014800
 800a120:	40001800 	.word	0x40001800
 800a124:	40001c00 	.word	0x40001c00
 800a128:	40002000 	.word	0x40002000

0800a12c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b087      	sub	sp, #28
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	6a1b      	ldr	r3, [r3, #32]
 800a13c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	6a1b      	ldr	r3, [r3, #32]
 800a142:	f023 0201 	bic.w	r2, r3, #1
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	699b      	ldr	r3, [r3, #24]
 800a14e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a156:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	011b      	lsls	r3, r3, #4
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	4313      	orrs	r3, r2
 800a160:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	f023 030a 	bic.w	r3, r3, #10
 800a168:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a16a:	697a      	ldr	r2, [r7, #20]
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	4313      	orrs	r3, r2
 800a170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	693a      	ldr	r2, [r7, #16]
 800a176:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	697a      	ldr	r2, [r7, #20]
 800a17c:	621a      	str	r2, [r3, #32]
}
 800a17e:	bf00      	nop
 800a180:	371c      	adds	r7, #28
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr

0800a18a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a18a:	b480      	push	{r7}
 800a18c:	b087      	sub	sp, #28
 800a18e:	af00      	add	r7, sp, #0
 800a190:	60f8      	str	r0, [r7, #12]
 800a192:	60b9      	str	r1, [r7, #8]
 800a194:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	6a1b      	ldr	r3, [r3, #32]
 800a19a:	f023 0210 	bic.w	r2, r3, #16
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	699b      	ldr	r3, [r3, #24]
 800a1a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	6a1b      	ldr	r3, [r3, #32]
 800a1ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a1b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	031b      	lsls	r3, r3, #12
 800a1ba:	697a      	ldr	r2, [r7, #20]
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a1c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	011b      	lsls	r3, r3, #4
 800a1cc:	693a      	ldr	r2, [r7, #16]
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	697a      	ldr	r2, [r7, #20]
 800a1d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	693a      	ldr	r2, [r7, #16]
 800a1dc:	621a      	str	r2, [r3, #32]
}
 800a1de:	bf00      	nop
 800a1e0:	371c      	adds	r7, #28
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr

0800a1ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a1ea:	b480      	push	{r7}
 800a1ec:	b085      	sub	sp, #20
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	6078      	str	r0, [r7, #4]
 800a1f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	689b      	ldr	r3, [r3, #8]
 800a1f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a200:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a202:	683a      	ldr	r2, [r7, #0]
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	4313      	orrs	r3, r2
 800a208:	f043 0307 	orr.w	r3, r3, #7
 800a20c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	68fa      	ldr	r2, [r7, #12]
 800a212:	609a      	str	r2, [r3, #8]
}
 800a214:	bf00      	nop
 800a216:	3714      	adds	r7, #20
 800a218:	46bd      	mov	sp, r7
 800a21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21e:	4770      	bx	lr

0800a220 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a220:	b480      	push	{r7}
 800a222:	b087      	sub	sp, #28
 800a224:	af00      	add	r7, sp, #0
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	60b9      	str	r1, [r7, #8]
 800a22a:	607a      	str	r2, [r7, #4]
 800a22c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a23a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	021a      	lsls	r2, r3, #8
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	431a      	orrs	r2, r3
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	4313      	orrs	r3, r2
 800a248:	697a      	ldr	r2, [r7, #20]
 800a24a:	4313      	orrs	r3, r2
 800a24c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	697a      	ldr	r2, [r7, #20]
 800a252:	609a      	str	r2, [r3, #8]
}
 800a254:	bf00      	nop
 800a256:	371c      	adds	r7, #28
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a260:	b480      	push	{r7}
 800a262:	b085      	sub	sp, #20
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a270:	2b01      	cmp	r3, #1
 800a272:	d101      	bne.n	800a278 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a274:	2302      	movs	r3, #2
 800a276:	e06d      	b.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2201      	movs	r2, #1
 800a27c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2202      	movs	r2, #2
 800a284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	689b      	ldr	r3, [r3, #8]
 800a296:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a30      	ldr	r2, [pc, #192]	; (800a360 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d004      	beq.n	800a2ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a2f      	ldr	r2, [pc, #188]	; (800a364 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d108      	bne.n	800a2be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a2b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	68fa      	ldr	r2, [r7, #12]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68fa      	ldr	r2, [r7, #12]
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a20      	ldr	r2, [pc, #128]	; (800a360 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d022      	beq.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2ea:	d01d      	beq.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a1d      	ldr	r2, [pc, #116]	; (800a368 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d018      	beq.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a1c      	ldr	r2, [pc, #112]	; (800a36c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d013      	beq.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a1a      	ldr	r2, [pc, #104]	; (800a370 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d00e      	beq.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a15      	ldr	r2, [pc, #84]	; (800a364 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d009      	beq.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a16      	ldr	r2, [pc, #88]	; (800a374 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d004      	beq.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	4a15      	ldr	r2, [pc, #84]	; (800a378 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d10c      	bne.n	800a342 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a32e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	68ba      	ldr	r2, [r7, #8]
 800a336:	4313      	orrs	r3, r2
 800a338:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	68ba      	ldr	r2, [r7, #8]
 800a340:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2201      	movs	r2, #1
 800a346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2200      	movs	r2, #0
 800a34e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a352:	2300      	movs	r3, #0
}
 800a354:	4618      	mov	r0, r3
 800a356:	3714      	adds	r7, #20
 800a358:	46bd      	mov	sp, r7
 800a35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35e:	4770      	bx	lr
 800a360:	40010000 	.word	0x40010000
 800a364:	40010400 	.word	0x40010400
 800a368:	40000400 	.word	0x40000400
 800a36c:	40000800 	.word	0x40000800
 800a370:	40000c00 	.word	0x40000c00
 800a374:	40014000 	.word	0x40014000
 800a378:	40001800 	.word	0x40001800

0800a37c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a384:	bf00      	nop
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a390:	b480      	push	{r7}
 800a392:	b083      	sub	sp, #12
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a398:	bf00      	nop
 800a39a:	370c      	adds	r7, #12
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr

0800a3a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a3ac:	bf00      	nop
 800a3ae:	370c      	adds	r7, #12
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b082      	sub	sp, #8
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d101      	bne.n	800a3ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	e040      	b.n	800a44c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d106      	bne.n	800a3e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f7f7 f900 	bl	80015e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2224      	movs	r2, #36	; 0x24
 800a3e4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	681a      	ldr	r2, [r3, #0]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f022 0201 	bic.w	r2, r2, #1
 800a3f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 fb9a 	bl	800ab30 <UART_SetConfig>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b01      	cmp	r3, #1
 800a400:	d101      	bne.n	800a406 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a402:	2301      	movs	r3, #1
 800a404:	e022      	b.n	800a44c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d002      	beq.n	800a414 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 fdf0 	bl	800aff4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	685a      	ldr	r2, [r3, #4]
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a422:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	689a      	ldr	r2, [r3, #8]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a432:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	681a      	ldr	r2, [r3, #0]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f042 0201 	orr.w	r2, r2, #1
 800a442:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 fe77 	bl	800b138 <UART_CheckIdleState>
 800a44a:	4603      	mov	r3, r0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3708      	adds	r7, #8
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}

0800a454 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a454:	b480      	push	{r7}
 800a456:	b08b      	sub	sp, #44	; 0x2c
 800a458:	af00      	add	r7, sp, #0
 800a45a:	60f8      	str	r0, [r7, #12]
 800a45c:	60b9      	str	r1, [r7, #8]
 800a45e:	4613      	mov	r3, r2
 800a460:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a466:	2b20      	cmp	r3, #32
 800a468:	d156      	bne.n	800a518 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d002      	beq.n	800a476 <HAL_UART_Transmit_IT+0x22>
 800a470:	88fb      	ldrh	r3, [r7, #6]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d101      	bne.n	800a47a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800a476:	2301      	movs	r3, #1
 800a478:	e04f      	b.n	800a51a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800a480:	2b01      	cmp	r3, #1
 800a482:	d101      	bne.n	800a488 <HAL_UART_Transmit_IT+0x34>
 800a484:	2302      	movs	r3, #2
 800a486:	e048      	b.n	800a51a <HAL_UART_Transmit_IT+0xc6>
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2201      	movs	r2, #1
 800a48c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	68ba      	ldr	r2, [r7, #8]
 800a494:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	88fa      	ldrh	r2, [r7, #6]
 800a49a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	88fa      	ldrh	r2, [r7, #6]
 800a4a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	2221      	movs	r2, #33	; 0x21
 800a4b8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4c2:	d107      	bne.n	800a4d4 <HAL_UART_Transmit_IT+0x80>
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	691b      	ldr	r3, [r3, #16]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d103      	bne.n	800a4d4 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	4a16      	ldr	r2, [pc, #88]	; (800a528 <HAL_UART_Transmit_IT+0xd4>)
 800a4d0:	669a      	str	r2, [r3, #104]	; 0x68
 800a4d2:	e002      	b.n	800a4da <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	4a15      	ldr	r2, [pc, #84]	; (800a52c <HAL_UART_Transmit_IT+0xd8>)
 800a4d8:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	e853 3f00 	ldrex	r3, [r3]
 800a4ee:	613b      	str	r3, [r7, #16]
   return(result);
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4f6:	627b      	str	r3, [r7, #36]	; 0x24
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	461a      	mov	r2, r3
 800a4fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a500:	623b      	str	r3, [r7, #32]
 800a502:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a504:	69f9      	ldr	r1, [r7, #28]
 800a506:	6a3a      	ldr	r2, [r7, #32]
 800a508:	e841 2300 	strex	r3, r2, [r1]
 800a50c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a50e:	69bb      	ldr	r3, [r7, #24]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d1e6      	bne.n	800a4e2 <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 800a514:	2300      	movs	r3, #0
 800a516:	e000      	b.n	800a51a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800a518:	2302      	movs	r3, #2
  }
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	372c      	adds	r7, #44	; 0x2c
 800a51e:	46bd      	mov	sp, r7
 800a520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a524:	4770      	bx	lr
 800a526:	bf00      	nop
 800a528:	0800b4fb 	.word	0x0800b4fb
 800a52c:	0800b445 	.word	0x0800b445

0800a530 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b0ba      	sub	sp, #232	; 0xe8
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	69db      	ldr	r3, [r3, #28]
 800a53e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a556:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a55a:	f640 030f 	movw	r3, #2063	; 0x80f
 800a55e:	4013      	ands	r3, r2
 800a560:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a564:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d115      	bne.n	800a598 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a56c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a570:	f003 0320 	and.w	r3, r3, #32
 800a574:	2b00      	cmp	r3, #0
 800a576:	d00f      	beq.n	800a598 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a57c:	f003 0320 	and.w	r3, r3, #32
 800a580:	2b00      	cmp	r3, #0
 800a582:	d009      	beq.n	800a598 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f000 82a4 	beq.w	800aad6 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	4798      	blx	r3
      }
      return;
 800a596:	e29e      	b.n	800aad6 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a598:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	f000 8117 	beq.w	800a7d0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a5a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a5a6:	f003 0301 	and.w	r3, r3, #1
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d106      	bne.n	800a5bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a5ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a5b2:	4b85      	ldr	r3, [pc, #532]	; (800a7c8 <HAL_UART_IRQHandler+0x298>)
 800a5b4:	4013      	ands	r3, r2
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	f000 810a 	beq.w	800a7d0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a5bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5c0:	f003 0301 	and.w	r3, r3, #1
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d011      	beq.n	800a5ec <HAL_UART_IRQHandler+0xbc>
 800a5c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d00b      	beq.n	800a5ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	2201      	movs	r2, #1
 800a5da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a5e2:	f043 0201 	orr.w	r2, r3, #1
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a5ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5f0:	f003 0302 	and.w	r3, r3, #2
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d011      	beq.n	800a61c <HAL_UART_IRQHandler+0xec>
 800a5f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a5fc:	f003 0301 	and.w	r3, r3, #1
 800a600:	2b00      	cmp	r3, #0
 800a602:	d00b      	beq.n	800a61c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	2202      	movs	r2, #2
 800a60a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a612:	f043 0204 	orr.w	r2, r3, #4
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a61c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a620:	f003 0304 	and.w	r3, r3, #4
 800a624:	2b00      	cmp	r3, #0
 800a626:	d011      	beq.n	800a64c <HAL_UART_IRQHandler+0x11c>
 800a628:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a62c:	f003 0301 	and.w	r3, r3, #1
 800a630:	2b00      	cmp	r3, #0
 800a632:	d00b      	beq.n	800a64c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2204      	movs	r2, #4
 800a63a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a642:	f043 0202 	orr.w	r2, r3, #2
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a64c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a650:	f003 0308 	and.w	r3, r3, #8
 800a654:	2b00      	cmp	r3, #0
 800a656:	d017      	beq.n	800a688 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a65c:	f003 0320 	and.w	r3, r3, #32
 800a660:	2b00      	cmp	r3, #0
 800a662:	d105      	bne.n	800a670 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a664:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a668:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d00b      	beq.n	800a688 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	2208      	movs	r2, #8
 800a676:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a67e:	f043 0208 	orr.w	r2, r3, #8
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a68c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a690:	2b00      	cmp	r3, #0
 800a692:	d012      	beq.n	800a6ba <HAL_UART_IRQHandler+0x18a>
 800a694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a698:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d00c      	beq.n	800a6ba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a6a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a6b0:	f043 0220 	orr.w	r2, r3, #32
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	f000 820a 	beq.w	800aada <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a6c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6ca:	f003 0320 	and.w	r3, r3, #32
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d00d      	beq.n	800a6ee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a6d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6d6:	f003 0320 	and.w	r3, r3, #32
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d007      	beq.n	800a6ee <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d003      	beq.n	800a6ee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a6f4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	689b      	ldr	r3, [r3, #8]
 800a6fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a702:	2b40      	cmp	r3, #64	; 0x40
 800a704:	d005      	beq.n	800a712 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a706:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a70a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d04f      	beq.n	800a7b2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f000 fe1d 	bl	800b352 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	689b      	ldr	r3, [r3, #8]
 800a71e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a722:	2b40      	cmp	r3, #64	; 0x40
 800a724:	d141      	bne.n	800a7aa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	3308      	adds	r3, #8
 800a72c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a730:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a734:	e853 3f00 	ldrex	r3, [r3]
 800a738:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a73c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a740:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a744:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	3308      	adds	r3, #8
 800a74e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a752:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a756:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a75a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a75e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a762:	e841 2300 	strex	r3, r2, [r1]
 800a766:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a76a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d1d9      	bne.n	800a726 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a776:	2b00      	cmp	r3, #0
 800a778:	d013      	beq.n	800a7a2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a77e:	4a13      	ldr	r2, [pc, #76]	; (800a7cc <HAL_UART_IRQHandler+0x29c>)
 800a780:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a786:	4618      	mov	r0, r3
 800a788:	f7fb fde6 	bl	8006358 <HAL_DMA_Abort_IT>
 800a78c:	4603      	mov	r3, r0
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d017      	beq.n	800a7c2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a798:	687a      	ldr	r2, [r7, #4]
 800a79a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800a79c:	4610      	mov	r0, r2
 800a79e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7a0:	e00f      	b.n	800a7c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f000 f9a4 	bl	800aaf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7a8:	e00b      	b.n	800a7c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f000 f9a0 	bl	800aaf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7b0:	e007      	b.n	800a7c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 f99c 	bl	800aaf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800a7c0:	e18b      	b.n	800aada <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7c2:	bf00      	nop
    return;
 800a7c4:	e189      	b.n	800aada <HAL_UART_IRQHandler+0x5aa>
 800a7c6:	bf00      	nop
 800a7c8:	04000120 	.word	0x04000120
 800a7cc:	0800b419 	.word	0x0800b419

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	f040 8144 	bne.w	800aa62 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a7da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7de:	f003 0310 	and.w	r3, r3, #16
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	f000 813d 	beq.w	800aa62 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a7e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7ec:	f003 0310 	and.w	r3, r3, #16
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	f000 8136 	beq.w	800aa62 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	2210      	movs	r2, #16
 800a7fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	689b      	ldr	r3, [r3, #8]
 800a804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a808:	2b40      	cmp	r3, #64	; 0x40
 800a80a:	f040 80b2 	bne.w	800a972 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a81a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f000 815d 	beq.w	800aade <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a82a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a82e:	429a      	cmp	r2, r3
 800a830:	f080 8155 	bcs.w	800aade <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a83a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a842:	69db      	ldr	r3, [r3, #28]
 800a844:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a848:	f000 8085 	beq.w	800a956 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a854:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a858:	e853 3f00 	ldrex	r3, [r3]
 800a85c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a860:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a864:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a868:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	461a      	mov	r2, r3
 800a872:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a876:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a87a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a87e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a882:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a886:	e841 2300 	strex	r3, r2, [r1]
 800a88a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a88e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a892:	2b00      	cmp	r3, #0
 800a894:	d1da      	bne.n	800a84c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	3308      	adds	r3, #8
 800a89c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a89e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a8a0:	e853 3f00 	ldrex	r3, [r3]
 800a8a4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a8a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a8a8:	f023 0301 	bic.w	r3, r3, #1
 800a8ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	3308      	adds	r3, #8
 800a8b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a8ba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a8be:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8c0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a8c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a8c6:	e841 2300 	strex	r3, r2, [r1]
 800a8ca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a8cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d1e1      	bne.n	800a896 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	3308      	adds	r3, #8
 800a8d8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a8dc:	e853 3f00 	ldrex	r3, [r3]
 800a8e0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a8e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a8e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a8e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	3308      	adds	r3, #8
 800a8f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a8f6:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a8f8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8fa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a8fc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a8fe:	e841 2300 	strex	r3, r2, [r1]
 800a902:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a904:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a906:	2b00      	cmp	r3, #0
 800a908:	d1e3      	bne.n	800a8d2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2220      	movs	r2, #32
 800a90e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2200      	movs	r2, #0
 800a914:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a91c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a91e:	e853 3f00 	ldrex	r3, [r3]
 800a922:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a924:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a926:	f023 0310 	bic.w	r3, r3, #16
 800a92a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	461a      	mov	r2, r3
 800a934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a938:	65bb      	str	r3, [r7, #88]	; 0x58
 800a93a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a93c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a93e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a940:	e841 2300 	strex	r3, r2, [r1]
 800a944:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a946:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d1e4      	bne.n	800a916 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a950:	4618      	mov	r0, r3
 800a952:	f7fb fc91 	bl	8006278 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a962:	b29b      	uxth	r3, r3
 800a964:	1ad3      	subs	r3, r2, r3
 800a966:	b29b      	uxth	r3, r3
 800a968:	4619      	mov	r1, r3
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f000 f8ca 	bl	800ab04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a970:	e0b5      	b.n	800aade <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a97e:	b29b      	uxth	r3, r3
 800a980:	1ad3      	subs	r3, r2, r3
 800a982:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a98c:	b29b      	uxth	r3, r3
 800a98e:	2b00      	cmp	r3, #0
 800a990:	f000 80a7 	beq.w	800aae2 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 800a994:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a998:	2b00      	cmp	r3, #0
 800a99a:	f000 80a2 	beq.w	800aae2 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a6:	e853 3f00 	ldrex	r3, [r3]
 800a9aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a9ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a9b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a9c0:	647b      	str	r3, [r7, #68]	; 0x44
 800a9c2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a9c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a9c8:	e841 2300 	strex	r3, r2, [r1]
 800a9cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a9ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d1e4      	bne.n	800a99e <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	3308      	adds	r3, #8
 800a9da:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9de:	e853 3f00 	ldrex	r3, [r3]
 800a9e2:	623b      	str	r3, [r7, #32]
   return(result);
 800a9e4:	6a3b      	ldr	r3, [r7, #32]
 800a9e6:	f023 0301 	bic.w	r3, r3, #1
 800a9ea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	3308      	adds	r3, #8
 800a9f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a9f8:	633a      	str	r2, [r7, #48]	; 0x30
 800a9fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a9fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa00:	e841 2300 	strex	r3, r2, [r1]
 800aa04:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d1e3      	bne.n	800a9d4 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2220      	movs	r2, #32
 800aa10:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa24:	693b      	ldr	r3, [r7, #16]
 800aa26:	e853 3f00 	ldrex	r3, [r3]
 800aa2a:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	f023 0310 	bic.w	r3, r3, #16
 800aa32:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	461a      	mov	r2, r3
 800aa3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aa40:	61fb      	str	r3, [r7, #28]
 800aa42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa44:	69b9      	ldr	r1, [r7, #24]
 800aa46:	69fa      	ldr	r2, [r7, #28]
 800aa48:	e841 2300 	strex	r3, r2, [r1]
 800aa4c:	617b      	str	r3, [r7, #20]
   return(result);
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d1e4      	bne.n	800aa1e <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aa54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aa58:	4619      	mov	r1, r3
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f000 f852 	bl	800ab04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aa60:	e03f      	b.n	800aae2 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aa62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d00e      	beq.n	800aa8c <HAL_UART_IRQHandler+0x55c>
 800aa6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d008      	beq.n	800aa8c <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800aa82:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f000 f849 	bl	800ab1c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aa8a:	e02d      	b.n	800aae8 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800aa8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d00e      	beq.n	800aab6 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800aa98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d008      	beq.n	800aab6 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d01c      	beq.n	800aae6 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	4798      	blx	r3
    }
    return;
 800aab4:	e017      	b.n	800aae6 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800aab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aaba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d012      	beq.n	800aae8 <HAL_UART_IRQHandler+0x5b8>
 800aac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d00c      	beq.n	800aae8 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f000 fd73 	bl	800b5ba <UART_EndTransmit_IT>
    return;
 800aad4:	e008      	b.n	800aae8 <HAL_UART_IRQHandler+0x5b8>
      return;
 800aad6:	bf00      	nop
 800aad8:	e006      	b.n	800aae8 <HAL_UART_IRQHandler+0x5b8>
    return;
 800aada:	bf00      	nop
 800aadc:	e004      	b.n	800aae8 <HAL_UART_IRQHandler+0x5b8>
      return;
 800aade:	bf00      	nop
 800aae0:	e002      	b.n	800aae8 <HAL_UART_IRQHandler+0x5b8>
      return;
 800aae2:	bf00      	nop
 800aae4:	e000      	b.n	800aae8 <HAL_UART_IRQHandler+0x5b8>
    return;
 800aae6:	bf00      	nop
  }

}
 800aae8:	37e8      	adds	r7, #232	; 0xe8
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}
 800aaee:	bf00      	nop

0800aaf0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b083      	sub	sp, #12
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aaf8:	bf00      	nop
 800aafa:	370c      	adds	r7, #12
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ab04:	b480      	push	{r7}
 800ab06:	b083      	sub	sp, #12
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	460b      	mov	r3, r1
 800ab0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ab10:	bf00      	nop
 800ab12:	370c      	adds	r7, #12
 800ab14:	46bd      	mov	sp, r7
 800ab16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1a:	4770      	bx	lr

0800ab1c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b083      	sub	sp, #12
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ab24:	bf00      	nop
 800ab26:	370c      	adds	r7, #12
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b088      	sub	sp, #32
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	689a      	ldr	r2, [r3, #8]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	691b      	ldr	r3, [r3, #16]
 800ab44:	431a      	orrs	r2, r3
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	695b      	ldr	r3, [r3, #20]
 800ab4a:	431a      	orrs	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	69db      	ldr	r3, [r3, #28]
 800ab50:	4313      	orrs	r3, r2
 800ab52:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	4ba7      	ldr	r3, [pc, #668]	; (800adf8 <UART_SetConfig+0x2c8>)
 800ab5c:	4013      	ands	r3, r2
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	6812      	ldr	r2, [r2, #0]
 800ab62:	6979      	ldr	r1, [r7, #20]
 800ab64:	430b      	orrs	r3, r1
 800ab66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	68da      	ldr	r2, [r3, #12]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	430a      	orrs	r2, r1
 800ab7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	699b      	ldr	r3, [r3, #24]
 800ab82:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6a1b      	ldr	r3, [r3, #32]
 800ab88:	697a      	ldr	r2, [r7, #20]
 800ab8a:	4313      	orrs	r3, r2
 800ab8c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	689b      	ldr	r3, [r3, #8]
 800ab94:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	697a      	ldr	r2, [r7, #20]
 800ab9e:	430a      	orrs	r2, r1
 800aba0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a95      	ldr	r2, [pc, #596]	; (800adfc <UART_SetConfig+0x2cc>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d120      	bne.n	800abee <UART_SetConfig+0xbe>
 800abac:	4b94      	ldr	r3, [pc, #592]	; (800ae00 <UART_SetConfig+0x2d0>)
 800abae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abb2:	f003 0303 	and.w	r3, r3, #3
 800abb6:	2b03      	cmp	r3, #3
 800abb8:	d816      	bhi.n	800abe8 <UART_SetConfig+0xb8>
 800abba:	a201      	add	r2, pc, #4	; (adr r2, 800abc0 <UART_SetConfig+0x90>)
 800abbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abc0:	0800abd1 	.word	0x0800abd1
 800abc4:	0800abdd 	.word	0x0800abdd
 800abc8:	0800abd7 	.word	0x0800abd7
 800abcc:	0800abe3 	.word	0x0800abe3
 800abd0:	2301      	movs	r3, #1
 800abd2:	77fb      	strb	r3, [r7, #31]
 800abd4:	e14f      	b.n	800ae76 <UART_SetConfig+0x346>
 800abd6:	2302      	movs	r3, #2
 800abd8:	77fb      	strb	r3, [r7, #31]
 800abda:	e14c      	b.n	800ae76 <UART_SetConfig+0x346>
 800abdc:	2304      	movs	r3, #4
 800abde:	77fb      	strb	r3, [r7, #31]
 800abe0:	e149      	b.n	800ae76 <UART_SetConfig+0x346>
 800abe2:	2308      	movs	r3, #8
 800abe4:	77fb      	strb	r3, [r7, #31]
 800abe6:	e146      	b.n	800ae76 <UART_SetConfig+0x346>
 800abe8:	2310      	movs	r3, #16
 800abea:	77fb      	strb	r3, [r7, #31]
 800abec:	e143      	b.n	800ae76 <UART_SetConfig+0x346>
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	4a84      	ldr	r2, [pc, #528]	; (800ae04 <UART_SetConfig+0x2d4>)
 800abf4:	4293      	cmp	r3, r2
 800abf6:	d132      	bne.n	800ac5e <UART_SetConfig+0x12e>
 800abf8:	4b81      	ldr	r3, [pc, #516]	; (800ae00 <UART_SetConfig+0x2d0>)
 800abfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abfe:	f003 030c 	and.w	r3, r3, #12
 800ac02:	2b0c      	cmp	r3, #12
 800ac04:	d828      	bhi.n	800ac58 <UART_SetConfig+0x128>
 800ac06:	a201      	add	r2, pc, #4	; (adr r2, 800ac0c <UART_SetConfig+0xdc>)
 800ac08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac0c:	0800ac41 	.word	0x0800ac41
 800ac10:	0800ac59 	.word	0x0800ac59
 800ac14:	0800ac59 	.word	0x0800ac59
 800ac18:	0800ac59 	.word	0x0800ac59
 800ac1c:	0800ac4d 	.word	0x0800ac4d
 800ac20:	0800ac59 	.word	0x0800ac59
 800ac24:	0800ac59 	.word	0x0800ac59
 800ac28:	0800ac59 	.word	0x0800ac59
 800ac2c:	0800ac47 	.word	0x0800ac47
 800ac30:	0800ac59 	.word	0x0800ac59
 800ac34:	0800ac59 	.word	0x0800ac59
 800ac38:	0800ac59 	.word	0x0800ac59
 800ac3c:	0800ac53 	.word	0x0800ac53
 800ac40:	2300      	movs	r3, #0
 800ac42:	77fb      	strb	r3, [r7, #31]
 800ac44:	e117      	b.n	800ae76 <UART_SetConfig+0x346>
 800ac46:	2302      	movs	r3, #2
 800ac48:	77fb      	strb	r3, [r7, #31]
 800ac4a:	e114      	b.n	800ae76 <UART_SetConfig+0x346>
 800ac4c:	2304      	movs	r3, #4
 800ac4e:	77fb      	strb	r3, [r7, #31]
 800ac50:	e111      	b.n	800ae76 <UART_SetConfig+0x346>
 800ac52:	2308      	movs	r3, #8
 800ac54:	77fb      	strb	r3, [r7, #31]
 800ac56:	e10e      	b.n	800ae76 <UART_SetConfig+0x346>
 800ac58:	2310      	movs	r3, #16
 800ac5a:	77fb      	strb	r3, [r7, #31]
 800ac5c:	e10b      	b.n	800ae76 <UART_SetConfig+0x346>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	4a69      	ldr	r2, [pc, #420]	; (800ae08 <UART_SetConfig+0x2d8>)
 800ac64:	4293      	cmp	r3, r2
 800ac66:	d120      	bne.n	800acaa <UART_SetConfig+0x17a>
 800ac68:	4b65      	ldr	r3, [pc, #404]	; (800ae00 <UART_SetConfig+0x2d0>)
 800ac6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac6e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ac72:	2b30      	cmp	r3, #48	; 0x30
 800ac74:	d013      	beq.n	800ac9e <UART_SetConfig+0x16e>
 800ac76:	2b30      	cmp	r3, #48	; 0x30
 800ac78:	d814      	bhi.n	800aca4 <UART_SetConfig+0x174>
 800ac7a:	2b20      	cmp	r3, #32
 800ac7c:	d009      	beq.n	800ac92 <UART_SetConfig+0x162>
 800ac7e:	2b20      	cmp	r3, #32
 800ac80:	d810      	bhi.n	800aca4 <UART_SetConfig+0x174>
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d002      	beq.n	800ac8c <UART_SetConfig+0x15c>
 800ac86:	2b10      	cmp	r3, #16
 800ac88:	d006      	beq.n	800ac98 <UART_SetConfig+0x168>
 800ac8a:	e00b      	b.n	800aca4 <UART_SetConfig+0x174>
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	77fb      	strb	r3, [r7, #31]
 800ac90:	e0f1      	b.n	800ae76 <UART_SetConfig+0x346>
 800ac92:	2302      	movs	r3, #2
 800ac94:	77fb      	strb	r3, [r7, #31]
 800ac96:	e0ee      	b.n	800ae76 <UART_SetConfig+0x346>
 800ac98:	2304      	movs	r3, #4
 800ac9a:	77fb      	strb	r3, [r7, #31]
 800ac9c:	e0eb      	b.n	800ae76 <UART_SetConfig+0x346>
 800ac9e:	2308      	movs	r3, #8
 800aca0:	77fb      	strb	r3, [r7, #31]
 800aca2:	e0e8      	b.n	800ae76 <UART_SetConfig+0x346>
 800aca4:	2310      	movs	r3, #16
 800aca6:	77fb      	strb	r3, [r7, #31]
 800aca8:	e0e5      	b.n	800ae76 <UART_SetConfig+0x346>
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	4a57      	ldr	r2, [pc, #348]	; (800ae0c <UART_SetConfig+0x2dc>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d120      	bne.n	800acf6 <UART_SetConfig+0x1c6>
 800acb4:	4b52      	ldr	r3, [pc, #328]	; (800ae00 <UART_SetConfig+0x2d0>)
 800acb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800acbe:	2bc0      	cmp	r3, #192	; 0xc0
 800acc0:	d013      	beq.n	800acea <UART_SetConfig+0x1ba>
 800acc2:	2bc0      	cmp	r3, #192	; 0xc0
 800acc4:	d814      	bhi.n	800acf0 <UART_SetConfig+0x1c0>
 800acc6:	2b80      	cmp	r3, #128	; 0x80
 800acc8:	d009      	beq.n	800acde <UART_SetConfig+0x1ae>
 800acca:	2b80      	cmp	r3, #128	; 0x80
 800accc:	d810      	bhi.n	800acf0 <UART_SetConfig+0x1c0>
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d002      	beq.n	800acd8 <UART_SetConfig+0x1a8>
 800acd2:	2b40      	cmp	r3, #64	; 0x40
 800acd4:	d006      	beq.n	800ace4 <UART_SetConfig+0x1b4>
 800acd6:	e00b      	b.n	800acf0 <UART_SetConfig+0x1c0>
 800acd8:	2300      	movs	r3, #0
 800acda:	77fb      	strb	r3, [r7, #31]
 800acdc:	e0cb      	b.n	800ae76 <UART_SetConfig+0x346>
 800acde:	2302      	movs	r3, #2
 800ace0:	77fb      	strb	r3, [r7, #31]
 800ace2:	e0c8      	b.n	800ae76 <UART_SetConfig+0x346>
 800ace4:	2304      	movs	r3, #4
 800ace6:	77fb      	strb	r3, [r7, #31]
 800ace8:	e0c5      	b.n	800ae76 <UART_SetConfig+0x346>
 800acea:	2308      	movs	r3, #8
 800acec:	77fb      	strb	r3, [r7, #31]
 800acee:	e0c2      	b.n	800ae76 <UART_SetConfig+0x346>
 800acf0:	2310      	movs	r3, #16
 800acf2:	77fb      	strb	r3, [r7, #31]
 800acf4:	e0bf      	b.n	800ae76 <UART_SetConfig+0x346>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	4a45      	ldr	r2, [pc, #276]	; (800ae10 <UART_SetConfig+0x2e0>)
 800acfc:	4293      	cmp	r3, r2
 800acfe:	d125      	bne.n	800ad4c <UART_SetConfig+0x21c>
 800ad00:	4b3f      	ldr	r3, [pc, #252]	; (800ae00 <UART_SetConfig+0x2d0>)
 800ad02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad0e:	d017      	beq.n	800ad40 <UART_SetConfig+0x210>
 800ad10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad14:	d817      	bhi.n	800ad46 <UART_SetConfig+0x216>
 800ad16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad1a:	d00b      	beq.n	800ad34 <UART_SetConfig+0x204>
 800ad1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad20:	d811      	bhi.n	800ad46 <UART_SetConfig+0x216>
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d003      	beq.n	800ad2e <UART_SetConfig+0x1fe>
 800ad26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad2a:	d006      	beq.n	800ad3a <UART_SetConfig+0x20a>
 800ad2c:	e00b      	b.n	800ad46 <UART_SetConfig+0x216>
 800ad2e:	2300      	movs	r3, #0
 800ad30:	77fb      	strb	r3, [r7, #31]
 800ad32:	e0a0      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad34:	2302      	movs	r3, #2
 800ad36:	77fb      	strb	r3, [r7, #31]
 800ad38:	e09d      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad3a:	2304      	movs	r3, #4
 800ad3c:	77fb      	strb	r3, [r7, #31]
 800ad3e:	e09a      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad40:	2308      	movs	r3, #8
 800ad42:	77fb      	strb	r3, [r7, #31]
 800ad44:	e097      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad46:	2310      	movs	r3, #16
 800ad48:	77fb      	strb	r3, [r7, #31]
 800ad4a:	e094      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4a30      	ldr	r2, [pc, #192]	; (800ae14 <UART_SetConfig+0x2e4>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d125      	bne.n	800ada2 <UART_SetConfig+0x272>
 800ad56:	4b2a      	ldr	r3, [pc, #168]	; (800ae00 <UART_SetConfig+0x2d0>)
 800ad58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ad60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ad64:	d017      	beq.n	800ad96 <UART_SetConfig+0x266>
 800ad66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ad6a:	d817      	bhi.n	800ad9c <UART_SetConfig+0x26c>
 800ad6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad70:	d00b      	beq.n	800ad8a <UART_SetConfig+0x25a>
 800ad72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad76:	d811      	bhi.n	800ad9c <UART_SetConfig+0x26c>
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d003      	beq.n	800ad84 <UART_SetConfig+0x254>
 800ad7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad80:	d006      	beq.n	800ad90 <UART_SetConfig+0x260>
 800ad82:	e00b      	b.n	800ad9c <UART_SetConfig+0x26c>
 800ad84:	2301      	movs	r3, #1
 800ad86:	77fb      	strb	r3, [r7, #31]
 800ad88:	e075      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad8a:	2302      	movs	r3, #2
 800ad8c:	77fb      	strb	r3, [r7, #31]
 800ad8e:	e072      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad90:	2304      	movs	r3, #4
 800ad92:	77fb      	strb	r3, [r7, #31]
 800ad94:	e06f      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad96:	2308      	movs	r3, #8
 800ad98:	77fb      	strb	r3, [r7, #31]
 800ad9a:	e06c      	b.n	800ae76 <UART_SetConfig+0x346>
 800ad9c:	2310      	movs	r3, #16
 800ad9e:	77fb      	strb	r3, [r7, #31]
 800ada0:	e069      	b.n	800ae76 <UART_SetConfig+0x346>
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	4a1c      	ldr	r2, [pc, #112]	; (800ae18 <UART_SetConfig+0x2e8>)
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d137      	bne.n	800ae1c <UART_SetConfig+0x2ec>
 800adac:	4b14      	ldr	r3, [pc, #80]	; (800ae00 <UART_SetConfig+0x2d0>)
 800adae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adb2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800adb6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adba:	d017      	beq.n	800adec <UART_SetConfig+0x2bc>
 800adbc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adc0:	d817      	bhi.n	800adf2 <UART_SetConfig+0x2c2>
 800adc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800adc6:	d00b      	beq.n	800ade0 <UART_SetConfig+0x2b0>
 800adc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800adcc:	d811      	bhi.n	800adf2 <UART_SetConfig+0x2c2>
 800adce:	2b00      	cmp	r3, #0
 800add0:	d003      	beq.n	800adda <UART_SetConfig+0x2aa>
 800add2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800add6:	d006      	beq.n	800ade6 <UART_SetConfig+0x2b6>
 800add8:	e00b      	b.n	800adf2 <UART_SetConfig+0x2c2>
 800adda:	2300      	movs	r3, #0
 800addc:	77fb      	strb	r3, [r7, #31]
 800adde:	e04a      	b.n	800ae76 <UART_SetConfig+0x346>
 800ade0:	2302      	movs	r3, #2
 800ade2:	77fb      	strb	r3, [r7, #31]
 800ade4:	e047      	b.n	800ae76 <UART_SetConfig+0x346>
 800ade6:	2304      	movs	r3, #4
 800ade8:	77fb      	strb	r3, [r7, #31]
 800adea:	e044      	b.n	800ae76 <UART_SetConfig+0x346>
 800adec:	2308      	movs	r3, #8
 800adee:	77fb      	strb	r3, [r7, #31]
 800adf0:	e041      	b.n	800ae76 <UART_SetConfig+0x346>
 800adf2:	2310      	movs	r3, #16
 800adf4:	77fb      	strb	r3, [r7, #31]
 800adf6:	e03e      	b.n	800ae76 <UART_SetConfig+0x346>
 800adf8:	efff69f3 	.word	0xefff69f3
 800adfc:	40011000 	.word	0x40011000
 800ae00:	40023800 	.word	0x40023800
 800ae04:	40004400 	.word	0x40004400
 800ae08:	40004800 	.word	0x40004800
 800ae0c:	40004c00 	.word	0x40004c00
 800ae10:	40005000 	.word	0x40005000
 800ae14:	40011400 	.word	0x40011400
 800ae18:	40007800 	.word	0x40007800
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a71      	ldr	r2, [pc, #452]	; (800afe8 <UART_SetConfig+0x4b8>)
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d125      	bne.n	800ae72 <UART_SetConfig+0x342>
 800ae26:	4b71      	ldr	r3, [pc, #452]	; (800afec <UART_SetConfig+0x4bc>)
 800ae28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae2c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ae30:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800ae34:	d017      	beq.n	800ae66 <UART_SetConfig+0x336>
 800ae36:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800ae3a:	d817      	bhi.n	800ae6c <UART_SetConfig+0x33c>
 800ae3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae40:	d00b      	beq.n	800ae5a <UART_SetConfig+0x32a>
 800ae42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae46:	d811      	bhi.n	800ae6c <UART_SetConfig+0x33c>
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d003      	beq.n	800ae54 <UART_SetConfig+0x324>
 800ae4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ae50:	d006      	beq.n	800ae60 <UART_SetConfig+0x330>
 800ae52:	e00b      	b.n	800ae6c <UART_SetConfig+0x33c>
 800ae54:	2300      	movs	r3, #0
 800ae56:	77fb      	strb	r3, [r7, #31]
 800ae58:	e00d      	b.n	800ae76 <UART_SetConfig+0x346>
 800ae5a:	2302      	movs	r3, #2
 800ae5c:	77fb      	strb	r3, [r7, #31]
 800ae5e:	e00a      	b.n	800ae76 <UART_SetConfig+0x346>
 800ae60:	2304      	movs	r3, #4
 800ae62:	77fb      	strb	r3, [r7, #31]
 800ae64:	e007      	b.n	800ae76 <UART_SetConfig+0x346>
 800ae66:	2308      	movs	r3, #8
 800ae68:	77fb      	strb	r3, [r7, #31]
 800ae6a:	e004      	b.n	800ae76 <UART_SetConfig+0x346>
 800ae6c:	2310      	movs	r3, #16
 800ae6e:	77fb      	strb	r3, [r7, #31]
 800ae70:	e001      	b.n	800ae76 <UART_SetConfig+0x346>
 800ae72:	2310      	movs	r3, #16
 800ae74:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	69db      	ldr	r3, [r3, #28]
 800ae7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae7e:	d15a      	bne.n	800af36 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800ae80:	7ffb      	ldrb	r3, [r7, #31]
 800ae82:	2b08      	cmp	r3, #8
 800ae84:	d827      	bhi.n	800aed6 <UART_SetConfig+0x3a6>
 800ae86:	a201      	add	r2, pc, #4	; (adr r2, 800ae8c <UART_SetConfig+0x35c>)
 800ae88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae8c:	0800aeb1 	.word	0x0800aeb1
 800ae90:	0800aeb9 	.word	0x0800aeb9
 800ae94:	0800aec1 	.word	0x0800aec1
 800ae98:	0800aed7 	.word	0x0800aed7
 800ae9c:	0800aec7 	.word	0x0800aec7
 800aea0:	0800aed7 	.word	0x0800aed7
 800aea4:	0800aed7 	.word	0x0800aed7
 800aea8:	0800aed7 	.word	0x0800aed7
 800aeac:	0800aecf 	.word	0x0800aecf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aeb0:	f7fd fb82 	bl	80085b8 <HAL_RCC_GetPCLK1Freq>
 800aeb4:	61b8      	str	r0, [r7, #24]
        break;
 800aeb6:	e013      	b.n	800aee0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aeb8:	f7fd fb92 	bl	80085e0 <HAL_RCC_GetPCLK2Freq>
 800aebc:	61b8      	str	r0, [r7, #24]
        break;
 800aebe:	e00f      	b.n	800aee0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aec0:	4b4b      	ldr	r3, [pc, #300]	; (800aff0 <UART_SetConfig+0x4c0>)
 800aec2:	61bb      	str	r3, [r7, #24]
        break;
 800aec4:	e00c      	b.n	800aee0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aec6:	f7fd fa89 	bl	80083dc <HAL_RCC_GetSysClockFreq>
 800aeca:	61b8      	str	r0, [r7, #24]
        break;
 800aecc:	e008      	b.n	800aee0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aece:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aed2:	61bb      	str	r3, [r7, #24]
        break;
 800aed4:	e004      	b.n	800aee0 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800aed6:	2300      	movs	r3, #0
 800aed8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800aeda:	2301      	movs	r3, #1
 800aedc:	77bb      	strb	r3, [r7, #30]
        break;
 800aede:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aee0:	69bb      	ldr	r3, [r7, #24]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d074      	beq.n	800afd0 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800aee6:	69bb      	ldr	r3, [r7, #24]
 800aee8:	005a      	lsls	r2, r3, #1
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	085b      	lsrs	r3, r3, #1
 800aef0:	441a      	add	r2, r3
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	fbb2 f3f3 	udiv	r3, r2, r3
 800aefa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	2b0f      	cmp	r3, #15
 800af00:	d916      	bls.n	800af30 <UART_SetConfig+0x400>
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af08:	d212      	bcs.n	800af30 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	b29b      	uxth	r3, r3
 800af0e:	f023 030f 	bic.w	r3, r3, #15
 800af12:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	085b      	lsrs	r3, r3, #1
 800af18:	b29b      	uxth	r3, r3
 800af1a:	f003 0307 	and.w	r3, r3, #7
 800af1e:	b29a      	uxth	r2, r3
 800af20:	89fb      	ldrh	r3, [r7, #14]
 800af22:	4313      	orrs	r3, r2
 800af24:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	89fa      	ldrh	r2, [r7, #14]
 800af2c:	60da      	str	r2, [r3, #12]
 800af2e:	e04f      	b.n	800afd0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	77bb      	strb	r3, [r7, #30]
 800af34:	e04c      	b.n	800afd0 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800af36:	7ffb      	ldrb	r3, [r7, #31]
 800af38:	2b08      	cmp	r3, #8
 800af3a:	d828      	bhi.n	800af8e <UART_SetConfig+0x45e>
 800af3c:	a201      	add	r2, pc, #4	; (adr r2, 800af44 <UART_SetConfig+0x414>)
 800af3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af42:	bf00      	nop
 800af44:	0800af69 	.word	0x0800af69
 800af48:	0800af71 	.word	0x0800af71
 800af4c:	0800af79 	.word	0x0800af79
 800af50:	0800af8f 	.word	0x0800af8f
 800af54:	0800af7f 	.word	0x0800af7f
 800af58:	0800af8f 	.word	0x0800af8f
 800af5c:	0800af8f 	.word	0x0800af8f
 800af60:	0800af8f 	.word	0x0800af8f
 800af64:	0800af87 	.word	0x0800af87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af68:	f7fd fb26 	bl	80085b8 <HAL_RCC_GetPCLK1Freq>
 800af6c:	61b8      	str	r0, [r7, #24]
        break;
 800af6e:	e013      	b.n	800af98 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800af70:	f7fd fb36 	bl	80085e0 <HAL_RCC_GetPCLK2Freq>
 800af74:	61b8      	str	r0, [r7, #24]
        break;
 800af76:	e00f      	b.n	800af98 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af78:	4b1d      	ldr	r3, [pc, #116]	; (800aff0 <UART_SetConfig+0x4c0>)
 800af7a:	61bb      	str	r3, [r7, #24]
        break;
 800af7c:	e00c      	b.n	800af98 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af7e:	f7fd fa2d 	bl	80083dc <HAL_RCC_GetSysClockFreq>
 800af82:	61b8      	str	r0, [r7, #24]
        break;
 800af84:	e008      	b.n	800af98 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800af8a:	61bb      	str	r3, [r7, #24]
        break;
 800af8c:	e004      	b.n	800af98 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800af8e:	2300      	movs	r3, #0
 800af90:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800af92:	2301      	movs	r3, #1
 800af94:	77bb      	strb	r3, [r7, #30]
        break;
 800af96:	bf00      	nop
    }

    if (pclk != 0U)
 800af98:	69bb      	ldr	r3, [r7, #24]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d018      	beq.n	800afd0 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	685b      	ldr	r3, [r3, #4]
 800afa2:	085a      	lsrs	r2, r3, #1
 800afa4:	69bb      	ldr	r3, [r7, #24]
 800afa6:	441a      	add	r2, r3
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	fbb2 f3f3 	udiv	r3, r2, r3
 800afb0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	2b0f      	cmp	r3, #15
 800afb6:	d909      	bls.n	800afcc <UART_SetConfig+0x49c>
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afbe:	d205      	bcs.n	800afcc <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	b29a      	uxth	r2, r3
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	60da      	str	r2, [r3, #12]
 800afca:	e001      	b.n	800afd0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800afcc:	2301      	movs	r3, #1
 800afce:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2200      	movs	r2, #0
 800afd4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2200      	movs	r2, #0
 800afda:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800afdc:	7fbb      	ldrb	r3, [r7, #30]
}
 800afde:	4618      	mov	r0, r3
 800afe0:	3720      	adds	r7, #32
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}
 800afe6:	bf00      	nop
 800afe8:	40007c00 	.word	0x40007c00
 800afec:	40023800 	.word	0x40023800
 800aff0:	00f42400 	.word	0x00f42400

0800aff4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aff4:	b480      	push	{r7}
 800aff6:	b083      	sub	sp, #12
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b000:	f003 0301 	and.w	r3, r3, #1
 800b004:	2b00      	cmp	r3, #0
 800b006:	d00a      	beq.n	800b01e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	430a      	orrs	r2, r1
 800b01c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b022:	f003 0302 	and.w	r3, r3, #2
 800b026:	2b00      	cmp	r3, #0
 800b028:	d00a      	beq.n	800b040 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	430a      	orrs	r2, r1
 800b03e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b044:	f003 0304 	and.w	r3, r3, #4
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d00a      	beq.n	800b062 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	685b      	ldr	r3, [r3, #4]
 800b052:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	430a      	orrs	r2, r1
 800b060:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b066:	f003 0308 	and.w	r3, r3, #8
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d00a      	beq.n	800b084 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	430a      	orrs	r2, r1
 800b082:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b088:	f003 0310 	and.w	r3, r3, #16
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d00a      	beq.n	800b0a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	689b      	ldr	r3, [r3, #8]
 800b096:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	430a      	orrs	r2, r1
 800b0a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0aa:	f003 0320 	and.w	r3, r3, #32
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d00a      	beq.n	800b0c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	689b      	ldr	r3, [r3, #8]
 800b0b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	430a      	orrs	r2, r1
 800b0c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d01a      	beq.n	800b10a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	685b      	ldr	r3, [r3, #4]
 800b0da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	430a      	orrs	r2, r1
 800b0e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b0f2:	d10a      	bne.n	800b10a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	430a      	orrs	r2, r1
 800b108:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b10e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00a      	beq.n	800b12c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	685b      	ldr	r3, [r3, #4]
 800b11c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	430a      	orrs	r2, r1
 800b12a:	605a      	str	r2, [r3, #4]
  }
}
 800b12c:	bf00      	nop
 800b12e:	370c      	adds	r7, #12
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr

0800b138 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b086      	sub	sp, #24
 800b13c:	af02      	add	r7, sp, #8
 800b13e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2200      	movs	r2, #0
 800b144:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b148:	f7fa fccc 	bl	8005ae4 <HAL_GetTick>
 800b14c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f003 0308 	and.w	r3, r3, #8
 800b158:	2b08      	cmp	r3, #8
 800b15a:	d10e      	bne.n	800b17a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b15c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b160:	9300      	str	r3, [sp, #0]
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	2200      	movs	r2, #0
 800b166:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f000 f82d 	bl	800b1ca <UART_WaitOnFlagUntilTimeout>
 800b170:	4603      	mov	r3, r0
 800b172:	2b00      	cmp	r3, #0
 800b174:	d001      	beq.n	800b17a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b176:	2303      	movs	r3, #3
 800b178:	e023      	b.n	800b1c2 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f003 0304 	and.w	r3, r3, #4
 800b184:	2b04      	cmp	r3, #4
 800b186:	d10e      	bne.n	800b1a6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b188:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b18c:	9300      	str	r3, [sp, #0]
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	2200      	movs	r2, #0
 800b192:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f000 f817 	bl	800b1ca <UART_WaitOnFlagUntilTimeout>
 800b19c:	4603      	mov	r3, r0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d001      	beq.n	800b1a6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b1a2:	2303      	movs	r3, #3
 800b1a4:	e00d      	b.n	800b1c2 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2220      	movs	r2, #32
 800b1aa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2220      	movs	r2, #32
 800b1b0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800b1c0:	2300      	movs	r3, #0
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3710      	adds	r7, #16
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b09c      	sub	sp, #112	; 0x70
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	60f8      	str	r0, [r7, #12]
 800b1d2:	60b9      	str	r1, [r7, #8]
 800b1d4:	603b      	str	r3, [r7, #0]
 800b1d6:	4613      	mov	r3, r2
 800b1d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1da:	e0a5      	b.n	800b328 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b1de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1e2:	f000 80a1 	beq.w	800b328 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1e6:	f7fa fc7d 	bl	8005ae4 <HAL_GetTick>
 800b1ea:	4602      	mov	r2, r0
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	1ad3      	subs	r3, r2, r3
 800b1f0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d302      	bcc.n	800b1fc <UART_WaitOnFlagUntilTimeout+0x32>
 800b1f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d13e      	bne.n	800b27a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b202:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b204:	e853 3f00 	ldrex	r3, [r3]
 800b208:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b20a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b20c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b210:	667b      	str	r3, [r7, #100]	; 0x64
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	461a      	mov	r2, r3
 800b218:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b21a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b21c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b21e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b220:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b222:	e841 2300 	strex	r3, r2, [r1]
 800b226:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b228:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d1e6      	bne.n	800b1fc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	3308      	adds	r3, #8
 800b234:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b236:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b238:	e853 3f00 	ldrex	r3, [r3]
 800b23c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b23e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b240:	f023 0301 	bic.w	r3, r3, #1
 800b244:	663b      	str	r3, [r7, #96]	; 0x60
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	3308      	adds	r3, #8
 800b24c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b24e:	64ba      	str	r2, [r7, #72]	; 0x48
 800b250:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b252:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b254:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b256:	e841 2300 	strex	r3, r2, [r1]
 800b25a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b25c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d1e5      	bne.n	800b22e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	2220      	movs	r2, #32
 800b266:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2220      	movs	r2, #32
 800b26c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	2200      	movs	r2, #0
 800b272:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800b276:	2303      	movs	r3, #3
 800b278:	e067      	b.n	800b34a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	f003 0304 	and.w	r3, r3, #4
 800b284:	2b00      	cmp	r3, #0
 800b286:	d04f      	beq.n	800b328 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	69db      	ldr	r3, [r3, #28]
 800b28e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b292:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b296:	d147      	bne.n	800b328 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b2a0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2aa:	e853 3f00 	ldrex	r3, [r3]
 800b2ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b2b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2b2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b2b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	461a      	mov	r2, r3
 800b2be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b2c0:	637b      	str	r3, [r7, #52]	; 0x34
 800b2c2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b2c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b2c8:	e841 2300 	strex	r3, r2, [r1]
 800b2cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b2ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d1e6      	bne.n	800b2a2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	3308      	adds	r3, #8
 800b2da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	e853 3f00 	ldrex	r3, [r3]
 800b2e2:	613b      	str	r3, [r7, #16]
   return(result);
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	f023 0301 	bic.w	r3, r3, #1
 800b2ea:	66bb      	str	r3, [r7, #104]	; 0x68
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	3308      	adds	r3, #8
 800b2f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b2f4:	623a      	str	r2, [r7, #32]
 800b2f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f8:	69f9      	ldr	r1, [r7, #28]
 800b2fa:	6a3a      	ldr	r2, [r7, #32]
 800b2fc:	e841 2300 	strex	r3, r2, [r1]
 800b300:	61bb      	str	r3, [r7, #24]
   return(result);
 800b302:	69bb      	ldr	r3, [r7, #24]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d1e5      	bne.n	800b2d4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2220      	movs	r2, #32
 800b30c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	2220      	movs	r2, #32
 800b312:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2220      	movs	r2, #32
 800b318:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2200      	movs	r2, #0
 800b320:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800b324:	2303      	movs	r3, #3
 800b326:	e010      	b.n	800b34a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	69da      	ldr	r2, [r3, #28]
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	4013      	ands	r3, r2
 800b332:	68ba      	ldr	r2, [r7, #8]
 800b334:	429a      	cmp	r2, r3
 800b336:	bf0c      	ite	eq
 800b338:	2301      	moveq	r3, #1
 800b33a:	2300      	movne	r3, #0
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	461a      	mov	r2, r3
 800b340:	79fb      	ldrb	r3, [r7, #7]
 800b342:	429a      	cmp	r2, r3
 800b344:	f43f af4a 	beq.w	800b1dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b348:	2300      	movs	r3, #0
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3770      	adds	r7, #112	; 0x70
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}

0800b352 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b352:	b480      	push	{r7}
 800b354:	b095      	sub	sp, #84	; 0x54
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b362:	e853 3f00 	ldrex	r3, [r3]
 800b366:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b36a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b36e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	461a      	mov	r2, r3
 800b376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b378:	643b      	str	r3, [r7, #64]	; 0x40
 800b37a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b37c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b37e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b380:	e841 2300 	strex	r3, r2, [r1]
 800b384:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d1e6      	bne.n	800b35a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	3308      	adds	r3, #8
 800b392:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b394:	6a3b      	ldr	r3, [r7, #32]
 800b396:	e853 3f00 	ldrex	r3, [r3]
 800b39a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b39c:	69fb      	ldr	r3, [r7, #28]
 800b39e:	f023 0301 	bic.w	r3, r3, #1
 800b3a2:	64bb      	str	r3, [r7, #72]	; 0x48
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	3308      	adds	r3, #8
 800b3aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b3ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b3ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b3b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b3b4:	e841 2300 	strex	r3, r2, [r1]
 800b3b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d1e5      	bne.n	800b38c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d118      	bne.n	800b3fa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	e853 3f00 	ldrex	r3, [r3]
 800b3d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	f023 0310 	bic.w	r3, r3, #16
 800b3dc:	647b      	str	r3, [r7, #68]	; 0x44
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3e6:	61bb      	str	r3, [r7, #24]
 800b3e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ea:	6979      	ldr	r1, [r7, #20]
 800b3ec:	69ba      	ldr	r2, [r7, #24]
 800b3ee:	e841 2300 	strex	r3, r2, [r1]
 800b3f2:	613b      	str	r3, [r7, #16]
   return(result);
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d1e6      	bne.n	800b3c8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2220      	movs	r2, #32
 800b3fe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2200      	movs	r2, #0
 800b404:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2200      	movs	r2, #0
 800b40a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800b40c:	bf00      	nop
 800b40e:	3754      	adds	r7, #84	; 0x54
 800b410:	46bd      	mov	sp, r7
 800b412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b416:	4770      	bx	lr

0800b418 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b084      	sub	sp, #16
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b424:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	2200      	movs	r2, #0
 800b42a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	2200      	movs	r2, #0
 800b432:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b436:	68f8      	ldr	r0, [r7, #12]
 800b438:	f7ff fb5a 	bl	800aaf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b43c:	bf00      	nop
 800b43e:	3710      	adds	r7, #16
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b444:	b480      	push	{r7}
 800b446:	b08f      	sub	sp, #60	; 0x3c
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b450:	2b21      	cmp	r3, #33	; 0x21
 800b452:	d14c      	bne.n	800b4ee <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b45a:	b29b      	uxth	r3, r3
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d132      	bne.n	800b4c6 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b466:	6a3b      	ldr	r3, [r7, #32]
 800b468:	e853 3f00 	ldrex	r3, [r3]
 800b46c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b46e:	69fb      	ldr	r3, [r7, #28]
 800b470:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b474:	637b      	str	r3, [r7, #52]	; 0x34
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	461a      	mov	r2, r3
 800b47c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b47e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b480:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b482:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b484:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b486:	e841 2300 	strex	r3, r2, [r1]
 800b48a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d1e6      	bne.n	800b460 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	e853 3f00 	ldrex	r3, [r3]
 800b49e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4a6:	633b      	str	r3, [r7, #48]	; 0x30
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	461a      	mov	r2, r3
 800b4ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4b0:	61bb      	str	r3, [r7, #24]
 800b4b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4b4:	6979      	ldr	r1, [r7, #20]
 800b4b6:	69ba      	ldr	r2, [r7, #24]
 800b4b8:	e841 2300 	strex	r3, r2, [r1]
 800b4bc:	613b      	str	r3, [r7, #16]
   return(result);
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d1e6      	bne.n	800b492 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800b4c4:	e013      	b.n	800b4ee <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4ca:	781a      	ldrb	r2, [r3, #0]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4d6:	1c5a      	adds	r2, r3, #1
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b4e2:	b29b      	uxth	r3, r3
 800b4e4:	3b01      	subs	r3, #1
 800b4e6:	b29a      	uxth	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800b4ee:	bf00      	nop
 800b4f0:	373c      	adds	r7, #60	; 0x3c
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f8:	4770      	bx	lr

0800b4fa <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b4fa:	b480      	push	{r7}
 800b4fc:	b091      	sub	sp, #68	; 0x44
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b506:	2b21      	cmp	r3, #33	; 0x21
 800b508:	d151      	bne.n	800b5ae <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b510:	b29b      	uxth	r3, r3
 800b512:	2b00      	cmp	r3, #0
 800b514:	d132      	bne.n	800b57c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b51c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b51e:	e853 3f00 	ldrex	r3, [r3]
 800b522:	623b      	str	r3, [r7, #32]
   return(result);
 800b524:	6a3b      	ldr	r3, [r7, #32]
 800b526:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b52a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	461a      	mov	r2, r3
 800b532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b534:	633b      	str	r3, [r7, #48]	; 0x30
 800b536:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b538:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b53a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b53c:	e841 2300 	strex	r3, r2, [r1]
 800b540:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b544:	2b00      	cmp	r3, #0
 800b546:	d1e6      	bne.n	800b516 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b54e:	693b      	ldr	r3, [r7, #16]
 800b550:	e853 3f00 	ldrex	r3, [r3]
 800b554:	60fb      	str	r3, [r7, #12]
   return(result);
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b55c:	637b      	str	r3, [r7, #52]	; 0x34
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	461a      	mov	r2, r3
 800b564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b566:	61fb      	str	r3, [r7, #28]
 800b568:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b56a:	69b9      	ldr	r1, [r7, #24]
 800b56c:	69fa      	ldr	r2, [r7, #28]
 800b56e:	e841 2300 	strex	r3, r2, [r1]
 800b572:	617b      	str	r3, [r7, #20]
   return(result);
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d1e6      	bne.n	800b548 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800b57a:	e018      	b.n	800b5ae <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b580:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800b582:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b584:	881b      	ldrh	r3, [r3, #0]
 800b586:	461a      	mov	r2, r3
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b590:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b596:	1c9a      	adds	r2, r3, #2
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	3b01      	subs	r3, #1
 800b5a6:	b29a      	uxth	r2, r3
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800b5ae:	bf00      	nop
 800b5b0:	3744      	adds	r7, #68	; 0x44
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b8:	4770      	bx	lr

0800b5ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b5ba:	b580      	push	{r7, lr}
 800b5bc:	b088      	sub	sp, #32
 800b5be:	af00      	add	r7, sp, #0
 800b5c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	e853 3f00 	ldrex	r3, [r3]
 800b5ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b5d6:	61fb      	str	r3, [r7, #28]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	461a      	mov	r2, r3
 800b5de:	69fb      	ldr	r3, [r7, #28]
 800b5e0:	61bb      	str	r3, [r7, #24]
 800b5e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5e4:	6979      	ldr	r1, [r7, #20]
 800b5e6:	69ba      	ldr	r2, [r7, #24]
 800b5e8:	e841 2300 	strex	r3, r2, [r1]
 800b5ec:	613b      	str	r3, [r7, #16]
   return(result);
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d1e6      	bne.n	800b5c2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	2220      	movs	r2, #32
 800b5f8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f7f5 fa49 	bl	8000a98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b606:	bf00      	nop
 800b608:	3720      	adds	r7, #32
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}
	...

0800b610 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_MSB;
 800b614:	4b10      	ldr	r3, [pc, #64]	; (800b658 <MX_PDM2PCM_Init+0x48>)
 800b616:	2201      	movs	r2, #1
 800b618:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 800b61a:	4b0f      	ldr	r3, [pc, #60]	; (800b658 <MX_PDM2PCM_Init+0x48>)
 800b61c:	2201      	movs	r2, #1
 800b61e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 150000000;
 800b620:	4b0d      	ldr	r3, [pc, #52]	; (800b658 <MX_PDM2PCM_Init+0x48>)
 800b622:	4a0e      	ldr	r2, [pc, #56]	; (800b65c <MX_PDM2PCM_Init+0x4c>)
 800b624:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 800b626:	4b0c      	ldr	r3, [pc, #48]	; (800b658 <MX_PDM2PCM_Init+0x48>)
 800b628:	2201      	movs	r2, #1
 800b62a:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 800b62c:	4b0a      	ldr	r3, [pc, #40]	; (800b658 <MX_PDM2PCM_Init+0x48>)
 800b62e:	2201      	movs	r2, #1
 800b630:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800b632:	4809      	ldr	r0, [pc, #36]	; (800b658 <MX_PDM2PCM_Init+0x48>)
 800b634:	f001 fd26 	bl	800d084 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800b638:	4b09      	ldr	r3, [pc, #36]	; (800b660 <MX_PDM2PCM_Init+0x50>)
 800b63a:	2202      	movs	r2, #2
 800b63c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 48;
 800b63e:	4b08      	ldr	r3, [pc, #32]	; (800b660 <MX_PDM2PCM_Init+0x50>)
 800b640:	2230      	movs	r2, #48	; 0x30
 800b642:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 800b644:	4b06      	ldr	r3, [pc, #24]	; (800b660 <MX_PDM2PCM_Init+0x50>)
 800b646:	2200      	movs	r2, #0
 800b648:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800b64a:	4905      	ldr	r1, [pc, #20]	; (800b660 <MX_PDM2PCM_Init+0x50>)
 800b64c:	4802      	ldr	r0, [pc, #8]	; (800b658 <MX_PDM2PCM_Init+0x48>)
 800b64e:	f001 fd9f 	bl	800d190 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800b652:	bf00      	nop
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	2005e6fc 	.word	0x2005e6fc
 800b65c:	08f0d180 	.word	0x08f0d180
 800b660:	2005e6f4 	.word	0x2005e6f4

0800b664 <D16_GENERIC>:
 800b664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b668:	b087      	sub	sp, #28
 800b66a:	6993      	ldr	r3, [r2, #24]
 800b66c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b66e:	9101      	str	r1, [sp, #4]
 800b670:	68d1      	ldr	r1, [r2, #12]
 800b672:	9304      	str	r3, [sp, #16]
 800b674:	9105      	str	r1, [sp, #20]
 800b676:	6914      	ldr	r4, [r2, #16]
 800b678:	f8d2 a014 	ldr.w	sl, [r2, #20]
 800b67c:	69d3      	ldr	r3, [r2, #28]
 800b67e:	f8d2 e008 	ldr.w	lr, [r2, #8]
 800b682:	f8d2 8030 	ldr.w	r8, [r2, #48]	; 0x30
 800b686:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800b688:	2d00      	cmp	r5, #0
 800b68a:	d05e      	beq.n	800b74a <D16_GENERIC+0xe6>
 800b68c:	f001 0510 	and.w	r5, r1, #16
 800b690:	f001 0120 	and.w	r1, r1, #32
 800b694:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 800b770 <D16_GENERIC+0x10c>
 800b698:	46c1      	mov	r9, r8
 800b69a:	9103      	str	r1, [sp, #12]
 800b69c:	2100      	movs	r1, #0
 800b69e:	9502      	str	r5, [sp, #8]
 800b6a0:	e048      	b.n	800b734 <D16_GENERIC+0xd0>
 800b6a2:	5d87      	ldrb	r7, [r0, r6]
 800b6a4:	7805      	ldrb	r5, [r0, #0]
 800b6a6:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800b6aa:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 800b6ae:	b2fe      	uxtb	r6, r7
 800b6b0:	f3c7 2707 	ubfx	r7, r7, #8, #8
 800b6b4:	f85c 5026 	ldr.w	r5, [ip, r6, lsl #2]
 800b6b8:	f85c 6027 	ldr.w	r6, [ip, r7, lsl #2]
 800b6bc:	441d      	add	r5, r3
 800b6be:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 800b6c2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b6c6:	f3c3 0609 	ubfx	r6, r3, #0, #10
 800b6ca:	0a9b      	lsrs	r3, r3, #10
 800b6cc:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800b6d0:	4d25      	ldr	r5, [pc, #148]	; (800b768 <D16_GENERIC+0x104>)
 800b6d2:	fb26 e505 	smlad	r5, r6, r5, lr
 800b6d6:	4f25      	ldr	r7, [pc, #148]	; (800b76c <D16_GENERIC+0x108>)
 800b6d8:	fb26 fe07 	smuad	lr, r6, r7
 800b6dc:	9e02      	ldr	r6, [sp, #8]
 800b6de:	f101 0801 	add.w	r8, r1, #1
 800b6e2:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 800b6e6:	b186      	cbz	r6, 800b70a <D16_GENERIC+0xa6>
 800b6e8:	442c      	add	r4, r5
 800b6ea:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800b6ee:	eba4 040a 	sub.w	r4, r4, sl
 800b6f2:	46aa      	mov	sl, r5
 800b6f4:	17e7      	asrs	r7, r4, #31
 800b6f6:	fba4 450b 	umull	r4, r5, r4, fp
 800b6fa:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800b6fe:	fb0b 5507 	mla	r5, fp, r7, r5
 800b702:	f145 0500 	adc.w	r5, r5, #0
 800b706:	006c      	lsls	r4, r5, #1
 800b708:	4625      	mov	r5, r4
 800b70a:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800b70e:	042d      	lsls	r5, r5, #16
 800b710:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b714:	2700      	movs	r7, #0
 800b716:	fb01 fb0b 	mul.w	fp, r1, fp
 800b71a:	fa1f f188 	uxth.w	r1, r8
 800b71e:	fbc9 6705 	smlal	r6, r7, r9, r5
 800b722:	9e01      	ldr	r6, [sp, #4]
 800b724:	10bd      	asrs	r5, r7, #2
 800b726:	f305 050f 	ssat	r5, #16, r5
 800b72a:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800b72e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b730:	428d      	cmp	r5, r1
 800b732:	d90a      	bls.n	800b74a <D16_GENERIC+0xe6>
 800b734:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800b736:	2d01      	cmp	r5, #1
 800b738:	b2ee      	uxtb	r6, r5
 800b73a:	d1b2      	bne.n	800b6a2 <D16_GENERIC+0x3e>
 800b73c:	9d03      	ldr	r5, [sp, #12]
 800b73e:	f850 7b02 	ldr.w	r7, [r0], #2
 800b742:	2d00      	cmp	r5, #0
 800b744:	d0b3      	beq.n	800b6ae <D16_GENERIC+0x4a>
 800b746:	ba7f      	rev16	r7, r7
 800b748:	e7b1      	b.n	800b6ae <D16_GENERIC+0x4a>
 800b74a:	2000      	movs	r0, #0
 800b74c:	9905      	ldr	r1, [sp, #20]
 800b74e:	61d3      	str	r3, [r2, #28]
 800b750:	9b04      	ldr	r3, [sp, #16]
 800b752:	f8c2 e008 	str.w	lr, [r2, #8]
 800b756:	60d1      	str	r1, [r2, #12]
 800b758:	6114      	str	r4, [r2, #16]
 800b75a:	f8c2 a014 	str.w	sl, [r2, #20]
 800b75e:	6193      	str	r3, [r2, #24]
 800b760:	b007      	add	sp, #28
 800b762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b766:	bf00      	nop
 800b768:	00030001 	.word	0x00030001
 800b76c:	00010003 	.word	0x00010003
 800b770:	20000000 	.word	0x20000000

0800b774 <D24_GENERIC>:
 800b774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b778:	6953      	ldr	r3, [r2, #20]
 800b77a:	b087      	sub	sp, #28
 800b77c:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b77e:	9301      	str	r3, [sp, #4]
 800b780:	6993      	ldr	r3, [r2, #24]
 800b782:	9102      	str	r1, [sp, #8]
 800b784:	9305      	str	r3, [sp, #20]
 800b786:	6914      	ldr	r4, [r2, #16]
 800b788:	69d1      	ldr	r1, [r2, #28]
 800b78a:	6893      	ldr	r3, [r2, #8]
 800b78c:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800b790:	f8d2 a030 	ldr.w	sl, [r2, #48]	; 0x30
 800b794:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800b796:	2e00      	cmp	r6, #0
 800b798:	f000 808c 	beq.w	800b8b4 <D24_GENERIC+0x140>
 800b79c:	f005 0610 	and.w	r6, r5, #16
 800b7a0:	f005 0520 	and.w	r5, r5, #32
 800b7a4:	f04f 0e00 	mov.w	lr, #0
 800b7a8:	f8df c140 	ldr.w	ip, [pc, #320]	; 800b8ec <D24_GENERIC+0x178>
 800b7ac:	9603      	str	r6, [sp, #12]
 800b7ae:	9504      	str	r5, [sp, #16]
 800b7b0:	e061      	b.n	800b876 <D24_GENERIC+0x102>
 800b7b2:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800b7b6:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800b7ba:	f810 b007 	ldrb.w	fp, [r0, r7]
 800b7be:	042d      	lsls	r5, r5, #16
 800b7c0:	f890 9000 	ldrb.w	r9, [r0]
 800b7c4:	19f0      	adds	r0, r6, r7
 800b7c6:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 800b7ca:	44a9      	add	r9, r5
 800b7cc:	fa5f f689 	uxtb.w	r6, r9
 800b7d0:	f3c9 2707 	ubfx	r7, r9, #8, #8
 800b7d4:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800b7d8:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800b7dc:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800b7e0:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800b7e4:	f85c 1029 	ldr.w	r1, [ip, r9, lsl #2]
 800b7e8:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800b7ec:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b7f0:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800b7f4:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800b7f8:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800b7fc:	4d39      	ldr	r5, [pc, #228]	; (800b8e4 <D24_GENERIC+0x170>)
 800b7fe:	fb26 8705 	smlad	r7, r6, r5, r8
 800b802:	4d39      	ldr	r5, [pc, #228]	; (800b8e8 <D24_GENERIC+0x174>)
 800b804:	fb26 3805 	smlad	r8, r6, r5, r3
 800b808:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800b80c:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 800b810:	2301      	movs	r3, #1
 800b812:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 800b816:	fb26 f603 	smuad	r6, r6, r3
 800b81a:	eb0e 0903 	add.w	r9, lr, r3
 800b81e:	eb0b 0306 	add.w	r3, fp, r6
 800b822:	9e03      	ldr	r6, [sp, #12]
 800b824:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800b828:	b186      	cbz	r6, 800b84c <D24_GENERIC+0xd8>
 800b82a:	442c      	add	r4, r5
 800b82c:	9e01      	ldr	r6, [sp, #4]
 800b82e:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800b832:	1ba4      	subs	r4, r4, r6
 800b834:	9501      	str	r5, [sp, #4]
 800b836:	17e7      	asrs	r7, r4, #31
 800b838:	fba4 450b 	umull	r4, r5, r4, fp
 800b83c:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800b840:	fb0b 5507 	mla	r5, fp, r7, r5
 800b844:	f145 0500 	adc.w	r5, r5, #0
 800b848:	006c      	lsls	r4, r5, #1
 800b84a:	4625      	mov	r5, r4
 800b84c:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800b850:	03ad      	lsls	r5, r5, #14
 800b852:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b856:	2700      	movs	r7, #0
 800b858:	fb0e fb0b 	mul.w	fp, lr, fp
 800b85c:	fa1f fe89 	uxth.w	lr, r9
 800b860:	fbca 6705 	smlal	r6, r7, sl, r5
 800b864:	9e02      	ldr	r6, [sp, #8]
 800b866:	10bd      	asrs	r5, r7, #2
 800b868:	f305 050f 	ssat	r5, #16, r5
 800b86c:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800b870:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b872:	4575      	cmp	r5, lr
 800b874:	d91e      	bls.n	800b8b4 <D24_GENERIC+0x140>
 800b876:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800b878:	b2ef      	uxtb	r7, r5
 800b87a:	2d01      	cmp	r5, #1
 800b87c:	b23e      	sxth	r6, r7
 800b87e:	d198      	bne.n	800b7b2 <D24_GENERIC+0x3e>
 800b880:	9d04      	ldr	r5, [sp, #16]
 800b882:	b16d      	cbz	r5, 800b8a0 <D24_GENERIC+0x12c>
 800b884:	f01e 0f01 	tst.w	lr, #1
 800b888:	d121      	bne.n	800b8ce <D24_GENERIC+0x15a>
 800b88a:	7805      	ldrb	r5, [r0, #0]
 800b88c:	3002      	adds	r0, #2
 800b88e:	f890 9001 	ldrb.w	r9, [r0, #1]
 800b892:	022d      	lsls	r5, r5, #8
 800b894:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 800b898:	eb05 4909 	add.w	r9, r5, r9, lsl #16
 800b89c:	44b1      	add	r9, r6
 800b89e:	e795      	b.n	800b7cc <D24_GENERIC+0x58>
 800b8a0:	7846      	ldrb	r6, [r0, #1]
 800b8a2:	f890 9002 	ldrb.w	r9, [r0, #2]
 800b8a6:	0236      	lsls	r6, r6, #8
 800b8a8:	f810 5b03 	ldrb.w	r5, [r0], #3
 800b8ac:	eb06 4909 	add.w	r9, r6, r9, lsl #16
 800b8b0:	44a9      	add	r9, r5
 800b8b2:	e78b      	b.n	800b7cc <D24_GENERIC+0x58>
 800b8b4:	6093      	str	r3, [r2, #8]
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	9b01      	ldr	r3, [sp, #4]
 800b8ba:	f8c2 800c 	str.w	r8, [r2, #12]
 800b8be:	6153      	str	r3, [r2, #20]
 800b8c0:	9b05      	ldr	r3, [sp, #20]
 800b8c2:	61d1      	str	r1, [r2, #28]
 800b8c4:	6114      	str	r4, [r2, #16]
 800b8c6:	6193      	str	r3, [r2, #24]
 800b8c8:	b007      	add	sp, #28
 800b8ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ce:	78c5      	ldrb	r5, [r0, #3]
 800b8d0:	f890 9002 	ldrb.w	r9, [r0, #2]
 800b8d4:	022d      	lsls	r5, r5, #8
 800b8d6:	f810 6b04 	ldrb.w	r6, [r0], #4
 800b8da:	eb05 4909 	add.w	r9, r5, r9, lsl #16
 800b8de:	44b1      	add	r9, r6
 800b8e0:	e774      	b.n	800b7cc <D24_GENERIC+0x58>
 800b8e2:	bf00      	nop
 800b8e4:	00030001 	.word	0x00030001
 800b8e8:	00060007 	.word	0x00060007
 800b8ec:	20000000 	.word	0x20000000

0800b8f0 <D32_GENERIC>:
 800b8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8f4:	6953      	ldr	r3, [r2, #20]
 800b8f6:	b087      	sub	sp, #28
 800b8f8:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800b8fa:	9300      	str	r3, [sp, #0]
 800b8fc:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b8fe:	6993      	ldr	r3, [r2, #24]
 800b900:	9102      	str	r1, [sp, #8]
 800b902:	9305      	str	r3, [sp, #20]
 800b904:	9501      	str	r5, [sp, #4]
 800b906:	6914      	ldr	r4, [r2, #16]
 800b908:	69d1      	ldr	r1, [r2, #28]
 800b90a:	6893      	ldr	r3, [r2, #8]
 800b90c:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800b910:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800b912:	2e00      	cmp	r6, #0
 800b914:	f000 8098 	beq.w	800ba48 <D32_GENERIC+0x158>
 800b918:	f005 0610 	and.w	r6, r5, #16
 800b91c:	f005 0520 	and.w	r5, r5, #32
 800b920:	f04f 0c00 	mov.w	ip, #0
 800b924:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800ba74 <D32_GENERIC+0x184>
 800b928:	9603      	str	r6, [sp, #12]
 800b92a:	9504      	str	r5, [sp, #16]
 800b92c:	e078      	b.n	800ba20 <D32_GENERIC+0x130>
 800b92e:	eb00 0905 	add.w	r9, r0, r5
 800b932:	f810 b005 	ldrb.w	fp, [r0, r5]
 800b936:	f810 a006 	ldrb.w	sl, [r0, r6]
 800b93a:	f819 5007 	ldrb.w	r5, [r9, r7]
 800b93e:	444f      	add	r7, r9
 800b940:	f890 9000 	ldrb.w	r9, [r0]
 800b944:	042d      	lsls	r5, r5, #16
 800b946:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 800b94a:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 800b94e:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 800b952:	44a9      	add	r9, r5
 800b954:	fa5f f789 	uxtb.w	r7, r9
 800b958:	f3c9 2507 	ubfx	r5, r9, #8, #8
 800b95c:	f3c9 4607 	ubfx	r6, r9, #16, #8
 800b960:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800b964:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 800b968:	f85e 5025 	ldr.w	r5, [lr, r5, lsl #2]
 800b96c:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 800b970:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 800b974:	f85e 7029 	ldr.w	r7, [lr, r9, lsl #2]
 800b978:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800b97c:	f3c1 0909 	ubfx	r9, r1, #0, #10
 800b980:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800b984:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b988:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 800b98c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b990:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 800b994:	f3c1 0509 	ubfx	r5, r1, #0, #10
 800b998:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800b99c:	4d31      	ldr	r5, [pc, #196]	; (800ba64 <D32_GENERIC+0x174>)
 800b99e:	fb29 8805 	smlad	r8, r9, r5, r8
 800b9a2:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 800b9a6:	fb26 8705 	smlad	r7, r6, r5, r8
 800b9aa:	4d2f      	ldr	r5, [pc, #188]	; (800ba68 <D32_GENERIC+0x178>)
 800b9ac:	fb29 3305 	smlad	r3, r9, r5, r3
 800b9b0:	4d2e      	ldr	r5, [pc, #184]	; (800ba6c <D32_GENERIC+0x17c>)
 800b9b2:	fb26 3805 	smlad	r8, r6, r5, r3
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	fb29 f903 	smuad	r9, r9, r3
 800b9bc:	4b2c      	ldr	r3, [pc, #176]	; (800ba70 <D32_GENERIC+0x180>)
 800b9be:	fb26 9303 	smlad	r3, r6, r3, r9
 800b9c2:	9e03      	ldr	r6, [sp, #12]
 800b9c4:	f10c 0901 	add.w	r9, ip, #1
 800b9c8:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 800b9cc:	b186      	cbz	r6, 800b9f0 <D32_GENERIC+0x100>
 800b9ce:	442c      	add	r4, r5
 800b9d0:	9e00      	ldr	r6, [sp, #0]
 800b9d2:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800b9d6:	1ba4      	subs	r4, r4, r6
 800b9d8:	9500      	str	r5, [sp, #0]
 800b9da:	17e7      	asrs	r7, r4, #31
 800b9dc:	fba4 450a 	umull	r4, r5, r4, sl
 800b9e0:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800b9e4:	fb0a 5507 	mla	r5, sl, r7, r5
 800b9e8:	f145 0500 	adc.w	r5, r5, #0
 800b9ec:	006c      	lsls	r4, r5, #1
 800b9ee:	4625      	mov	r5, r4
 800b9f0:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 800b9f4:	036d      	lsls	r5, r5, #13
 800b9f6:	9f01      	ldr	r7, [sp, #4]
 800b9f8:	fb0c fb0a 	mul.w	fp, ip, sl
 800b9fc:	fa1f fc89 	uxth.w	ip, r9
 800ba00:	f04f 0a00 	mov.w	sl, #0
 800ba04:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800ba08:	9e02      	ldr	r6, [sp, #8]
 800ba0a:	fbc7 9a05 	smlal	r9, sl, r7, r5
 800ba0e:	4657      	mov	r7, sl
 800ba10:	10bd      	asrs	r5, r7, #2
 800ba12:	f305 050f 	ssat	r5, #16, r5
 800ba16:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800ba1a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800ba1c:	4565      	cmp	r5, ip
 800ba1e:	d913      	bls.n	800ba48 <D32_GENERIC+0x158>
 800ba20:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800ba22:	b2ee      	uxtb	r6, r5
 800ba24:	2d01      	cmp	r5, #1
 800ba26:	f1c6 0700 	rsb	r7, r6, #0
 800ba2a:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 800ba2e:	f47f af7e 	bne.w	800b92e <D32_GENERIC+0x3e>
 800ba32:	1d05      	adds	r5, r0, #4
 800ba34:	f8d0 9000 	ldr.w	r9, [r0]
 800ba38:	9804      	ldr	r0, [sp, #16]
 800ba3a:	b118      	cbz	r0, 800ba44 <D32_GENERIC+0x154>
 800ba3c:	fa99 f999 	rev16.w	r9, r9
 800ba40:	4628      	mov	r0, r5
 800ba42:	e787      	b.n	800b954 <D32_GENERIC+0x64>
 800ba44:	4628      	mov	r0, r5
 800ba46:	e785      	b.n	800b954 <D32_GENERIC+0x64>
 800ba48:	6093      	str	r3, [r2, #8]
 800ba4a:	2000      	movs	r0, #0
 800ba4c:	9b00      	ldr	r3, [sp, #0]
 800ba4e:	f8c2 800c 	str.w	r8, [r2, #12]
 800ba52:	6153      	str	r3, [r2, #20]
 800ba54:	9b05      	ldr	r3, [sp, #20]
 800ba56:	61d1      	str	r1, [r2, #28]
 800ba58:	6114      	str	r4, [r2, #16]
 800ba5a:	6193      	str	r3, [r2, #24]
 800ba5c:	b007      	add	sp, #28
 800ba5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba62:	bf00      	nop
 800ba64:	00060003 	.word	0x00060003
 800ba68:	000a000c 	.word	0x000a000c
 800ba6c:	000c000a 	.word	0x000c000a
 800ba70:	00030006 	.word	0x00030006
 800ba74:	20000000 	.word	0x20000000

0800ba78 <D48_GENERIC>:
 800ba78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba7c:	6913      	ldr	r3, [r2, #16]
 800ba7e:	b08b      	sub	sp, #44	; 0x2c
 800ba80:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800ba82:	9106      	str	r1, [sp, #24]
 800ba84:	9303      	str	r3, [sp, #12]
 800ba86:	68d1      	ldr	r1, [r2, #12]
 800ba88:	6953      	ldr	r3, [r2, #20]
 800ba8a:	9101      	str	r1, [sp, #4]
 800ba8c:	9304      	str	r3, [sp, #16]
 800ba8e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800ba90:	6993      	ldr	r3, [r2, #24]
 800ba92:	9105      	str	r1, [sp, #20]
 800ba94:	9309      	str	r3, [sp, #36]	; 0x24
 800ba96:	69d6      	ldr	r6, [r2, #28]
 800ba98:	6893      	ldr	r3, [r2, #8]
 800ba9a:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800ba9c:	2c00      	cmp	r4, #0
 800ba9e:	f000 80c6 	beq.w	800bc2e <D48_GENERIC+0x1b6>
 800baa2:	f001 0410 	and.w	r4, r1, #16
 800baa6:	f001 0120 	and.w	r1, r1, #32
 800baaa:	2700      	movs	r7, #0
 800baac:	9302      	str	r3, [sp, #8]
 800baae:	9108      	str	r1, [sp, #32]
 800bab0:	9407      	str	r4, [sp, #28]
 800bab2:	4966      	ldr	r1, [pc, #408]	; (800bc4c <D48_GENERIC+0x1d4>)
 800bab4:	e0a6      	b.n	800bc04 <D48_GENERIC+0x18c>
 800bab6:	eb00 0e08 	add.w	lr, r0, r8
 800baba:	f810 a008 	ldrb.w	sl, [r0, r8]
 800babe:	f810 9005 	ldrb.w	r9, [r0, r5]
 800bac2:	f81e 400c 	ldrb.w	r4, [lr, ip]
 800bac6:	44e6      	add	lr, ip
 800bac8:	f890 b000 	ldrb.w	fp, [r0]
 800bacc:	0420      	lsls	r0, r4, #16
 800bace:	eb0e 0408 	add.w	r4, lr, r8
 800bad2:	f81e e008 	ldrb.w	lr, [lr, r8]
 800bad6:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 800bada:	f814 800c 	ldrb.w	r8, [r4, ip]
 800bade:	44a4      	add	ip, r4
 800bae0:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 800bae4:	eb08 2e0e 	add.w	lr, r8, lr, lsl #8
 800bae8:	eb0a 040b 	add.w	r4, sl, fp
 800baec:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 800baf0:	fa5f f884 	uxtb.w	r8, r4
 800baf4:	f3c4 2507 	ubfx	r5, r4, #8, #8
 800baf8:	f3c4 4907 	ubfx	r9, r4, #16, #8
 800bafc:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 800bb00:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 800bb04:	fa5f fc8e 	uxtb.w	ip, lr
 800bb08:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 800bb0c:	f3ce 2e07 	ubfx	lr, lr, #8, #8
 800bb10:	eb08 2896 	add.w	r8, r8, r6, lsr #10
 800bb14:	f851 6029 	ldr.w	r6, [r1, r9, lsl #2]
 800bb18:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 800bb1c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800bb20:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 800bb24:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 800bb28:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800bb2c:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800bb30:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bb34:	9b01      	ldr	r3, [sp, #4]
 800bb36:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 800bb3a:	f3c6 0909 	ubfx	r9, r6, #0, #10
 800bb3e:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800bb42:	eb0c 2c94 	add.w	ip, ip, r4, lsr #10
 800bb46:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bb4a:	eb0e 269c 	add.w	r6, lr, ip, lsr #10
 800bb4e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800bb52:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800bb56:	f3c6 0509 	ubfx	r5, r6, #0, #10
 800bb5a:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800bb5e:	4d3c      	ldr	r5, [pc, #240]	; (800bc50 <D48_GENERIC+0x1d8>)
 800bb60:	fb28 3a05 	smlad	sl, r8, r5, r3
 800bb64:	4b3b      	ldr	r3, [pc, #236]	; (800bc54 <D48_GENERIC+0x1dc>)
 800bb66:	fb24 aa03 	smlad	sl, r4, r3, sl
 800bb6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800bb6e:	fb2c aa03 	smlad	sl, ip, r3, sl
 800bb72:	4b39      	ldr	r3, [pc, #228]	; (800bc58 <D48_GENERIC+0x1e0>)
 800bb74:	9d02      	ldr	r5, [sp, #8]
 800bb76:	fb28 5303 	smlad	r3, r8, r3, r5
 800bb7a:	f04f 151b 	mov.w	r5, #1769499	; 0x1b001b
 800bb7e:	fb24 3305 	smlad	r3, r4, r5, r3
 800bb82:	4d36      	ldr	r5, [pc, #216]	; (800bc5c <D48_GENERIC+0x1e4>)
 800bb84:	fb2c 3305 	smlad	r3, ip, r5, r3
 800bb88:	2501      	movs	r5, #1
 800bb8a:	9301      	str	r3, [sp, #4]
 800bb8c:	fb28 f805 	smuad	r8, r8, r5
 800bb90:	4b33      	ldr	r3, [pc, #204]	; (800bc60 <D48_GENERIC+0x1e8>)
 800bb92:	fb24 8403 	smlad	r4, r4, r3, r8
 800bb96:	4b33      	ldr	r3, [pc, #204]	; (800bc64 <D48_GENERIC+0x1ec>)
 800bb98:	fb2c 4303 	smlad	r3, ip, r3, r4
 800bb9c:	9302      	str	r3, [sp, #8]
 800bb9e:	eb07 0e05 	add.w	lr, r7, r5
 800bba2:	9b07      	ldr	r3, [sp, #28]
 800bba4:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 800bba8:	b1ab      	cbz	r3, 800bbd6 <D48_GENERIC+0x15e>
 800bbaa:	9b03      	ldr	r3, [sp, #12]
 800bbac:	f8d2 c020 	ldr.w	ip, [r2, #32]
 800bbb0:	4453      	add	r3, sl
 800bbb2:	461c      	mov	r4, r3
 800bbb4:	9b04      	ldr	r3, [sp, #16]
 800bbb6:	f8cd a010 	str.w	sl, [sp, #16]
 800bbba:	1ae4      	subs	r4, r4, r3
 800bbbc:	ea4f 79e4 	mov.w	r9, r4, asr #31
 800bbc0:	fba4 450c 	umull	r4, r5, r4, ip
 800bbc4:	fb0c 5509 	mla	r5, ip, r9, r5
 800bbc8:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800bbcc:	f145 0500 	adc.w	r5, r5, #0
 800bbd0:	006b      	lsls	r3, r5, #1
 800bbd2:	469a      	mov	sl, r3
 800bbd4:	9303      	str	r3, [sp, #12]
 800bbd6:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 800bbda:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 800bbde:	9b05      	ldr	r3, [sp, #20]
 800bbe0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800bbe4:	2500      	movs	r5, #0
 800bbe6:	fb07 fc0c 	mul.w	ip, r7, ip
 800bbea:	fa1f f78e 	uxth.w	r7, lr
 800bbee:	fbc3 450a 	smlal	r4, r5, r3, sl
 800bbf2:	9b06      	ldr	r3, [sp, #24]
 800bbf4:	10ac      	asrs	r4, r5, #2
 800bbf6:	f304 040f 	ssat	r4, #16, r4
 800bbfa:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800bbfe:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800bc00:	42bc      	cmp	r4, r7
 800bc02:	d913      	bls.n	800bc2c <D48_GENERIC+0x1b4>
 800bc04:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800bc06:	b2e5      	uxtb	r5, r4
 800bc08:	2c01      	cmp	r4, #1
 800bc0a:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 800bc0e:	f1c5 0c00 	rsb	ip, r5, #0
 800bc12:	f47f af50 	bne.w	800bab6 <D48_GENERIC+0x3e>
 800bc16:	9b08      	ldr	r3, [sp, #32]
 800bc18:	e890 4010 	ldmia.w	r0, {r4, lr}
 800bc1c:	3006      	adds	r0, #6
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	f43f af66 	beq.w	800baf0 <D48_GENERIC+0x78>
 800bc24:	ba64      	rev16	r4, r4
 800bc26:	fa9e fe9e 	rev16.w	lr, lr
 800bc2a:	e761      	b.n	800baf0 <D48_GENERIC+0x78>
 800bc2c:	9b02      	ldr	r3, [sp, #8]
 800bc2e:	6093      	str	r3, [r2, #8]
 800bc30:	2000      	movs	r0, #0
 800bc32:	9b01      	ldr	r3, [sp, #4]
 800bc34:	61d6      	str	r6, [r2, #28]
 800bc36:	60d3      	str	r3, [r2, #12]
 800bc38:	9b03      	ldr	r3, [sp, #12]
 800bc3a:	6113      	str	r3, [r2, #16]
 800bc3c:	9b04      	ldr	r3, [sp, #16]
 800bc3e:	6153      	str	r3, [r2, #20]
 800bc40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc42:	6193      	str	r3, [r2, #24]
 800bc44:	b00b      	add	sp, #44	; 0x2c
 800bc46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc4a:	bf00      	nop
 800bc4c:	20000000 	.word	0x20000000
 800bc50:	000f000a 	.word	0x000f000a
 800bc54:	00060003 	.word	0x00060003
 800bc58:	00150019 	.word	0x00150019
 800bc5c:	00190015 	.word	0x00190015
 800bc60:	00030006 	.word	0x00030006
 800bc64:	000a000f 	.word	0x000a000f

0800bc68 <D64_GENERIC>:
 800bc68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc6c:	6913      	ldr	r3, [r2, #16]
 800bc6e:	b089      	sub	sp, #36	; 0x24
 800bc70:	68d5      	ldr	r5, [r2, #12]
 800bc72:	9302      	str	r3, [sp, #8]
 800bc74:	6953      	ldr	r3, [r2, #20]
 800bc76:	462e      	mov	r6, r5
 800bc78:	9105      	str	r1, [sp, #20]
 800bc7a:	9303      	str	r3, [sp, #12]
 800bc7c:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800bc7e:	6993      	ldr	r3, [r2, #24]
 800bc80:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800bc82:	9307      	str	r3, [sp, #28]
 800bc84:	69d4      	ldr	r4, [r2, #28]
 800bc86:	6893      	ldr	r3, [r2, #8]
 800bc88:	9504      	str	r5, [sp, #16]
 800bc8a:	2900      	cmp	r1, #0
 800bc8c:	f000 80e5 	beq.w	800be5a <D64_GENERIC+0x1f2>
 800bc90:	6a11      	ldr	r1, [r2, #32]
 800bc92:	2500      	movs	r5, #0
 800bc94:	46b3      	mov	fp, r6
 800bc96:	9301      	str	r3, [sp, #4]
 800bc98:	9106      	str	r1, [sp, #24]
 800bc9a:	4976      	ldr	r1, [pc, #472]	; (800be74 <D64_GENERIC+0x20c>)
 800bc9c:	e0c7      	b.n	800be2e <D64_GENERIC+0x1c6>
 800bc9e:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 800bca2:	f1cc 0e00 	rsb	lr, ip, #0
 800bca6:	f890 9000 	ldrb.w	r9, [r0]
 800bcaa:	eb00 0708 	add.w	r7, r0, r8
 800bcae:	f810 6008 	ldrb.w	r6, [r0, r8]
 800bcb2:	eb07 0a4e 	add.w	sl, r7, lr, lsl #1
 800bcb6:	f817 000e 	ldrb.w	r0, [r7, lr]
 800bcba:	f817 301e 	ldrb.w	r3, [r7, lr, lsl #1]
 800bcbe:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 800bcc2:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 800bcc6:	ea4f 4800 	mov.w	r8, r0, lsl #16
 800bcca:	f817 000e 	ldrb.w	r0, [r7, lr]
 800bcce:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 800bcd2:	f817 801e 	ldrb.w	r8, [r7, lr, lsl #1]
 800bcd6:	0400      	lsls	r0, r0, #16
 800bcd8:	4477      	add	r7, lr
 800bcda:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 800bcde:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800bce2:	f817 a01e 	ldrb.w	sl, [r7, lr, lsl #1]
 800bce6:	eb07 074e 	add.w	r7, r7, lr, lsl #1
 800bcea:	444e      	add	r6, r9
 800bcec:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 800bcf0:	eb07 008c 	add.w	r0, r7, ip, lsl #2
 800bcf4:	44c2      	add	sl, r8
 800bcf6:	b2f7      	uxtb	r7, r6
 800bcf8:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800bcfc:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 800bd00:	0e36      	lsrs	r6, r6, #24
 800bd02:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800bd06:	fa5f fe8a 	uxtb.w	lr, sl
 800bd0a:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 800bd0e:	f3ca 2907 	ubfx	r9, sl, #8, #8
 800bd12:	443c      	add	r4, r7
 800bd14:	f851 702c 	ldr.w	r7, [r1, ip, lsl #2]
 800bd18:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800bd1c:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 800bd20:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 800bd24:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bd28:	4b53      	ldr	r3, [pc, #332]	; (800be78 <D64_GENERIC+0x210>)
 800bd2a:	eb07 2c98 	add.w	ip, r7, r8, lsr #10
 800bd2e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800bd32:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 800bd36:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 800bd3a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800bd3e:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 800bd42:	f3ca 4407 	ubfx	r4, sl, #16, #8
 800bd46:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800bd4a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800bd4e:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800bd52:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800bd56:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 800bd5a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800bd5e:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 800bd62:	ea46 460c 	orr.w	r6, r6, ip, lsl #16
 800bd66:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800bd6a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800bd6e:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 800bd72:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800bd76:	ea47 4e0e 	orr.w	lr, r7, lr, lsl #16
 800bd7a:	f3c9 0709 	ubfx	r7, r9, #0, #10
 800bd7e:	ea4f 2499 	mov.w	r4, r9, lsr #10
 800bd82:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 800bd86:	fb28 b903 	smlad	r9, r8, r3, fp
 800bd8a:	4b3c      	ldr	r3, [pc, #240]	; (800be7c <D64_GENERIC+0x214>)
 800bd8c:	fb26 9903 	smlad	r9, r6, r3, r9
 800bd90:	4b3b      	ldr	r3, [pc, #236]	; (800be80 <D64_GENERIC+0x218>)
 800bd92:	fb2e 9703 	smlad	r7, lr, r3, r9
 800bd96:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 800bd9a:	fb2a 7909 	smlad	r9, sl, r9, r7
 800bd9e:	4b39      	ldr	r3, [pc, #228]	; (800be84 <D64_GENERIC+0x21c>)
 800bda0:	9f01      	ldr	r7, [sp, #4]
 800bda2:	fb28 7303 	smlad	r3, r8, r3, r7
 800bda6:	4f37      	ldr	r7, [pc, #220]	; (800be84 <D64_GENERIC+0x21c>)
 800bda8:	fb2a 3317 	smladx	r3, sl, r7, r3
 800bdac:	4f36      	ldr	r7, [pc, #216]	; (800be88 <D64_GENERIC+0x220>)
 800bdae:	fb26 3307 	smlad	r3, r6, r7, r3
 800bdb2:	fb2e 3b17 	smladx	fp, lr, r7, r3
 800bdb6:	f04f 0c01 	mov.w	ip, #1
 800bdba:	fb28 f80c 	smuad	r8, r8, ip
 800bdbe:	4b33      	ldr	r3, [pc, #204]	; (800be8c <D64_GENERIC+0x224>)
 800bdc0:	fb26 8603 	smlad	r6, r6, r3, r8
 800bdc4:	4b32      	ldr	r3, [pc, #200]	; (800be90 <D64_GENERIC+0x228>)
 800bdc6:	fb2e 6e03 	smlad	lr, lr, r3, r6
 800bdca:	4b32      	ldr	r3, [pc, #200]	; (800be94 <D64_GENERIC+0x22c>)
 800bdcc:	fb2a e303 	smlad	r3, sl, r3, lr
 800bdd0:	9301      	str	r3, [sp, #4]
 800bdd2:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 800bdd6:	9b06      	ldr	r3, [sp, #24]
 800bdd8:	b19b      	cbz	r3, 800be02 <D64_GENERIC+0x19a>
 800bdda:	9e02      	ldr	r6, [sp, #8]
 800bddc:	9f03      	ldr	r7, [sp, #12]
 800bdde:	444e      	add	r6, r9
 800bde0:	f8cd 900c 	str.w	r9, [sp, #12]
 800bde4:	1bf6      	subs	r6, r6, r7
 800bde6:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800bdea:	fba6 6703 	umull	r6, r7, r6, r3
 800bdee:	fb03 7709 	mla	r7, r3, r9, r7
 800bdf2:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 800bdf6:	f147 0700 	adc.w	r7, r7, #0
 800bdfa:	fa07 f30c 	lsl.w	r3, r7, ip
 800bdfe:	4699      	mov	r9, r3
 800be00:	9302      	str	r3, [sp, #8]
 800be02:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 800be06:	ea4f 2989 	mov.w	r9, r9, lsl #10
 800be0a:	9b04      	ldr	r3, [sp, #16]
 800be0c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800be10:	2700      	movs	r7, #0
 800be12:	fb05 fe0e 	mul.w	lr, r5, lr
 800be16:	3501      	adds	r5, #1
 800be18:	fbc3 6709 	smlal	r6, r7, r3, r9
 800be1c:	9b05      	ldr	r3, [sp, #20]
 800be1e:	10be      	asrs	r6, r7, #2
 800be20:	f306 060f 	ssat	r6, #16, r6
 800be24:	f823 601e 	strh.w	r6, [r3, lr, lsl #1]
 800be28:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800be2a:	42ae      	cmp	r6, r5
 800be2c:	dd13      	ble.n	800be56 <D64_GENERIC+0x1ee>
 800be2e:	f8b2 c02a 	ldrh.w	ip, [r2, #42]	; 0x2a
 800be32:	f1bc 0f01 	cmp.w	ip, #1
 800be36:	f47f af32 	bne.w	800bc9e <D64_GENERIC+0x36>
 800be3a:	6b57      	ldr	r7, [r2, #52]	; 0x34
 800be3c:	f100 0e08 	add.w	lr, r0, #8
 800be40:	06bb      	lsls	r3, r7, #26
 800be42:	e890 0440 	ldmia.w	r0, {r6, sl}
 800be46:	d504      	bpl.n	800be52 <D64_GENERIC+0x1ea>
 800be48:	ba76      	rev16	r6, r6
 800be4a:	fa9a fa9a 	rev16.w	sl, sl
 800be4e:	4670      	mov	r0, lr
 800be50:	e751      	b.n	800bcf6 <D64_GENERIC+0x8e>
 800be52:	4670      	mov	r0, lr
 800be54:	e74f      	b.n	800bcf6 <D64_GENERIC+0x8e>
 800be56:	465e      	mov	r6, fp
 800be58:	9b01      	ldr	r3, [sp, #4]
 800be5a:	6093      	str	r3, [r2, #8]
 800be5c:	2000      	movs	r0, #0
 800be5e:	9b02      	ldr	r3, [sp, #8]
 800be60:	60d6      	str	r6, [r2, #12]
 800be62:	6113      	str	r3, [r2, #16]
 800be64:	9b03      	ldr	r3, [sp, #12]
 800be66:	61d4      	str	r4, [r2, #28]
 800be68:	6153      	str	r3, [r2, #20]
 800be6a:	9b07      	ldr	r3, [sp, #28]
 800be6c:	6193      	str	r3, [r2, #24]
 800be6e:	b009      	add	sp, #36	; 0x24
 800be70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be74:	20000000 	.word	0x20000000
 800be78:	001c0015 	.word	0x001c0015
 800be7c:	000f000a 	.word	0x000f000a
 800be80:	00060003 	.word	0x00060003
 800be84:	0024002a 	.word	0x0024002a
 800be88:	002e0030 	.word	0x002e0030
 800be8c:	00030006 	.word	0x00030006
 800be90:	000a000f 	.word	0x000a000f
 800be94:	0015001c 	.word	0x0015001c

0800be98 <D80_GENERIC>:
 800be98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be9c:	b08b      	sub	sp, #44	; 0x2c
 800be9e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800bea0:	9107      	str	r1, [sp, #28]
 800bea2:	6911      	ldr	r1, [r2, #16]
 800bea4:	9104      	str	r1, [sp, #16]
 800bea6:	6951      	ldr	r1, [r2, #20]
 800bea8:	9105      	str	r1, [sp, #20]
 800beaa:	6991      	ldr	r1, [r2, #24]
 800beac:	9109      	str	r1, [sp, #36]	; 0x24
 800beae:	69d1      	ldr	r1, [r2, #28]
 800beb0:	9101      	str	r1, [sp, #4]
 800beb2:	6891      	ldr	r1, [r2, #8]
 800beb4:	9103      	str	r1, [sp, #12]
 800beb6:	68d1      	ldr	r1, [r2, #12]
 800beb8:	9102      	str	r1, [sp, #8]
 800beba:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800bebc:	9106      	str	r1, [sp, #24]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	f000 810d 	beq.w	800c0de <D80_GENERIC+0x246>
 800bec4:	6a13      	ldr	r3, [r2, #32]
 800bec6:	f04f 0800 	mov.w	r8, #0
 800beca:	f8df e264 	ldr.w	lr, [pc, #612]	; 800c130 <D80_GENERIC+0x298>
 800bece:	9308      	str	r3, [sp, #32]
 800bed0:	9200      	str	r2, [sp, #0]
 800bed2:	e0ee      	b.n	800c0b2 <D80_GENERIC+0x21a>
 800bed4:	b2db      	uxtb	r3, r3
 800bed6:	f890 c000 	ldrb.w	ip, [r0]
 800beda:	b219      	sxth	r1, r3
 800bedc:	425c      	negs	r4, r3
 800bede:	f810 9003 	ldrb.w	r9, [r0, r3]
 800bee2:	004e      	lsls	r6, r1, #1
 800bee4:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800bee8:	4431      	add	r1, r6
 800beea:	1843      	adds	r3, r0, r1
 800beec:	f810 b001 	ldrb.w	fp, [r0, r1]
 800bef0:	1919      	adds	r1, r3, r4
 800bef2:	5d1b      	ldrb	r3, [r3, r4]
 800bef4:	1948      	adds	r0, r1, r5
 800bef6:	f811 a005 	ldrb.w	sl, [r1, r5]
 800befa:	041b      	lsls	r3, r3, #16
 800befc:	1907      	adds	r7, r0, r4
 800befe:	5d01      	ldrb	r1, [r0, r4]
 800bf00:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800bf04:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 800bf08:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 800bf0c:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 800bf10:	0409      	lsls	r1, r1, #16
 800bf12:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 800bf16:	eb0b 0905 	add.w	r9, fp, r5
 800bf1a:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800bf1e:	f81b 5005 	ldrb.w	r5, [fp, r5]
 800bf22:	eb09 0b04 	add.w	fp, r9, r4
 800bf26:	f819 4004 	ldrb.w	r4, [r9, r4]
 800bf2a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800bf2e:	4463      	add	r3, ip
 800bf30:	eb0b 0006 	add.w	r0, fp, r6
 800bf34:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 800bf38:	4439      	add	r1, r7
 800bf3a:	f3c3 2407 	ubfx	r4, r3, #8, #8
 800bf3e:	b2df      	uxtb	r7, r3
 800bf40:	f3c3 4607 	ubfx	r6, r3, #16, #8
 800bf44:	ea4f 6c13 	mov.w	ip, r3, lsr #24
 800bf48:	f85e 3027 	ldr.w	r3, [lr, r7, lsl #2]
 800bf4c:	fa5f fa81 	uxtb.w	sl, r1
 800bf50:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800bf54:	9c01      	ldr	r4, [sp, #4]
 800bf56:	f85e 9026 	ldr.w	r9, [lr, r6, lsl #2]
 800bf5a:	441c      	add	r4, r3
 800bf5c:	f85e 602c 	ldr.w	r6, [lr, ip, lsl #2]
 800bf60:	f85e c02a 	ldr.w	ip, [lr, sl, lsl #2]
 800bf64:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800bf68:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800bf6c:	f3c4 0309 	ubfx	r3, r4, #0, #10
 800bf70:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800bf74:	b2ed      	uxtb	r5, r5
 800bf76:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800bf7a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800bf7e:	f85e 4024 	ldr.w	r4, [lr, r4, lsl #2]
 800bf82:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800bf86:	f85e 5025 	ldr.w	r5, [lr, r5, lsl #2]
 800bf8a:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800bf8e:	f3c1 4707 	ubfx	r7, r1, #16, #8
 800bf92:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800bf96:	f85e a02a 	ldr.w	sl, [lr, sl, lsl #2]
 800bf9a:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 800bf9e:	0e09      	lsrs	r1, r1, #24
 800bfa0:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800bfa4:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800bfa8:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800bfac:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800bfb0:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800bfb4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800bfb8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bfbc:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800bfc0:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800bfc4:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800bfc8:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800bfcc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bfd0:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800bfd4:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800bfd8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bfdc:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800bfe0:	ea4f 229a 	mov.w	r2, sl, lsr #10
 800bfe4:	f3ca 0709 	ubfx	r7, sl, #0, #10
 800bfe8:	9201      	str	r2, [sp, #4]
 800bfea:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800bfee:	4a44      	ldr	r2, [pc, #272]	; (800c100 <D80_GENERIC+0x268>)
 800bff0:	9f02      	ldr	r7, [sp, #8]
 800bff2:	fb23 7a02 	smlad	sl, r3, r2, r7
 800bff6:	4a43      	ldr	r2, [pc, #268]	; (800c104 <D80_GENERIC+0x26c>)
 800bff8:	fb26 aa02 	smlad	sl, r6, r2, sl
 800bffc:	4a42      	ldr	r2, [pc, #264]	; (800c108 <D80_GENERIC+0x270>)
 800bffe:	fb24 aa02 	smlad	sl, r4, r2, sl
 800c002:	4a42      	ldr	r2, [pc, #264]	; (800c10c <D80_GENERIC+0x274>)
 800c004:	fb21 a702 	smlad	r7, r1, r2, sl
 800c008:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800c00c:	fb25 7a0a 	smlad	sl, r5, sl, r7
 800c010:	4a3f      	ldr	r2, [pc, #252]	; (800c110 <D80_GENERIC+0x278>)
 800c012:	9f03      	ldr	r7, [sp, #12]
 800c014:	fb23 7c02 	smlad	ip, r3, r2, r7
 800c018:	4a3e      	ldr	r2, [pc, #248]	; (800c114 <D80_GENERIC+0x27c>)
 800c01a:	fb26 cc02 	smlad	ip, r6, r2, ip
 800c01e:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 800c022:	fb24 c707 	smlad	r7, r4, r7, ip
 800c026:	4a3c      	ldr	r2, [pc, #240]	; (800c118 <D80_GENERIC+0x280>)
 800c028:	fb21 7702 	smlad	r7, r1, r2, r7
 800c02c:	4a3b      	ldr	r2, [pc, #236]	; (800c11c <D80_GENERIC+0x284>)
 800c02e:	fb25 7202 	smlad	r2, r5, r2, r7
 800c032:	f04f 0901 	mov.w	r9, #1
 800c036:	9202      	str	r2, [sp, #8]
 800c038:	fb23 f909 	smuad	r9, r3, r9
 800c03c:	4b38      	ldr	r3, [pc, #224]	; (800c120 <D80_GENERIC+0x288>)
 800c03e:	fb26 9603 	smlad	r6, r6, r3, r9
 800c042:	4f38      	ldr	r7, [pc, #224]	; (800c124 <D80_GENERIC+0x28c>)
 800c044:	fb24 6407 	smlad	r4, r4, r7, r6
 800c048:	4f37      	ldr	r7, [pc, #220]	; (800c128 <D80_GENERIC+0x290>)
 800c04a:	fb21 4707 	smlad	r7, r1, r7, r4
 800c04e:	4937      	ldr	r1, [pc, #220]	; (800c12c <D80_GENERIC+0x294>)
 800c050:	fb25 7301 	smlad	r3, r5, r1, r7
 800c054:	9303      	str	r3, [sp, #12]
 800c056:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 800c05a:	9b08      	ldr	r3, [sp, #32]
 800c05c:	b193      	cbz	r3, 800c084 <D80_GENERIC+0x1ec>
 800c05e:	9a04      	ldr	r2, [sp, #16]
 800c060:	4452      	add	r2, sl
 800c062:	4614      	mov	r4, r2
 800c064:	9a05      	ldr	r2, [sp, #20]
 800c066:	f8cd a014 	str.w	sl, [sp, #20]
 800c06a:	1aa4      	subs	r4, r4, r2
 800c06c:	17e7      	asrs	r7, r4, #31
 800c06e:	fba4 4503 	umull	r4, r5, r4, r3
 800c072:	fb03 5507 	mla	r5, r3, r7, r5
 800c076:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800c07a:	f145 0500 	adc.w	r5, r5, #0
 800c07e:	006b      	lsls	r3, r5, #1
 800c080:	469a      	mov	sl, r3
 800c082:	9304      	str	r3, [sp, #16]
 800c084:	9e00      	ldr	r6, [sp, #0]
 800c086:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 800c08a:	9a06      	ldr	r2, [sp, #24]
 800c08c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c090:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 800c092:	2500      	movs	r5, #0
 800c094:	fb08 f303 	mul.w	r3, r8, r3
 800c098:	fbc2 450a 	smlal	r4, r5, r2, sl
 800c09c:	9a07      	ldr	r2, [sp, #28]
 800c09e:	f108 0801 	add.w	r8, r8, #1
 800c0a2:	10a9      	asrs	r1, r5, #2
 800c0a4:	f301 010f 	ssat	r1, #16, r1
 800c0a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800c0ac:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800c0ae:	4543      	cmp	r3, r8
 800c0b0:	dd14      	ble.n	800c0dc <D80_GENERIC+0x244>
 800c0b2:	9b00      	ldr	r3, [sp, #0]
 800c0b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c0b6:	2b01      	cmp	r3, #1
 800c0b8:	f47f af0c 	bne.w	800bed4 <D80_GENERIC+0x3c>
 800c0bc:	9b00      	ldr	r3, [sp, #0]
 800c0be:	300a      	adds	r0, #10
 800c0c0:	f850 1c06 	ldr.w	r1, [r0, #-6]
 800c0c4:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800c0c6:	f850 5c02 	ldr.w	r5, [r0, #-2]
 800c0ca:	06b2      	lsls	r2, r6, #26
 800c0cc:	f850 3c0a 	ldr.w	r3, [r0, #-10]
 800c0d0:	f57f af33 	bpl.w	800bf3a <D80_GENERIC+0xa2>
 800c0d4:	ba5b      	rev16	r3, r3
 800c0d6:	ba49      	rev16	r1, r1
 800c0d8:	ba6d      	rev16	r5, r5
 800c0da:	e72e      	b.n	800bf3a <D80_GENERIC+0xa2>
 800c0dc:	4632      	mov	r2, r6
 800c0de:	9b03      	ldr	r3, [sp, #12]
 800c0e0:	2000      	movs	r0, #0
 800c0e2:	6093      	str	r3, [r2, #8]
 800c0e4:	9b02      	ldr	r3, [sp, #8]
 800c0e6:	60d3      	str	r3, [r2, #12]
 800c0e8:	9b01      	ldr	r3, [sp, #4]
 800c0ea:	61d3      	str	r3, [r2, #28]
 800c0ec:	9b04      	ldr	r3, [sp, #16]
 800c0ee:	6113      	str	r3, [r2, #16]
 800c0f0:	9b05      	ldr	r3, [sp, #20]
 800c0f2:	6153      	str	r3, [r2, #20]
 800c0f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0f6:	6193      	str	r3, [r2, #24]
 800c0f8:	b00b      	add	sp, #44	; 0x2c
 800c0fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0fe:	bf00      	nop
 800c100:	002d0024 	.word	0x002d0024
 800c104:	001c0015 	.word	0x001c0015
 800c108:	000f000a 	.word	0x000f000a
 800c10c:	00060003 	.word	0x00060003
 800c110:	0037003f 	.word	0x0037003f
 800c114:	00450049 	.word	0x00450049
 800c118:	00490045 	.word	0x00490045
 800c11c:	003f0037 	.word	0x003f0037
 800c120:	00030006 	.word	0x00030006
 800c124:	000a000f 	.word	0x000a000f
 800c128:	0015001c 	.word	0x0015001c
 800c12c:	0024002d 	.word	0x0024002d
 800c130:	20000000 	.word	0x20000000

0800c134 <D128_GENERIC>:
 800c134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c138:	b08d      	sub	sp, #52	; 0x34
 800c13a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800c13c:	9201      	str	r2, [sp, #4]
 800c13e:	9109      	str	r1, [sp, #36]	; 0x24
 800c140:	4611      	mov	r1, r2
 800c142:	6912      	ldr	r2, [r2, #16]
 800c144:	9206      	str	r2, [sp, #24]
 800c146:	460a      	mov	r2, r1
 800c148:	6949      	ldr	r1, [r1, #20]
 800c14a:	4614      	mov	r4, r2
 800c14c:	9107      	str	r1, [sp, #28]
 800c14e:	4611      	mov	r1, r2
 800c150:	6992      	ldr	r2, [r2, #24]
 800c152:	f8d1 a01c 	ldr.w	sl, [r1, #28]
 800c156:	920b      	str	r2, [sp, #44]	; 0x2c
 800c158:	68e2      	ldr	r2, [r4, #12]
 800c15a:	6889      	ldr	r1, [r1, #8]
 800c15c:	9202      	str	r2, [sp, #8]
 800c15e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800c160:	9103      	str	r1, [sp, #12]
 800c162:	9208      	str	r2, [sp, #32]
 800c164:	2b00      	cmp	r3, #0
 800c166:	f000 8180 	beq.w	800c46a <D128_GENERIC+0x336>
 800c16a:	6a23      	ldr	r3, [r4, #32]
 800c16c:	4681      	mov	r9, r0
 800c16e:	49c8      	ldr	r1, [pc, #800]	; (800c490 <D128_GENERIC+0x35c>)
 800c170:	930a      	str	r3, [sp, #40]	; 0x28
 800c172:	2300      	movs	r3, #0
 800c174:	f8cd a010 	str.w	sl, [sp, #16]
 800c178:	9305      	str	r3, [sp, #20]
 800c17a:	e15d      	b.n	800c438 <D128_GENERIC+0x304>
 800c17c:	b2d2      	uxtb	r2, r2
 800c17e:	f899 b000 	ldrb.w	fp, [r9]
 800c182:	b213      	sxth	r3, r2
 800c184:	4255      	negs	r5, r2
 800c186:	f819 0002 	ldrb.w	r0, [r9, r2]
 800c18a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800c18e:	009f      	lsls	r7, r3, #2
 800c190:	eb09 0402 	add.w	r4, r9, r2
 800c194:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 800c198:	f819 8002 	ldrb.w	r8, [r9, r2]
 800c19c:	443b      	add	r3, r7
 800c19e:	1962      	adds	r2, r4, r5
 800c1a0:	5d64      	ldrb	r4, [r4, r5]
 800c1a2:	eb02 0e03 	add.w	lr, r2, r3
 800c1a6:	0424      	lsls	r4, r4, #16
 800c1a8:	5cd3      	ldrb	r3, [r2, r3]
 800c1aa:	eb0e 0c05 	add.w	ip, lr, r5
 800c1ae:	f81e 9015 	ldrb.w	r9, [lr, r5, lsl #1]
 800c1b2:	f81e 2005 	ldrb.w	r2, [lr, r5]
 800c1b6:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 800c1ba:	eb0c 0e45 	add.w	lr, ip, r5, lsl #1
 800c1be:	f81c 8015 	ldrb.w	r8, [ip, r5, lsl #1]
 800c1c2:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 800c1c6:	eb0e 0c06 	add.w	ip, lr, r6
 800c1ca:	f81e a006 	ldrb.w	sl, [lr, r6]
 800c1ce:	0412      	lsls	r2, r2, #16
 800c1d0:	445c      	add	r4, fp
 800c1d2:	eb0c 0e05 	add.w	lr, ip, r5
 800c1d6:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 800c1da:	f81c 3005 	ldrb.w	r3, [ip, r5]
 800c1de:	eb0e 0045 	add.w	r0, lr, r5, lsl #1
 800c1e2:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 800c1e6:	041b      	lsls	r3, r3, #16
 800c1e8:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800c1ec:	eb00 0b06 	add.w	fp, r0, r6
 800c1f0:	5d80      	ldrb	r0, [r0, r6]
 800c1f2:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 800c1f6:	f81b 6005 	ldrb.w	r6, [fp, r5]
 800c1fa:	eb0b 0a05 	add.w	sl, fp, r5
 800c1fe:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 800c202:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 800c206:	0436      	lsls	r6, r6, #16
 800c208:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 800c20c:	f81a 5015 	ldrb.w	r5, [sl, r5, lsl #1]
 800c210:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 800c214:	4442      	add	r2, r8
 800c216:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 800c21a:	44b9      	add	r9, r7
 800c21c:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 800c220:	4473      	add	r3, lr
 800c222:	442e      	add	r6, r5
 800c224:	f3c4 2007 	ubfx	r0, r4, #8, #8
 800c228:	b2e7      	uxtb	r7, r4
 800c22a:	f3c4 4507 	ubfx	r5, r4, #16, #8
 800c22e:	0e24      	lsrs	r4, r4, #24
 800c230:	f851 b020 	ldr.w	fp, [r1, r0, lsl #2]
 800c234:	fa5f fe82 	uxtb.w	lr, r2
 800c238:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800c23c:	f3c2 2a07 	ubfx	sl, r2, #8, #8
 800c240:	9804      	ldr	r0, [sp, #16]
 800c242:	f851 c025 	ldr.w	ip, [r1, r5, lsl #2]
 800c246:	4438      	add	r0, r7
 800c248:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 800c24c:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 800c250:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800c254:	4680      	mov	r8, r0
 800c256:	eb0b 2090 	add.w	r0, fp, r0, lsr #10
 800c25a:	f851 402a 	ldr.w	r4, [r1, sl, lsl #2]
 800c25e:	0e12      	lsrs	r2, r2, #24
 800c260:	eb0c 2c90 	add.w	ip, ip, r0, lsr #10
 800c264:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800c268:	fa5f fa83 	uxtb.w	sl, r3
 800c26c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800c270:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800c274:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c278:	f851 b02a 	ldr.w	fp, [r1, sl, lsl #2]
 800c27c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c280:	eb0e 2e95 	add.w	lr, lr, r5, lsr #10
 800c284:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c288:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800c28c:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800c290:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c294:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800c298:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 800c29c:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800c2a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800c2a4:	f3c4 0809 	ubfx	r8, r4, #0, #10
 800c2a8:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800c2ac:	f851 402c 	ldr.w	r4, [r1, ip, lsl #2]
 800c2b0:	f3c3 4c07 	ubfx	ip, r3, #16, #8
 800c2b4:	0e1b      	lsrs	r3, r3, #24
 800c2b6:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 800c2ba:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c2be:	f851 a02c 	ldr.w	sl, [r1, ip, lsl #2]
 800c2c2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c2c6:	eb04 2c9b 	add.w	ip, r4, fp, lsr #10
 800c2ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800c2ce:	ea48 4e0e 	orr.w	lr, r8, lr, lsl #16
 800c2d2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800c2d6:	eb0a 2a9c 	add.w	sl, sl, ip, lsr #10
 800c2da:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800c2de:	fa5f f886 	uxtb.w	r8, r6
 800c2e2:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800c2e6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c2ea:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 800c2ee:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800c2f2:	f3c6 2207 	ubfx	r2, r6, #8, #8
 800c2f6:	ea44 4b0b 	orr.w	fp, r4, fp, lsl #16
 800c2fa:	eb08 2893 	add.w	r8, r8, r3, lsr #10
 800c2fe:	f3c6 4407 	ubfx	r4, r6, #16, #8
 800c302:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800c306:	0e36      	lsrs	r6, r6, #24
 800c308:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800c30c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c310:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800c314:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800c318:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c31c:	ea43 4a0a 	orr.w	sl, r3, sl, lsl #16
 800c320:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800c324:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c328:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800c32c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c330:	ea42 4808 	orr.w	r8, r2, r8, lsl #16
 800c334:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800c338:	0ab2      	lsrs	r2, r6, #10
 800c33a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c33e:	9204      	str	r2, [sp, #16]
 800c340:	9c02      	ldr	r4, [sp, #8]
 800c342:	4a54      	ldr	r2, [pc, #336]	; (800c494 <D128_GENERIC+0x360>)
 800c344:	fb20 4602 	smlad	r6, r0, r2, r4
 800c348:	4a53      	ldr	r2, [pc, #332]	; (800c498 <D128_GENERIC+0x364>)
 800c34a:	fb25 6602 	smlad	r6, r5, r2, r6
 800c34e:	4a53      	ldr	r2, [pc, #332]	; (800c49c <D128_GENERIC+0x368>)
 800c350:	fb2e 6602 	smlad	r6, lr, r2, r6
 800c354:	4a52      	ldr	r2, [pc, #328]	; (800c4a0 <D128_GENERIC+0x36c>)
 800c356:	fb27 6602 	smlad	r6, r7, r2, r6
 800c35a:	4a52      	ldr	r2, [pc, #328]	; (800c4a4 <D128_GENERIC+0x370>)
 800c35c:	fb2b 6602 	smlad	r6, fp, r2, r6
 800c360:	4a51      	ldr	r2, [pc, #324]	; (800c4a8 <D128_GENERIC+0x374>)
 800c362:	fb2a 6602 	smlad	r6, sl, r2, r6
 800c366:	4a51      	ldr	r2, [pc, #324]	; (800c4ac <D128_GENERIC+0x378>)
 800c368:	fb28 6202 	smlad	r2, r8, r2, r6
 800c36c:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 800c370:	fb23 2606 	smlad	r6, r3, r6, r2
 800c374:	4a4e      	ldr	r2, [pc, #312]	; (800c4b0 <D128_GENERIC+0x37c>)
 800c376:	9c03      	ldr	r4, [sp, #12]
 800c378:	fb20 4202 	smlad	r2, r0, r2, r4
 800c37c:	4c4d      	ldr	r4, [pc, #308]	; (800c4b4 <D128_GENERIC+0x380>)
 800c37e:	fb25 2404 	smlad	r4, r5, r4, r2
 800c382:	4a4d      	ldr	r2, [pc, #308]	; (800c4b8 <D128_GENERIC+0x384>)
 800c384:	fb2e 4202 	smlad	r2, lr, r2, r4
 800c388:	4c4c      	ldr	r4, [pc, #304]	; (800c4bc <D128_GENERIC+0x388>)
 800c38a:	fb27 2204 	smlad	r2, r7, r4, r2
 800c38e:	4c4c      	ldr	r4, [pc, #304]	; (800c4c0 <D128_GENERIC+0x38c>)
 800c390:	fb2b 2404 	smlad	r4, fp, r4, r2
 800c394:	4a4b      	ldr	r2, [pc, #300]	; (800c4c4 <D128_GENERIC+0x390>)
 800c396:	fb2a 4402 	smlad	r4, sl, r2, r4
 800c39a:	4a4b      	ldr	r2, [pc, #300]	; (800c4c8 <D128_GENERIC+0x394>)
 800c39c:	fb28 4202 	smlad	r2, r8, r2, r4
 800c3a0:	4c4a      	ldr	r4, [pc, #296]	; (800c4cc <D128_GENERIC+0x398>)
 800c3a2:	fb23 2204 	smlad	r2, r3, r4, r2
 800c3a6:	f04f 0c01 	mov.w	ip, #1
 800c3aa:	9202      	str	r2, [sp, #8]
 800c3ac:	fb20 f00c 	smuad	r0, r0, ip
 800c3b0:	4a47      	ldr	r2, [pc, #284]	; (800c4d0 <D128_GENERIC+0x39c>)
 800c3b2:	fb25 0502 	smlad	r5, r5, r2, r0
 800c3b6:	4a47      	ldr	r2, [pc, #284]	; (800c4d4 <D128_GENERIC+0x3a0>)
 800c3b8:	fb2e 5e02 	smlad	lr, lr, r2, r5
 800c3bc:	4a46      	ldr	r2, [pc, #280]	; (800c4d8 <D128_GENERIC+0x3a4>)
 800c3be:	fb27 e202 	smlad	r2, r7, r2, lr
 800c3c2:	4c46      	ldr	r4, [pc, #280]	; (800c4dc <D128_GENERIC+0x3a8>)
 800c3c4:	fb2b 2204 	smlad	r2, fp, r4, r2
 800c3c8:	4c45      	ldr	r4, [pc, #276]	; (800c4e0 <D128_GENERIC+0x3ac>)
 800c3ca:	fb2a 2204 	smlad	r2, sl, r4, r2
 800c3ce:	4c45      	ldr	r4, [pc, #276]	; (800c4e4 <D128_GENERIC+0x3b0>)
 800c3d0:	fb28 2204 	smlad	r2, r8, r4, r2
 800c3d4:	4c44      	ldr	r4, [pc, #272]	; (800c4e8 <D128_GENERIC+0x3b4>)
 800c3d6:	fb23 2304 	smlad	r3, r3, r4, r2
 800c3da:	9303      	str	r3, [sp, #12]
 800c3dc:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800c3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3e2:	b193      	cbz	r3, 800c40a <D128_GENERIC+0x2d6>
 800c3e4:	9a06      	ldr	r2, [sp, #24]
 800c3e6:	9807      	ldr	r0, [sp, #28]
 800c3e8:	4432      	add	r2, r6
 800c3ea:	9607      	str	r6, [sp, #28]
 800c3ec:	461e      	mov	r6, r3
 800c3ee:	1a12      	subs	r2, r2, r0
 800c3f0:	17d5      	asrs	r5, r2, #31
 800c3f2:	fba2 2303 	umull	r2, r3, r2, r3
 800c3f6:	fb06 3305 	mla	r3, r6, r5, r3
 800c3fa:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800c3fe:	f143 0300 	adc.w	r3, r3, #0
 800c402:	fa03 f30c 	lsl.w	r3, r3, ip
 800c406:	461e      	mov	r6, r3
 800c408:	9306      	str	r3, [sp, #24]
 800c40a:	9c01      	ldr	r4, [sp, #4]
 800c40c:	01f6      	lsls	r6, r6, #7
 800c40e:	9d05      	ldr	r5, [sp, #20]
 800c410:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c414:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 800c416:	2300      	movs	r3, #0
 800c418:	9f08      	ldr	r7, [sp, #32]
 800c41a:	fb05 f000 	mul.w	r0, r5, r0
 800c41e:	3501      	adds	r5, #1
 800c420:	fbc7 2306 	smlal	r2, r3, r7, r6
 800c424:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c426:	109b      	asrs	r3, r3, #2
 800c428:	9505      	str	r5, [sp, #20]
 800c42a:	f303 030f 	ssat	r3, #16, r3
 800c42e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 800c432:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800c434:	42ab      	cmp	r3, r5
 800c436:	dd16      	ble.n	800c466 <D128_GENERIC+0x332>
 800c438:	9b01      	ldr	r3, [sp, #4]
 800c43a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800c43c:	2a01      	cmp	r2, #1
 800c43e:	f47f ae9d 	bne.w	800c17c <D128_GENERIC+0x48>
 800c442:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c444:	f109 0204 	add.w	r2, r9, #4
 800c448:	f109 0510 	add.w	r5, r9, #16
 800c44c:	f8d9 4000 	ldr.w	r4, [r9]
 800c450:	0680      	lsls	r0, r0, #26
 800c452:	ca4c      	ldmia	r2, {r2, r3, r6}
 800c454:	d505      	bpl.n	800c462 <D128_GENERIC+0x32e>
 800c456:	ba64      	rev16	r4, r4
 800c458:	ba52      	rev16	r2, r2
 800c45a:	ba5b      	rev16	r3, r3
 800c45c:	ba76      	rev16	r6, r6
 800c45e:	46a9      	mov	r9, r5
 800c460:	e6e0      	b.n	800c224 <D128_GENERIC+0xf0>
 800c462:	46a9      	mov	r9, r5
 800c464:	e6de      	b.n	800c224 <D128_GENERIC+0xf0>
 800c466:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c46a:	9a01      	ldr	r2, [sp, #4]
 800c46c:	2000      	movs	r0, #0
 800c46e:	9903      	ldr	r1, [sp, #12]
 800c470:	4613      	mov	r3, r2
 800c472:	f8c2 a01c 	str.w	sl, [r2, #28]
 800c476:	6091      	str	r1, [r2, #8]
 800c478:	9902      	ldr	r1, [sp, #8]
 800c47a:	60d1      	str	r1, [r2, #12]
 800c47c:	9907      	ldr	r1, [sp, #28]
 800c47e:	9a06      	ldr	r2, [sp, #24]
 800c480:	6159      	str	r1, [r3, #20]
 800c482:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c484:	611a      	str	r2, [r3, #16]
 800c486:	6199      	str	r1, [r3, #24]
 800c488:	b00d      	add	sp, #52	; 0x34
 800c48a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c48e:	bf00      	nop
 800c490:	20000000 	.word	0x20000000
 800c494:	00780069 	.word	0x00780069
 800c498:	005b004e 	.word	0x005b004e
 800c49c:	00420037 	.word	0x00420037
 800c4a0:	002d0024 	.word	0x002d0024
 800c4a4:	001c0015 	.word	0x001c0015
 800c4a8:	000f000a 	.word	0x000f000a
 800c4ac:	00060003 	.word	0x00060003
 800c4b0:	00880096 	.word	0x00880096
 800c4b4:	00a200ac 	.word	0x00a200ac
 800c4b8:	00b400ba 	.word	0x00b400ba
 800c4bc:	00be00c0 	.word	0x00be00c0
 800c4c0:	00c000be 	.word	0x00c000be
 800c4c4:	00ba00b4 	.word	0x00ba00b4
 800c4c8:	00ac00a2 	.word	0x00ac00a2
 800c4cc:	00960088 	.word	0x00960088
 800c4d0:	00030006 	.word	0x00030006
 800c4d4:	000a000f 	.word	0x000a000f
 800c4d8:	0015001c 	.word	0x0015001c
 800c4dc:	0024002d 	.word	0x0024002d
 800c4e0:	00370042 	.word	0x00370042
 800c4e4:	004e005b 	.word	0x004e005b
 800c4e8:	00690078 	.word	0x00690078

0800c4ec <D16_1CH_HTONS_VOL_HP>:
 800c4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4f0:	4692      	mov	sl, r2
 800c4f2:	b087      	sub	sp, #28
 800c4f4:	4681      	mov	r9, r0
 800c4f6:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800c4f8:	f8da 3018 	ldr.w	r3, [sl, #24]
 800c4fc:	f8da 000c 	ldr.w	r0, [sl, #12]
 800c500:	9303      	str	r3, [sp, #12]
 800c502:	f8da 6010 	ldr.w	r6, [sl, #16]
 800c506:	f8da 5014 	ldr.w	r5, [sl, #20]
 800c50a:	f8da 301c 	ldr.w	r3, [sl, #28]
 800c50e:	f8da 4008 	ldr.w	r4, [sl, #8]
 800c512:	9004      	str	r0, [sp, #16]
 800c514:	f8da b030 	ldr.w	fp, [sl, #48]	; 0x30
 800c518:	f8da e020 	ldr.w	lr, [sl, #32]
 800c51c:	2a00      	cmp	r2, #0
 800c51e:	d05a      	beq.n	800c5d6 <D16_1CH_HTONS_VOL_HP+0xea>
 800c520:	f1a1 0802 	sub.w	r8, r1, #2
 800c524:	eb09 0242 	add.w	r2, r9, r2, lsl #1
 800c528:	f8cd b008 	str.w	fp, [sp, #8]
 800c52c:	46cb      	mov	fp, r9
 800c52e:	f8cd a014 	str.w	sl, [sp, #20]
 800c532:	46c2      	mov	sl, r8
 800c534:	f8df c0ac 	ldr.w	ip, [pc, #172]	; 800c5e4 <D16_1CH_HTONS_VOL_HP+0xf8>
 800c538:	9201      	str	r2, [sp, #4]
 800c53a:	f85b 2b02 	ldr.w	r2, [fp], #2
 800c53e:	ba52      	rev16	r2, r2
 800c540:	b2d0      	uxtb	r0, r2
 800c542:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800c546:	f85c 2020 	ldr.w	r2, [ip, r0, lsl #2]
 800c54a:	f85c 0021 	ldr.w	r0, [ip, r1, lsl #2]
 800c54e:	4413      	add	r3, r2
 800c550:	eb00 2093 	add.w	r0, r0, r3, lsr #10
 800c554:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c558:	f3c0 0109 	ubfx	r1, r0, #0, #10
 800c55c:	0a83      	lsrs	r3, r0, #10
 800c55e:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800c562:	491e      	ldr	r1, [pc, #120]	; (800c5dc <D16_1CH_HTONS_VOL_HP+0xf0>)
 800c564:	fb22 4101 	smlad	r1, r2, r1, r4
 800c568:	481d      	ldr	r0, [pc, #116]	; (800c5e0 <D16_1CH_HTONS_VOL_HP+0xf4>)
 800c56a:	fb22 f400 	smuad	r4, r2, r0
 800c56e:	f5a1 6200 	sub.w	r2, r1, #2048	; 0x800
 800c572:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800c576:	f04f 0900 	mov.w	r9, #0
 800c57a:	1990      	adds	r0, r2, r6
 800c57c:	1b40      	subs	r0, r0, r5
 800c57e:	4615      	mov	r5, r2
 800c580:	17c7      	asrs	r7, r0, #31
 800c582:	fba0 010e 	umull	r0, r1, r0, lr
 800c586:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800c58a:	fb0e 1107 	mla	r1, lr, r7, r1
 800c58e:	f141 0100 	adc.w	r1, r1, #0
 800c592:	0448      	lsls	r0, r1, #17
 800c594:	004e      	lsls	r6, r1, #1
 800c596:	9902      	ldr	r1, [sp, #8]
 800c598:	fbc0 8901 	smlal	r8, r9, r0, r1
 800c59c:	ea4f 01a9 	mov.w	r1, r9, asr #2
 800c5a0:	f301 010f 	ssat	r1, #16, r1
 800c5a4:	f82a 1f02 	strh.w	r1, [sl, #2]!
 800c5a8:	9901      	ldr	r1, [sp, #4]
 800c5aa:	458b      	cmp	fp, r1
 800c5ac:	d1c5      	bne.n	800c53a <D16_1CH_HTONS_VOL_HP+0x4e>
 800c5ae:	f8dd a014 	ldr.w	sl, [sp, #20]
 800c5b2:	9904      	ldr	r1, [sp, #16]
 800c5b4:	2000      	movs	r0, #0
 800c5b6:	f8ca 301c 	str.w	r3, [sl, #28]
 800c5ba:	9b03      	ldr	r3, [sp, #12]
 800c5bc:	f8ca 4008 	str.w	r4, [sl, #8]
 800c5c0:	f8ca 100c 	str.w	r1, [sl, #12]
 800c5c4:	f8ca 6010 	str.w	r6, [sl, #16]
 800c5c8:	f8ca 2014 	str.w	r2, [sl, #20]
 800c5cc:	f8ca 3018 	str.w	r3, [sl, #24]
 800c5d0:	b007      	add	sp, #28
 800c5d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5d6:	462a      	mov	r2, r5
 800c5d8:	4601      	mov	r1, r0
 800c5da:	e7eb      	b.n	800c5b4 <D16_1CH_HTONS_VOL_HP+0xc8>
 800c5dc:	00030001 	.word	0x00030001
 800c5e0:	00010003 	.word	0x00010003
 800c5e4:	20000000 	.word	0x20000000

0800c5e8 <D24_1CH_HTONS_VOL_HP>:
 800c5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5ec:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800c5ee:	b087      	sub	sp, #28
 800c5f0:	4616      	mov	r6, r2
 800c5f2:	6914      	ldr	r4, [r2, #16]
 800c5f4:	9302      	str	r3, [sp, #8]
 800c5f6:	9205      	str	r2, [sp, #20]
 800c5f8:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800c5fc:	6b37      	ldr	r7, [r6, #48]	; 0x30
 800c5fe:	6992      	ldr	r2, [r2, #24]
 800c600:	9d02      	ldr	r5, [sp, #8]
 800c602:	9204      	str	r2, [sp, #16]
 800c604:	68b3      	ldr	r3, [r6, #8]
 800c606:	69f2      	ldr	r2, [r6, #28]
 800c608:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800c60c:	9703      	str	r7, [sp, #12]
 800c60e:	f8d6 a020 	ldr.w	sl, [r6, #32]
 800c612:	2d00      	cmp	r5, #0
 800c614:	d076      	beq.n	800c704 <D24_1CH_HTONS_VOL_HP+0x11c>
 800c616:	f04f 0e00 	mov.w	lr, #0
 800c61a:	f1a1 0b02 	sub.w	fp, r1, #2
 800c61e:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 800c714 <D24_1CH_HTONS_VOL_HP+0x12c>
 800c622:	f8cd 8004 	str.w	r8, [sp, #4]
 800c626:	e052      	b.n	800c6ce <D24_1CH_HTONS_VOL_HP+0xe6>
 800c628:	7801      	ldrb	r1, [r0, #0]
 800c62a:	3002      	adds	r0, #2
 800c62c:	7847      	ldrb	r7, [r0, #1]
 800c62e:	0209      	lsls	r1, r1, #8
 800c630:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 800c634:	eb01 4707 	add.w	r7, r1, r7, lsl #16
 800c638:	442f      	add	r7, r5
 800c63a:	b2fd      	uxtb	r5, r7
 800c63c:	f3c7 2107 	ubfx	r1, r7, #8, #8
 800c640:	0c3f      	lsrs	r7, r7, #16
 800c642:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800c646:	f85c 6021 	ldr.w	r6, [ip, r1, lsl #2]
 800c64a:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 800c64e:	f85c 2027 	ldr.w	r2, [ip, r7, lsl #2]
 800c652:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800c656:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c65a:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800c65e:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800c662:	9e01      	ldr	r6, [sp, #4]
 800c664:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800c668:	4928      	ldr	r1, [pc, #160]	; (800c70c <D24_1CH_HTONS_VOL_HP+0x124>)
 800c66a:	fb25 6701 	smlad	r7, r5, r1, r6
 800c66e:	4928      	ldr	r1, [pc, #160]	; (800c710 <D24_1CH_HTONS_VOL_HP+0x128>)
 800c670:	fb25 3801 	smlad	r8, r5, r1, r3
 800c674:	f3c2 0309 	ubfx	r3, r2, #0, #10
 800c678:	eb03 0643 	add.w	r6, r3, r3, lsl #1
 800c67c:	eb08 0346 	add.w	r3, r8, r6, lsl #1
 800c680:	9301      	str	r3, [sp, #4]
 800c682:	2301      	movs	r3, #1
 800c684:	fb25 f503 	smuad	r5, r5, r3
 800c688:	f5a7 51d8 	sub.w	r1, r7, #6912	; 0x1b00
 800c68c:	449e      	add	lr, r3
 800c68e:	1973      	adds	r3, r6, r5
 800c690:	f04f 0800 	mov.w	r8, #0
 800c694:	440c      	add	r4, r1
 800c696:	eba4 0409 	sub.w	r4, r4, r9
 800c69a:	4689      	mov	r9, r1
 800c69c:	17e7      	asrs	r7, r4, #31
 800c69e:	fba4 450a 	umull	r4, r5, r4, sl
 800c6a2:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800c6a6:	fb0a 5507 	mla	r5, sl, r7, r5
 800c6aa:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800c6ae:	f145 0500 	adc.w	r5, r5, #0
 800c6b2:	03ee      	lsls	r6, r5, #15
 800c6b4:	006c      	lsls	r4, r5, #1
 800c6b6:	9d03      	ldr	r5, [sp, #12]
 800c6b8:	fbc5 7806 	smlal	r7, r8, r5, r6
 800c6bc:	4647      	mov	r7, r8
 800c6be:	10bd      	asrs	r5, r7, #2
 800c6c0:	f305 050f 	ssat	r5, #16, r5
 800c6c4:	f82b 5f02 	strh.w	r5, [fp, #2]!
 800c6c8:	9d02      	ldr	r5, [sp, #8]
 800c6ca:	45ae      	cmp	lr, r5
 800c6cc:	d00b      	beq.n	800c6e6 <D24_1CH_HTONS_VOL_HP+0xfe>
 800c6ce:	f01e 0f01 	tst.w	lr, #1
 800c6d2:	d0a9      	beq.n	800c628 <D24_1CH_HTONS_VOL_HP+0x40>
 800c6d4:	78c1      	ldrb	r1, [r0, #3]
 800c6d6:	7887      	ldrb	r7, [r0, #2]
 800c6d8:	0209      	lsls	r1, r1, #8
 800c6da:	f810 5b04 	ldrb.w	r5, [r0], #4
 800c6de:	eb01 4707 	add.w	r7, r1, r7, lsl #16
 800c6e2:	442f      	add	r7, r5
 800c6e4:	e7a9      	b.n	800c63a <D24_1CH_HTONS_VOL_HP+0x52>
 800c6e6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c6ea:	9d05      	ldr	r5, [sp, #20]
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	6169      	str	r1, [r5, #20]
 800c6f0:	9904      	ldr	r1, [sp, #16]
 800c6f2:	60ab      	str	r3, [r5, #8]
 800c6f4:	f8c5 800c 	str.w	r8, [r5, #12]
 800c6f8:	61ea      	str	r2, [r5, #28]
 800c6fa:	612c      	str	r4, [r5, #16]
 800c6fc:	61a9      	str	r1, [r5, #24]
 800c6fe:	b007      	add	sp, #28
 800c700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c704:	4649      	mov	r1, r9
 800c706:	4635      	mov	r5, r6
 800c708:	e7f0      	b.n	800c6ec <D24_1CH_HTONS_VOL_HP+0x104>
 800c70a:	bf00      	nop
 800c70c:	00030001 	.word	0x00030001
 800c710:	00060007 	.word	0x00060007
 800c714:	20000000 	.word	0x20000000

0800c718 <D32_1CH_HTONS_VOL_HP>:
 800c718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c71c:	4693      	mov	fp, r2
 800c71e:	b087      	sub	sp, #28
 800c720:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800c722:	f8db 3018 	ldr.w	r3, [fp, #24]
 800c726:	f8db 5030 	ldr.w	r5, [fp, #48]	; 0x30
 800c72a:	9304      	str	r3, [sp, #16]
 800c72c:	f8db 4010 	ldr.w	r4, [fp, #16]
 800c730:	f8db c014 	ldr.w	ip, [fp, #20]
 800c734:	f8db 601c 	ldr.w	r6, [fp, #28]
 800c738:	f8db 3008 	ldr.w	r3, [fp, #8]
 800c73c:	f8db e00c 	ldr.w	lr, [fp, #12]
 800c740:	9502      	str	r5, [sp, #8]
 800c742:	f8db a020 	ldr.w	sl, [fp, #32]
 800c746:	2a00      	cmp	r2, #0
 800c748:	d07d      	beq.n	800c846 <D32_1CH_HTONS_VOL_HP+0x12e>
 800c74a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800c74e:	9101      	str	r1, [sp, #4]
 800c750:	f8cd b014 	str.w	fp, [sp, #20]
 800c754:	4621      	mov	r1, r4
 800c756:	4f3d      	ldr	r7, [pc, #244]	; (800c84c <D32_1CH_HTONS_VOL_HP+0x134>)
 800c758:	4693      	mov	fp, r2
 800c75a:	f8cd a00c 	str.w	sl, [sp, #12]
 800c75e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c762:	fa92 f992 	rev16.w	r9, r2
 800c766:	fa5f f889 	uxtb.w	r8, r9
 800c76a:	f3c9 2207 	ubfx	r2, r9, #8, #8
 800c76e:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800c772:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800c776:	f857 8028 	ldr.w	r8, [r7, r8, lsl #2]
 800c77a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800c77e:	eb08 2896 	add.w	r8, r8, r6, lsr #10
 800c782:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800c786:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 800c78a:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800c78e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c792:	4c2f      	ldr	r4, [pc, #188]	; (800c850 <D32_1CH_HTONS_VOL_HP+0x138>)
 800c794:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 800c798:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c79c:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800c7a0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c7a4:	ea42 4208 	orr.w	r2, r2, r8, lsl #16
 800c7a8:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800c7ac:	ea48 4505 	orr.w	r5, r8, r5, lsl #16
 800c7b0:	fb22 ee04 	smlad	lr, r2, r4, lr
 800c7b4:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800c7b8:	fb25 e904 	smlad	r9, r5, r4, lr
 800c7bc:	4c25      	ldr	r4, [pc, #148]	; (800c854 <D32_1CH_HTONS_VOL_HP+0x13c>)
 800c7be:	fb22 3e04 	smlad	lr, r2, r4, r3
 800c7c2:	4b25      	ldr	r3, [pc, #148]	; (800c858 <D32_1CH_HTONS_VOL_HP+0x140>)
 800c7c4:	fb25 ee03 	smlad	lr, r5, r3, lr
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	fb22 f203 	smuad	r2, r2, r3
 800c7ce:	4b23      	ldr	r3, [pc, #140]	; (800c85c <D32_1CH_HTONS_VOL_HP+0x144>)
 800c7d0:	fb25 2303 	smlad	r3, r5, r3, r2
 800c7d4:	f5a9 4280 	sub.w	r2, r9, #16384	; 0x4000
 800c7d8:	f04f 0a00 	mov.w	sl, #0
 800c7dc:	4411      	add	r1, r2
 800c7de:	eba1 040c 	sub.w	r4, r1, ip
 800c7e2:	9903      	ldr	r1, [sp, #12]
 800c7e4:	4694      	mov	ip, r2
 800c7e6:	ea4f 79e4 	mov.w	r9, r4, asr #31
 800c7ea:	fba4 4501 	umull	r4, r5, r4, r1
 800c7ee:	fb01 5509 	mla	r5, r1, r9, r5
 800c7f2:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800c7f6:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800c7fa:	9c02      	ldr	r4, [sp, #8]
 800c7fc:	f145 0500 	adc.w	r5, r5, #0
 800c800:	ea4f 3885 	mov.w	r8, r5, lsl #14
 800c804:	0069      	lsls	r1, r5, #1
 800c806:	fbc8 9a04 	smlal	r9, sl, r8, r4
 800c80a:	9c01      	ldr	r4, [sp, #4]
 800c80c:	ea4f 05aa 	mov.w	r5, sl, asr #2
 800c810:	f305 050f 	ssat	r5, #16, r5
 800c814:	f824 5b02 	strh.w	r5, [r4], #2
 800c818:	455c      	cmp	r4, fp
 800c81a:	9401      	str	r4, [sp, #4]
 800c81c:	d19f      	bne.n	800c75e <D32_1CH_HTONS_VOL_HP+0x46>
 800c81e:	460c      	mov	r4, r1
 800c820:	f8dd b014 	ldr.w	fp, [sp, #20]
 800c824:	f8cb 3008 	str.w	r3, [fp, #8]
 800c828:	2000      	movs	r0, #0
 800c82a:	9b04      	ldr	r3, [sp, #16]
 800c82c:	f8cb e00c 	str.w	lr, [fp, #12]
 800c830:	f8cb 601c 	str.w	r6, [fp, #28]
 800c834:	f8cb 4010 	str.w	r4, [fp, #16]
 800c838:	f8cb 2014 	str.w	r2, [fp, #20]
 800c83c:	f8cb 3018 	str.w	r3, [fp, #24]
 800c840:	b007      	add	sp, #28
 800c842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c846:	4662      	mov	r2, ip
 800c848:	e7ec      	b.n	800c824 <D32_1CH_HTONS_VOL_HP+0x10c>
 800c84a:	bf00      	nop
 800c84c:	20000000 	.word	0x20000000
 800c850:	00060003 	.word	0x00060003
 800c854:	000a000c 	.word	0x000a000c
 800c858:	000c000a 	.word	0x000c000a
 800c85c:	00030006 	.word	0x00030006

0800c860 <D48_1CH_HTONS_VOL_HP>:
 800c860:	4613      	mov	r3, r2
 800c862:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c866:	461c      	mov	r4, r3
 800c868:	b087      	sub	sp, #28
 800c86a:	4680      	mov	r8, r0
 800c86c:	691e      	ldr	r6, [r3, #16]
 800c86e:	4610      	mov	r0, r2
 800c870:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800c874:	699b      	ldr	r3, [r3, #24]
 800c876:	9205      	str	r2, [sp, #20]
 800c878:	9304      	str	r3, [sp, #16]
 800c87a:	69c5      	ldr	r5, [r0, #28]
 800c87c:	6883      	ldr	r3, [r0, #8]
 800c87e:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 800c882:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800c884:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800c886:	f8d4 b020 	ldr.w	fp, [r4, #32]
 800c88a:	9002      	str	r0, [sp, #8]
 800c88c:	2a00      	cmp	r2, #0
 800c88e:	f000 8097 	beq.w	800c9c0 <D48_1CH_HTONS_VOL_HP+0x160>
 800c892:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800c896:	468c      	mov	ip, r1
 800c898:	4c4a      	ldr	r4, [pc, #296]	; (800c9c4 <D48_1CH_HTONS_VOL_HP+0x164>)
 800c89a:	4619      	mov	r1, r3
 800c89c:	4640      	mov	r0, r8
 800c89e:	9203      	str	r2, [sp, #12]
 800c8a0:	f8cd 9004 	str.w	r9, [sp, #4]
 800c8a4:	6803      	ldr	r3, [r0, #0]
 800c8a6:	3006      	adds	r0, #6
 800c8a8:	f850 2c02 	ldr.w	r2, [r0, #-2]
 800c8ac:	ba5b      	rev16	r3, r3
 800c8ae:	fa92 fa92 	rev16.w	sl, r2
 800c8b2:	fa5f f883 	uxtb.w	r8, r3
 800c8b6:	f3c3 2707 	ubfx	r7, r3, #8, #8
 800c8ba:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800c8be:	0e1b      	lsrs	r3, r3, #24
 800c8c0:	f854 9028 	ldr.w	r9, [r4, r8, lsl #2]
 800c8c4:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 800c8c8:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800c8cc:	f854 5022 	ldr.w	r5, [r4, r2, lsl #2]
 800c8d0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800c8d4:	fa5f f28a 	uxtb.w	r2, sl
 800c8d8:	eb07 2799 	add.w	r7, r7, r9, lsr #10
 800c8dc:	f3ca 2a07 	ubfx	sl, sl, #8, #8
 800c8e0:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c8e4:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800c8e8:	eb05 2897 	add.w	r8, r5, r7, lsr #10
 800c8ec:	f854 502a 	ldr.w	r5, [r4, sl, lsl #2]
 800c8f0:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c8f4:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 800c8f8:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c8fc:	ea47 4709 	orr.w	r7, r7, r9, lsl #16
 800c900:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 800c904:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c908:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 800c90c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c910:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 800c914:	f3c5 0309 	ubfx	r3, r5, #0, #10
 800c918:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800c91c:	4b2a      	ldr	r3, [pc, #168]	; (800c9c8 <D48_1CH_HTONS_VOL_HP+0x168>)
 800c91e:	fb27 ea03 	smlad	sl, r7, r3, lr
 800c922:	4b2a      	ldr	r3, [pc, #168]	; (800c9cc <D48_1CH_HTONS_VOL_HP+0x16c>)
 800c924:	fb28 aa03 	smlad	sl, r8, r3, sl
 800c928:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c92c:	fb22 aa03 	smlad	sl, r2, r3, sl
 800c930:	4b27      	ldr	r3, [pc, #156]	; (800c9d0 <D48_1CH_HTONS_VOL_HP+0x170>)
 800c932:	fb27 1e03 	smlad	lr, r7, r3, r1
 800c936:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800c93a:	fb28 ee03 	smlad	lr, r8, r3, lr
 800c93e:	4b25      	ldr	r3, [pc, #148]	; (800c9d4 <D48_1CH_HTONS_VOL_HP+0x174>)
 800c940:	fb22 ee03 	smlad	lr, r2, r3, lr
 800c944:	f04f 0901 	mov.w	r9, #1
 800c948:	fb27 f709 	smuad	r7, r7, r9
 800c94c:	4b22      	ldr	r3, [pc, #136]	; (800c9d8 <D48_1CH_HTONS_VOL_HP+0x178>)
 800c94e:	fb28 7803 	smlad	r8, r8, r3, r7
 800c952:	4b22      	ldr	r3, [pc, #136]	; (800c9dc <D48_1CH_HTONS_VOL_HP+0x17c>)
 800c954:	fb22 8103 	smlad	r1, r2, r3, r8
 800c958:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 800c95c:	9b01      	ldr	r3, [sp, #4]
 800c95e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800c962:	eb0a 0206 	add.w	r2, sl, r6
 800c966:	f8cd a004 	str.w	sl, [sp, #4]
 800c96a:	1ad2      	subs	r2, r2, r3
 800c96c:	17d7      	asrs	r7, r2, #31
 800c96e:	fba2 230b 	umull	r2, r3, r2, fp
 800c972:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800c976:	fb0b 3307 	mla	r3, fp, r7, r3
 800c97a:	f143 0300 	adc.w	r3, r3, #0
 800c97e:	031a      	lsls	r2, r3, #12
 800c980:	fa03 f609 	lsl.w	r6, r3, r9
 800c984:	9b02      	ldr	r3, [sp, #8]
 800c986:	f04f 0900 	mov.w	r9, #0
 800c98a:	fbc2 8903 	smlal	r8, r9, r2, r3
 800c98e:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800c992:	f303 030f 	ssat	r3, #16, r3
 800c996:	f82c 3b02 	strh.w	r3, [ip], #2
 800c99a:	9b03      	ldr	r3, [sp, #12]
 800c99c:	459c      	cmp	ip, r3
 800c99e:	d181      	bne.n	800c8a4 <D48_1CH_HTONS_VOL_HP+0x44>
 800c9a0:	460b      	mov	r3, r1
 800c9a2:	9905      	ldr	r1, [sp, #20]
 800c9a4:	2000      	movs	r0, #0
 800c9a6:	460a      	mov	r2, r1
 800c9a8:	608b      	str	r3, [r1, #8]
 800c9aa:	f8c1 e00c 	str.w	lr, [r1, #12]
 800c9ae:	61cd      	str	r5, [r1, #28]
 800c9b0:	610e      	str	r6, [r1, #16]
 800c9b2:	f8c1 a014 	str.w	sl, [r1, #20]
 800c9b6:	9904      	ldr	r1, [sp, #16]
 800c9b8:	6191      	str	r1, [r2, #24]
 800c9ba:	b007      	add	sp, #28
 800c9bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9c0:	46ca      	mov	sl, r9
 800c9c2:	e7ee      	b.n	800c9a2 <D48_1CH_HTONS_VOL_HP+0x142>
 800c9c4:	20000000 	.word	0x20000000
 800c9c8:	000f000a 	.word	0x000f000a
 800c9cc:	00060003 	.word	0x00060003
 800c9d0:	00150019 	.word	0x00150019
 800c9d4:	00190015 	.word	0x00190015
 800c9d8:	00030006 	.word	0x00030006
 800c9dc:	000a000f 	.word	0x000a000f

0800c9e0 <D64_1CH_HTONS_VOL_HP>:
 800c9e0:	4613      	mov	r3, r2
 800c9e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9e6:	f8d3 c014 	ldr.w	ip, [r3, #20]
 800c9ea:	461d      	mov	r5, r3
 800c9ec:	b087      	sub	sp, #28
 800c9ee:	699b      	ldr	r3, [r3, #24]
 800c9f0:	462e      	mov	r6, r5
 800c9f2:	69ef      	ldr	r7, [r5, #28]
 800c9f4:	9304      	str	r3, [sp, #16]
 800c9f6:	4614      	mov	r4, r2
 800c9f8:	68ab      	ldr	r3, [r5, #8]
 800c9fa:	f8d5 e00c 	ldr.w	lr, [r5, #12]
 800c9fe:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800ca00:	9205      	str	r2, [sp, #20]
 800ca02:	9501      	str	r5, [sp, #4]
 800ca04:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800ca06:	6a35      	ldr	r5, [r6, #32]
 800ca08:	6924      	ldr	r4, [r4, #16]
 800ca0a:	9502      	str	r5, [sp, #8]
 800ca0c:	2a00      	cmp	r2, #0
 800ca0e:	f000 80ae 	beq.w	800cb6e <D64_1CH_HTONS_VOL_HP+0x18e>
 800ca12:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800ca16:	4e57      	ldr	r6, [pc, #348]	; (800cb74 <D64_1CH_HTONS_VOL_HP+0x194>)
 800ca18:	461d      	mov	r5, r3
 800ca1a:	9203      	str	r2, [sp, #12]
 800ca1c:	f850 2b08 	ldr.w	r2, [r0], #8
 800ca20:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800ca24:	fa92 f892 	rev16.w	r8, r2
 800ca28:	fa93 fb93 	rev16.w	fp, r3
 800ca2c:	fa5f f288 	uxtb.w	r2, r8
 800ca30:	f3c8 2907 	ubfx	r9, r8, #8, #8
 800ca34:	f3c8 4307 	ubfx	r3, r8, #16, #8
 800ca38:	ea4f 6818 	mov.w	r8, r8, lsr #24
 800ca3c:	f856 a022 	ldr.w	sl, [r6, r2, lsl #2]
 800ca40:	fa5f f28b 	uxtb.w	r2, fp
 800ca44:	f856 9029 	ldr.w	r9, [r6, r9, lsl #2]
 800ca48:	4457      	add	r7, sl
 800ca4a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800ca4e:	f856 8028 	ldr.w	r8, [r6, r8, lsl #2]
 800ca52:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800ca56:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800ca5a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ca5e:	eb03 2a99 	add.w	sl, r3, r9, lsr #10
 800ca62:	f3cb 2307 	ubfx	r3, fp, #8, #8
 800ca66:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800ca6a:	eb08 289a 	add.w	r8, r8, sl, lsr #10
 800ca6e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800ca72:	ea49 4907 	orr.w	r9, r9, r7, lsl #16
 800ca76:	f3cb 4707 	ubfx	r7, fp, #16, #8
 800ca7a:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800ca7e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ca82:	f856 7027 	ldr.w	r7, [r6, r7, lsl #2]
 800ca86:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800ca8a:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800ca8e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800ca92:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 800ca96:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ca9a:	eb07 2793 	add.w	r7, r7, r3, lsr #10
 800ca9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800caa2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
 800caa6:	eb0b 2b97 	add.w	fp, fp, r7, lsr #10
 800caaa:	f3c7 0a09 	ubfx	sl, r7, #0, #10
 800caae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cab2:	f3cb 0209 	ubfx	r2, fp, #0, #10
 800cab6:	ea4f 279b 	mov.w	r7, fp, lsr #10
 800caba:	ea42 4b0a 	orr.w	fp, r2, sl, lsl #16
 800cabe:	4a2e      	ldr	r2, [pc, #184]	; (800cb78 <D64_1CH_HTONS_VOL_HP+0x198>)
 800cac0:	fb29 ee02 	smlad	lr, r9, r2, lr
 800cac4:	4a2d      	ldr	r2, [pc, #180]	; (800cb7c <D64_1CH_HTONS_VOL_HP+0x19c>)
 800cac6:	fb28 ee02 	smlad	lr, r8, r2, lr
 800caca:	4a2d      	ldr	r2, [pc, #180]	; (800cb80 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800cacc:	fb23 ee02 	smlad	lr, r3, r2, lr
 800cad0:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800cad4:	fb2b ea0a 	smlad	sl, fp, sl, lr
 800cad8:	4a2a      	ldr	r2, [pc, #168]	; (800cb84 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800cada:	fb29 5e02 	smlad	lr, r9, r2, r5
 800cade:	fb2b ee12 	smladx	lr, fp, r2, lr
 800cae2:	4a29      	ldr	r2, [pc, #164]	; (800cb88 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800cae4:	fb28 ee02 	smlad	lr, r8, r2, lr
 800cae8:	fb23 ee12 	smladx	lr, r3, r2, lr
 800caec:	2501      	movs	r5, #1
 800caee:	fb29 f905 	smuad	r9, r9, r5
 800caf2:	4a26      	ldr	r2, [pc, #152]	; (800cb8c <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800caf4:	fb28 9802 	smlad	r8, r8, r2, r9
 800caf8:	4a25      	ldr	r2, [pc, #148]	; (800cb90 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800cafa:	fb23 8302 	smlad	r3, r3, r2, r8
 800cafe:	4a25      	ldr	r2, [pc, #148]	; (800cb94 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800cb00:	fb2b 3502 	smlad	r5, fp, r2, r3
 800cb04:	f5aa 3a00 	sub.w	sl, sl, #131072	; 0x20000
 800cb08:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800cb0c:	eb0a 0204 	add.w	r2, sl, r4
 800cb10:	9c02      	ldr	r4, [sp, #8]
 800cb12:	eba2 020c 	sub.w	r2, r2, ip
 800cb16:	46d4      	mov	ip, sl
 800cb18:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800cb1c:	fba2 2304 	umull	r2, r3, r2, r4
 800cb20:	fb04 3309 	mla	r3, r4, r9, r3
 800cb24:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800cb28:	f04f 0900 	mov.w	r9, #0
 800cb2c:	f143 0300 	adc.w	r3, r3, #0
 800cb30:	02da      	lsls	r2, r3, #11
 800cb32:	005c      	lsls	r4, r3, #1
 800cb34:	9b01      	ldr	r3, [sp, #4]
 800cb36:	fbc3 8902 	smlal	r8, r9, r3, r2
 800cb3a:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800cb3e:	f303 030f 	ssat	r3, #16, r3
 800cb42:	f821 3b02 	strh.w	r3, [r1], #2
 800cb46:	9b03      	ldr	r3, [sp, #12]
 800cb48:	4299      	cmp	r1, r3
 800cb4a:	f47f af67 	bne.w	800ca1c <D64_1CH_HTONS_VOL_HP+0x3c>
 800cb4e:	462b      	mov	r3, r5
 800cb50:	9905      	ldr	r1, [sp, #20]
 800cb52:	2000      	movs	r0, #0
 800cb54:	460a      	mov	r2, r1
 800cb56:	608b      	str	r3, [r1, #8]
 800cb58:	f8c1 e00c 	str.w	lr, [r1, #12]
 800cb5c:	61cf      	str	r7, [r1, #28]
 800cb5e:	610c      	str	r4, [r1, #16]
 800cb60:	f8c1 a014 	str.w	sl, [r1, #20]
 800cb64:	9904      	ldr	r1, [sp, #16]
 800cb66:	6191      	str	r1, [r2, #24]
 800cb68:	b007      	add	sp, #28
 800cb6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb6e:	46e2      	mov	sl, ip
 800cb70:	e7ee      	b.n	800cb50 <D64_1CH_HTONS_VOL_HP+0x170>
 800cb72:	bf00      	nop
 800cb74:	20000000 	.word	0x20000000
 800cb78:	001c0015 	.word	0x001c0015
 800cb7c:	000f000a 	.word	0x000f000a
 800cb80:	00060003 	.word	0x00060003
 800cb84:	0024002a 	.word	0x0024002a
 800cb88:	002e0030 	.word	0x002e0030
 800cb8c:	00030006 	.word	0x00030006
 800cb90:	000a000f 	.word	0x000a000f
 800cb94:	0015001c 	.word	0x0015001c

0800cb98 <D80_1CH_HTONS_VOL_HP>:
 800cb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb9c:	4614      	mov	r4, r2
 800cb9e:	b089      	sub	sp, #36	; 0x24
 800cba0:	4613      	mov	r3, r2
 800cba2:	6924      	ldr	r4, [r4, #16]
 800cba4:	461d      	mov	r5, r3
 800cba6:	9207      	str	r2, [sp, #28]
 800cba8:	9401      	str	r4, [sp, #4]
 800cbaa:	461c      	mov	r4, r3
 800cbac:	695b      	ldr	r3, [r3, #20]
 800cbae:	68a7      	ldr	r7, [r4, #8]
 800cbb0:	9302      	str	r3, [sp, #8]
 800cbb2:	69a3      	ldr	r3, [r4, #24]
 800cbb4:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800cbb8:	9306      	str	r3, [sp, #24]
 800cbba:	69e3      	ldr	r3, [r4, #28]
 800cbbc:	6b24      	ldr	r4, [r4, #48]	; 0x30
 800cbbe:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800cbc0:	9403      	str	r4, [sp, #12]
 800cbc2:	6a2c      	ldr	r4, [r5, #32]
 800cbc4:	9404      	str	r4, [sp, #16]
 800cbc6:	2a00      	cmp	r2, #0
 800cbc8:	f000 80ca 	beq.w	800cd60 <D80_1CH_HTONS_VOL_HP+0x1c8>
 800cbcc:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800cbd0:	4e64      	ldr	r6, [pc, #400]	; (800cd64 <D80_1CH_HTONS_VOL_HP+0x1cc>)
 800cbd2:	468c      	mov	ip, r1
 800cbd4:	4682      	mov	sl, r0
 800cbd6:	9205      	str	r2, [sp, #20]
 800cbd8:	f8da 2008 	ldr.w	r2, [sl, #8]
 800cbdc:	e89a 0011 	ldmia.w	sl, {r0, r4}
 800cbe0:	f10a 0a0a 	add.w	sl, sl, #10
 800cbe4:	ba40      	rev16	r0, r0
 800cbe6:	ba64      	rev16	r4, r4
 800cbe8:	fa92 f992 	rev16.w	r9, r2
 800cbec:	b2c5      	uxtb	r5, r0
 800cbee:	f3c0 2107 	ubfx	r1, r0, #8, #8
 800cbf2:	f3c0 4207 	ubfx	r2, r0, #16, #8
 800cbf6:	0e00      	lsrs	r0, r0, #24
 800cbf8:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 800cbfc:	b2e5      	uxtb	r5, r4
 800cbfe:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800cc02:	f3c4 4b07 	ubfx	fp, r4, #16, #8
 800cc06:	4443      	add	r3, r8
 800cc08:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800cc0c:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 800cc10:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800cc14:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800cc18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc1c:	eb02 2891 	add.w	r8, r2, r1, lsr #10
 800cc20:	f3c4 2207 	ubfx	r2, r4, #8, #8
 800cc24:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800cc28:	eb00 2098 	add.w	r0, r0, r8, lsr #10
 800cc2c:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800cc30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800cc34:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800cc38:	eb05 2590 	add.w	r5, r5, r0, lsr #10
 800cc3c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800cc40:	0e23      	lsrs	r3, r4, #24
 800cc42:	f856 402b 	ldr.w	r4, [r6, fp, lsl #2]
 800cc46:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800cc4a:	f3c9 2b07 	ubfx	fp, r9, #8, #8
 800cc4e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800cc52:	fa5f f989 	uxtb.w	r9, r9
 800cc56:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800cc5a:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 800cc5e:	f856 9029 	ldr.w	r9, [r6, r9, lsl #2]
 800cc62:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800cc66:	eb03 2394 	add.w	r3, r3, r4, lsr #10
 800cc6a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800cc6e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800cc72:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800cc76:	eb09 2993 	add.w	r9, r9, r3, lsr #10
 800cc7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc7e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800cc82:	eb0b 2b99 	add.w	fp, fp, r9, lsr #10
 800cc86:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800cc8a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800cc8e:	f3cb 0209 	ubfx	r2, fp, #0, #10
 800cc92:	ea4f 239b 	mov.w	r3, fp, lsr #10
 800cc96:	ea42 4909 	orr.w	r9, r2, r9, lsl #16
 800cc9a:	4a33      	ldr	r2, [pc, #204]	; (800cd68 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 800cc9c:	fb21 ee02 	smlad	lr, r1, r2, lr
 800cca0:	4a32      	ldr	r2, [pc, #200]	; (800cd6c <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800cca2:	fb20 ee02 	smlad	lr, r0, r2, lr
 800cca6:	4a32      	ldr	r2, [pc, #200]	; (800cd70 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800cca8:	fb25 ee02 	smlad	lr, r5, r2, lr
 800ccac:	4a31      	ldr	r2, [pc, #196]	; (800cd74 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800ccae:	fb24 ee02 	smlad	lr, r4, r2, lr
 800ccb2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ccb6:	fb29 eb02 	smlad	fp, r9, r2, lr
 800ccba:	4a2f      	ldr	r2, [pc, #188]	; (800cd78 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800ccbc:	fb21 7702 	smlad	r7, r1, r2, r7
 800ccc0:	4a2e      	ldr	r2, [pc, #184]	; (800cd7c <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800ccc2:	fb20 7702 	smlad	r7, r0, r2, r7
 800ccc6:	f04f 1e4b 	mov.w	lr, #4915275	; 0x4b004b
 800ccca:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800ccce:	4a2c      	ldr	r2, [pc, #176]	; (800cd80 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800ccd0:	fb24 ee02 	smlad	lr, r4, r2, lr
 800ccd4:	4a2b      	ldr	r2, [pc, #172]	; (800cd84 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800ccd6:	fb29 ee02 	smlad	lr, r9, r2, lr
 800ccda:	f04f 0801 	mov.w	r8, #1
 800ccde:	fb21 f808 	smuad	r8, r1, r8
 800cce2:	4a29      	ldr	r2, [pc, #164]	; (800cd88 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800cce4:	fb20 8002 	smlad	r0, r0, r2, r8
 800cce8:	4a28      	ldr	r2, [pc, #160]	; (800cd8c <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800ccea:	fb25 0002 	smlad	r0, r5, r2, r0
 800ccee:	4a28      	ldr	r2, [pc, #160]	; (800cd90 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800ccf0:	fb24 0402 	smlad	r4, r4, r2, r0
 800ccf4:	4f27      	ldr	r7, [pc, #156]	; (800cd94 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800ccf6:	fb29 4707 	smlad	r7, r9, r7, r4
 800ccfa:	f5ab 327a 	sub.w	r2, fp, #256000	; 0x3e800
 800ccfe:	9901      	ldr	r1, [sp, #4]
 800cd00:	9c04      	ldr	r4, [sp, #16]
 800cd02:	2500      	movs	r5, #0
 800cd04:	4411      	add	r1, r2
 800cd06:	4608      	mov	r0, r1
 800cd08:	9902      	ldr	r1, [sp, #8]
 800cd0a:	9202      	str	r2, [sp, #8]
 800cd0c:	1a40      	subs	r0, r0, r1
 800cd0e:	ea4f 79e0 	mov.w	r9, r0, asr #31
 800cd12:	fba0 0104 	umull	r0, r1, r0, r4
 800cd16:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800cd1a:	fb04 1109 	mla	r1, r4, r9, r1
 800cd1e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cd22:	f141 0100 	adc.w	r1, r1, #0
 800cd26:	0288      	lsls	r0, r1, #10
 800cd28:	0049      	lsls	r1, r1, #1
 800cd2a:	9101      	str	r1, [sp, #4]
 800cd2c:	9903      	ldr	r1, [sp, #12]
 800cd2e:	fbc1 4500 	smlal	r4, r5, r1, r0
 800cd32:	10a9      	asrs	r1, r5, #2
 800cd34:	f301 010f 	ssat	r1, #16, r1
 800cd38:	f82c 1b02 	strh.w	r1, [ip], #2
 800cd3c:	9905      	ldr	r1, [sp, #20]
 800cd3e:	458c      	cmp	ip, r1
 800cd40:	f47f af4a 	bne.w	800cbd8 <D80_1CH_HTONS_VOL_HP+0x40>
 800cd44:	9c07      	ldr	r4, [sp, #28]
 800cd46:	2000      	movs	r0, #0
 800cd48:	9901      	ldr	r1, [sp, #4]
 800cd4a:	6162      	str	r2, [r4, #20]
 800cd4c:	9a06      	ldr	r2, [sp, #24]
 800cd4e:	60a7      	str	r7, [r4, #8]
 800cd50:	f8c4 e00c 	str.w	lr, [r4, #12]
 800cd54:	61e3      	str	r3, [r4, #28]
 800cd56:	6121      	str	r1, [r4, #16]
 800cd58:	61a2      	str	r2, [r4, #24]
 800cd5a:	b009      	add	sp, #36	; 0x24
 800cd5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd60:	9a02      	ldr	r2, [sp, #8]
 800cd62:	e7ef      	b.n	800cd44 <D80_1CH_HTONS_VOL_HP+0x1ac>
 800cd64:	20000000 	.word	0x20000000
 800cd68:	002d0024 	.word	0x002d0024
 800cd6c:	001c0015 	.word	0x001c0015
 800cd70:	000f000a 	.word	0x000f000a
 800cd74:	00060003 	.word	0x00060003
 800cd78:	0037003f 	.word	0x0037003f
 800cd7c:	00450049 	.word	0x00450049
 800cd80:	00490045 	.word	0x00490045
 800cd84:	003f0037 	.word	0x003f0037
 800cd88:	00030006 	.word	0x00030006
 800cd8c:	000a000f 	.word	0x000a000f
 800cd90:	0015001c 	.word	0x0015001c
 800cd94:	0024002d 	.word	0x0024002d

0800cd98 <D128_1CH_HTONS_VOL_HP>:
 800cd98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd9c:	b08d      	sub	sp, #52	; 0x34
 800cd9e:	4614      	mov	r4, r2
 800cda0:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800cda2:	920b      	str	r2, [sp, #44]	; 0x2c
 800cda4:	6912      	ldr	r2, [r2, #16]
 800cda6:	9202      	str	r2, [sp, #8]
 800cda8:	4622      	mov	r2, r4
 800cdaa:	6964      	ldr	r4, [r4, #20]
 800cdac:	4615      	mov	r5, r2
 800cdae:	9405      	str	r4, [sp, #20]
 800cdb0:	4614      	mov	r4, r2
 800cdb2:	6992      	ldr	r2, [r2, #24]
 800cdb4:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800cdb8:	920a      	str	r2, [sp, #40]	; 0x28
 800cdba:	68ea      	ldr	r2, [r5, #12]
 800cdbc:	68a4      	ldr	r4, [r4, #8]
 800cdbe:	9203      	str	r2, [sp, #12]
 800cdc0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800cdc2:	9404      	str	r4, [sp, #16]
 800cdc4:	9207      	str	r2, [sp, #28]
 800cdc6:	6a2a      	ldr	r2, [r5, #32]
 800cdc8:	9208      	str	r2, [sp, #32]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	f000 8129 	beq.w	800d022 <D128_1CH_HTONS_VOL_HP+0x28a>
 800cdd0:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800cdd4:	f100 0b10 	add.w	fp, r0, #16
 800cdd8:	f8df 92a0 	ldr.w	r9, [pc, #672]	; 800d07c <D128_1CH_HTONS_VOL_HP+0x2e4>
 800cddc:	9106      	str	r1, [sp, #24]
 800cdde:	9309      	str	r3, [sp, #36]	; 0x24
 800cde0:	f1ab 0010 	sub.w	r0, fp, #16
 800cde4:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 800cde8:	c80d      	ldmia	r0, {r0, r2, r3}
 800cdea:	ba40      	rev16	r0, r0
 800cdec:	ba52      	rev16	r2, r2
 800cdee:	ba5b      	rev16	r3, r3
 800cdf0:	fa91 fc91 	rev16.w	ip, r1
 800cdf4:	b2c5      	uxtb	r5, r0
 800cdf6:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800cdfa:	f3c0 4107 	ubfx	r1, r0, #16, #8
 800cdfe:	0e00      	lsrs	r0, r0, #24
 800ce00:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800ce04:	b2d5      	uxtb	r5, r2
 800ce06:	f859 7024 	ldr.w	r7, [r9, r4, lsl #2]
 800ce0a:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800ce0e:	44b6      	add	lr, r6
 800ce10:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ce14:	f859 6020 	ldr.w	r6, [r9, r0, lsl #2]
 800ce18:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800ce1c:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 800ce20:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 800ce24:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800ce28:	0e12      	lsrs	r2, r2, #24
 800ce2a:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800ce2e:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800ce32:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800ce36:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ce3a:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800ce3e:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800ce42:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ce46:	b2da      	uxtb	r2, r3
 800ce48:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 800ce4c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ce50:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 800ce54:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800ce58:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 800ce5c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ce60:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
 800ce64:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800ce68:	eb00 2e95 	add.w	lr, r0, r5, lsr #10
 800ce6c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ce70:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 800ce74:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800ce78:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800ce7c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800ce80:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800ce84:	0e1b      	lsrs	r3, r3, #24
 800ce86:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800ce8a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ce8e:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 800ce92:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 800ce96:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 800ce9a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ce9e:	fa5f f38c 	uxtb.w	r3, ip
 800cea2:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 800cea6:	f3c8 0009 	ubfx	r0, r8, #0, #10
 800ceaa:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ceae:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800ceb2:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800ceb6:	f3cc 2e07 	ubfx	lr, ip, #8, #8
 800ceba:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800cebe:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800cec2:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800cec6:	f859 202e 	ldr.w	r2, [r9, lr, lsl #2]
 800ceca:	f3cc 4307 	ubfx	r3, ip, #16, #8
 800cece:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 800ced2:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800ced6:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800ceda:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cede:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800cee2:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 800cee6:	eb03 2c92 	add.w	ip, r3, r2, lsr #10
 800ceea:	f3c2 0309 	ubfx	r3, r2, #0, #10
 800ceee:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800cef2:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 800cef6:	9b03      	ldr	r3, [sp, #12]
 800cef8:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 800cefc:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800cf00:	9201      	str	r2, [sp, #4]
 800cf02:	f3ce 0209 	ubfx	r2, lr, #0, #10
 800cf06:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 800cf0a:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
 800cf0e:	4a46      	ldr	r2, [pc, #280]	; (800d028 <D128_1CH_HTONS_VOL_HP+0x290>)
 800cf10:	fb27 3802 	smlad	r8, r7, r2, r3
 800cf14:	4b45      	ldr	r3, [pc, #276]	; (800d02c <D128_1CH_HTONS_VOL_HP+0x294>)
 800cf16:	fb26 8803 	smlad	r8, r6, r3, r8
 800cf1a:	4b45      	ldr	r3, [pc, #276]	; (800d030 <D128_1CH_HTONS_VOL_HP+0x298>)
 800cf1c:	fb25 8803 	smlad	r8, r5, r3, r8
 800cf20:	4b44      	ldr	r3, [pc, #272]	; (800d034 <D128_1CH_HTONS_VOL_HP+0x29c>)
 800cf22:	fb24 8803 	smlad	r8, r4, r3, r8
 800cf26:	4b44      	ldr	r3, [pc, #272]	; (800d038 <D128_1CH_HTONS_VOL_HP+0x2a0>)
 800cf28:	fb20 8803 	smlad	r8, r0, r3, r8
 800cf2c:	4b43      	ldr	r3, [pc, #268]	; (800d03c <D128_1CH_HTONS_VOL_HP+0x2a4>)
 800cf2e:	fb21 8803 	smlad	r8, r1, r3, r8
 800cf32:	4b43      	ldr	r3, [pc, #268]	; (800d040 <D128_1CH_HTONS_VOL_HP+0x2a8>)
 800cf34:	9a01      	ldr	r2, [sp, #4]
 800cf36:	fb22 8203 	smlad	r2, r2, r3, r8
 800cf3a:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 800cf3e:	fb2c 2808 	smlad	r8, ip, r8, r2
 800cf42:	4b40      	ldr	r3, [pc, #256]	; (800d044 <D128_1CH_HTONS_VOL_HP+0x2ac>)
 800cf44:	9a04      	ldr	r2, [sp, #16]
 800cf46:	fb27 2a03 	smlad	sl, r7, r3, r2
 800cf4a:	4b3f      	ldr	r3, [pc, #252]	; (800d048 <D128_1CH_HTONS_VOL_HP+0x2b0>)
 800cf4c:	fb26 aa03 	smlad	sl, r6, r3, sl
 800cf50:	4a3e      	ldr	r2, [pc, #248]	; (800d04c <D128_1CH_HTONS_VOL_HP+0x2b4>)
 800cf52:	fb25 aa02 	smlad	sl, r5, r2, sl
 800cf56:	4a3e      	ldr	r2, [pc, #248]	; (800d050 <D128_1CH_HTONS_VOL_HP+0x2b8>)
 800cf58:	fb24 aa02 	smlad	sl, r4, r2, sl
 800cf5c:	4a3d      	ldr	r2, [pc, #244]	; (800d054 <D128_1CH_HTONS_VOL_HP+0x2bc>)
 800cf5e:	fb20 aa02 	smlad	sl, r0, r2, sl
 800cf62:	4a3d      	ldr	r2, [pc, #244]	; (800d058 <D128_1CH_HTONS_VOL_HP+0x2c0>)
 800cf64:	fb21 aa02 	smlad	sl, r1, r2, sl
 800cf68:	4a3c      	ldr	r2, [pc, #240]	; (800d05c <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800cf6a:	9b01      	ldr	r3, [sp, #4]
 800cf6c:	fb23 a202 	smlad	r2, r3, r2, sl
 800cf70:	f8df a10c 	ldr.w	sl, [pc, #268]	; 800d080 <D128_1CH_HTONS_VOL_HP+0x2e8>
 800cf74:	fb2c 230a 	smlad	r3, ip, sl, r2
 800cf78:	2201      	movs	r2, #1
 800cf7a:	9303      	str	r3, [sp, #12]
 800cf7c:	fb27 f702 	smuad	r7, r7, r2
 800cf80:	4a37      	ldr	r2, [pc, #220]	; (800d060 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800cf82:	fb26 7702 	smlad	r7, r6, r2, r7
 800cf86:	4a37      	ldr	r2, [pc, #220]	; (800d064 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800cf88:	fb25 7702 	smlad	r7, r5, r2, r7
 800cf8c:	4a36      	ldr	r2, [pc, #216]	; (800d068 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800cf8e:	fb24 7702 	smlad	r7, r4, r2, r7
 800cf92:	4a36      	ldr	r2, [pc, #216]	; (800d06c <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800cf94:	fb20 7702 	smlad	r7, r0, r2, r7
 800cf98:	4a35      	ldr	r2, [pc, #212]	; (800d070 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800cf9a:	fb21 7702 	smlad	r7, r1, r2, r7
 800cf9e:	4a35      	ldr	r2, [pc, #212]	; (800d074 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800cfa0:	9b01      	ldr	r3, [sp, #4]
 800cfa2:	fb23 7202 	smlad	r2, r3, r2, r7
 800cfa6:	4b34      	ldr	r3, [pc, #208]	; (800d078 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800cfa8:	fb2c 2303 	smlad	r3, ip, r3, r2
 800cfac:	f5a8 1880 	sub.w	r8, r8, #1048576	; 0x100000
 800cfb0:	9304      	str	r3, [sp, #16]
 800cfb2:	9b02      	ldr	r3, [sp, #8]
 800cfb4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800cfb8:	9e08      	ldr	r6, [sp, #32]
 800cfba:	2100      	movs	r1, #0
 800cfbc:	4443      	add	r3, r8
 800cfbe:	f10b 0b10 	add.w	fp, fp, #16
 800cfc2:	461a      	mov	r2, r3
 800cfc4:	9b05      	ldr	r3, [sp, #20]
 800cfc6:	f8cd 8014 	str.w	r8, [sp, #20]
 800cfca:	1ad2      	subs	r2, r2, r3
 800cfcc:	17d5      	asrs	r5, r2, #31
 800cfce:	fba2 2306 	umull	r2, r3, r2, r6
 800cfd2:	1812      	adds	r2, r2, r0
 800cfd4:	fb06 3305 	mla	r3, r6, r5, r3
 800cfd8:	414b      	adcs	r3, r1
 800cfda:	021a      	lsls	r2, r3, #8
 800cfdc:	005b      	lsls	r3, r3, #1
 800cfde:	9302      	str	r3, [sp, #8]
 800cfe0:	9b07      	ldr	r3, [sp, #28]
 800cfe2:	fbc3 0102 	smlal	r0, r1, r3, r2
 800cfe6:	9a06      	ldr	r2, [sp, #24]
 800cfe8:	108b      	asrs	r3, r1, #2
 800cfea:	f303 030f 	ssat	r3, #16, r3
 800cfee:	f822 3b02 	strh.w	r3, [r2], #2
 800cff2:	4613      	mov	r3, r2
 800cff4:	9206      	str	r2, [sp, #24]
 800cff6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cff8:	4293      	cmp	r3, r2
 800cffa:	f47f aef1 	bne.w	800cde0 <D128_1CH_HTONS_VOL_HP+0x48>
 800cffe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d000:	2000      	movs	r0, #0
 800d002:	9904      	ldr	r1, [sp, #16]
 800d004:	4613      	mov	r3, r2
 800d006:	f8c2 e01c 	str.w	lr, [r2, #28]
 800d00a:	6091      	str	r1, [r2, #8]
 800d00c:	9903      	ldr	r1, [sp, #12]
 800d00e:	60d1      	str	r1, [r2, #12]
 800d010:	9a02      	ldr	r2, [sp, #8]
 800d012:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d014:	611a      	str	r2, [r3, #16]
 800d016:	f8c3 8014 	str.w	r8, [r3, #20]
 800d01a:	6199      	str	r1, [r3, #24]
 800d01c:	b00d      	add	sp, #52	; 0x34
 800d01e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d022:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d026:	e7ea      	b.n	800cffe <D128_1CH_HTONS_VOL_HP+0x266>
 800d028:	00780069 	.word	0x00780069
 800d02c:	005b004e 	.word	0x005b004e
 800d030:	00420037 	.word	0x00420037
 800d034:	002d0024 	.word	0x002d0024
 800d038:	001c0015 	.word	0x001c0015
 800d03c:	000f000a 	.word	0x000f000a
 800d040:	00060003 	.word	0x00060003
 800d044:	00880096 	.word	0x00880096
 800d048:	00a200ac 	.word	0x00a200ac
 800d04c:	00b400ba 	.word	0x00b400ba
 800d050:	00be00c0 	.word	0x00be00c0
 800d054:	00c000be 	.word	0x00c000be
 800d058:	00ba00b4 	.word	0x00ba00b4
 800d05c:	00ac00a2 	.word	0x00ac00a2
 800d060:	00030006 	.word	0x00030006
 800d064:	000a000f 	.word	0x000a000f
 800d068:	0015001c 	.word	0x0015001c
 800d06c:	0024002d 	.word	0x0024002d
 800d070:	00370042 	.word	0x00370042
 800d074:	004e005b 	.word	0x004e005b
 800d078:	00690078 	.word	0x00690078
 800d07c:	20000000 	.word	0x20000000
 800d080:	00960088 	.word	0x00960088

0800d084 <PDM_Filter_Init>:
 800d084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d086:	2240      	movs	r2, #64	; 0x40
 800d088:	4604      	mov	r4, r0
 800d08a:	2100      	movs	r1, #0
 800d08c:	300c      	adds	r0, #12
 800d08e:	f000 f9e5 	bl	800d45c <memset>
 800d092:	4939      	ldr	r1, [pc, #228]	; (800d178 <PDM_Filter_Init+0xf4>)
 800d094:	4839      	ldr	r0, [pc, #228]	; (800d17c <PDM_Filter_Init+0xf8>)
 800d096:	f000 f977 	bl	800d388 <CRC_Lock>
 800d09a:	2300      	movs	r3, #0
 800d09c:	2801      	cmp	r0, #1
 800d09e:	8820      	ldrh	r0, [r4, #0]
 800d0a0:	4a35      	ldr	r2, [pc, #212]	; (800d178 <PDM_Filter_Init+0xf4>)
 800d0a2:	8965      	ldrh	r5, [r4, #10]
 800d0a4:	bf18      	it	ne
 800d0a6:	461a      	movne	r2, r3
 800d0a8:	8921      	ldrh	r1, [r4, #8]
 800d0aa:	2801      	cmp	r0, #1
 800d0ac:	86a5      	strh	r5, [r4, #52]	; 0x34
 800d0ae:	6462      	str	r2, [r4, #68]	; 0x44
 800d0b0:	86e1      	strh	r1, [r4, #54]	; 0x36
 800d0b2:	61a3      	str	r3, [r4, #24]
 800d0b4:	6123      	str	r3, [r4, #16]
 800d0b6:	6163      	str	r3, [r4, #20]
 800d0b8:	60e3      	str	r3, [r4, #12]
 800d0ba:	6263      	str	r3, [r4, #36]	; 0x24
 800d0bc:	61e3      	str	r3, [r4, #28]
 800d0be:	6223      	str	r3, [r4, #32]
 800d0c0:	6423      	str	r3, [r4, #64]	; 0x40
 800d0c2:	d91c      	bls.n	800d0fe <PDM_Filter_Init+0x7a>
 800d0c4:	2003      	movs	r0, #3
 800d0c6:	2302      	movs	r3, #2
 800d0c8:	8862      	ldrh	r2, [r4, #2]
 800d0ca:	2a01      	cmp	r2, #1
 800d0cc:	d914      	bls.n	800d0f8 <PDM_Filter_Init+0x74>
 800d0ce:	2140      	movs	r1, #64	; 0x40
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800d0d4:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800d0d8:	d00b      	beq.n	800d0f2 <PDM_Filter_Init+0x6e>
 800d0da:	6862      	ldr	r2, [r4, #4]
 800d0dc:	b11a      	cbz	r2, 800d0e6 <PDM_Filter_Init+0x62>
 800d0de:	f043 0310 	orr.w	r3, r3, #16
 800d0e2:	62e2      	str	r2, [r4, #44]	; 0x2c
 800d0e4:	6423      	str	r3, [r4, #64]	; 0x40
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	8722      	strh	r2, [r4, #56]	; 0x38
 800d0ea:	b908      	cbnz	r0, 800d0f0 <PDM_Filter_Init+0x6c>
 800d0ec:	3380      	adds	r3, #128	; 0x80
 800d0ee:	6423      	str	r3, [r4, #64]	; 0x40
 800d0f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0f2:	460b      	mov	r3, r1
 800d0f4:	6421      	str	r1, [r4, #64]	; 0x40
 800d0f6:	e7f0      	b.n	800d0da <PDM_Filter_Init+0x56>
 800d0f8:	d008      	beq.n	800d10c <PDM_Filter_Init+0x88>
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	e7e7      	b.n	800d0ce <PDM_Filter_Init+0x4a>
 800d0fe:	4d20      	ldr	r5, [pc, #128]	; (800d180 <PDM_Filter_Init+0xfc>)
 800d100:	782a      	ldrb	r2, [r5, #0]
 800d102:	d009      	beq.n	800d118 <PDM_Filter_Init+0x94>
 800d104:	2a01      	cmp	r2, #1
 800d106:	d020      	beq.n	800d14a <PDM_Filter_Init+0xc6>
 800d108:	2001      	movs	r0, #1
 800d10a:	e7dd      	b.n	800d0c8 <PDM_Filter_Init+0x44>
 800d10c:	2220      	movs	r2, #32
 800d10e:	4618      	mov	r0, r3
 800d110:	2160      	movs	r1, #96	; 0x60
 800d112:	6422      	str	r2, [r4, #64]	; 0x40
 800d114:	4613      	mov	r3, r2
 800d116:	e7dc      	b.n	800d0d2 <PDM_Filter_Init+0x4e>
 800d118:	2a00      	cmp	r2, #0
 800d11a:	d1d5      	bne.n	800d0c8 <PDM_Filter_Init+0x44>
 800d11c:	4919      	ldr	r1, [pc, #100]	; (800d184 <PDM_Filter_Init+0x100>)
 800d11e:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800d18c <PDM_Filter_Init+0x108>
 800d122:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800d126:	4e18      	ldr	r6, [pc, #96]	; (800d188 <PDM_Filter_Init+0x104>)
 800d128:	684a      	ldr	r2, [r1, #4]
 800d12a:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800d12e:	ea02 0006 	and.w	r0, r2, r6
 800d132:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800d136:	4303      	orrs	r3, r0
 800d138:	4413      	add	r3, r2
 800d13a:	f841 3f04 	str.w	r3, [r1, #4]!
 800d13e:	428f      	cmp	r7, r1
 800d140:	d1f2      	bne.n	800d128 <PDM_Filter_Init+0xa4>
 800d142:	2001      	movs	r0, #1
 800d144:	2300      	movs	r3, #0
 800d146:	7028      	strb	r0, [r5, #0]
 800d148:	e7be      	b.n	800d0c8 <PDM_Filter_Init+0x44>
 800d14a:	490e      	ldr	r1, [pc, #56]	; (800d184 <PDM_Filter_Init+0x100>)
 800d14c:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800d18c <PDM_Filter_Init+0x108>
 800d150:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800d154:	4e0c      	ldr	r6, [pc, #48]	; (800d188 <PDM_Filter_Init+0x104>)
 800d156:	684a      	ldr	r2, [r1, #4]
 800d158:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800d15c:	ea02 0006 	and.w	r0, r2, r6
 800d160:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800d164:	4303      	orrs	r3, r0
 800d166:	4413      	add	r3, r2
 800d168:	f841 3f04 	str.w	r3, [r1, #4]!
 800d16c:	428f      	cmp	r7, r1
 800d16e:	d1f2      	bne.n	800d156 <PDM_Filter_Init+0xd2>
 800d170:	2300      	movs	r3, #0
 800d172:	2001      	movs	r0, #1
 800d174:	702b      	strb	r3, [r5, #0]
 800d176:	e7a7      	b.n	800d0c8 <PDM_Filter_Init+0x44>
 800d178:	b5e8b5cd 	.word	0xb5e8b5cd
 800d17c:	f407a5c2 	.word	0xf407a5c2
 800d180:	2000056c 	.word	0x2000056c
 800d184:	1ffffffc 	.word	0x1ffffffc
 800d188:	000ffc00 	.word	0x000ffc00
 800d18c:	3ff00000 	.word	0x3ff00000

0800d190 <PDM_Filter_setConfig>:
 800d190:	b570      	push	{r4, r5, r6, lr}
 800d192:	460e      	mov	r6, r1
 800d194:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800d196:	4604      	mov	r4, r0
 800d198:	8832      	ldrh	r2, [r6, #0]
 800d19a:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800d19e:	1e53      	subs	r3, r2, #1
 800d1a0:	2b06      	cmp	r3, #6
 800d1a2:	ed2d 8b04 	vpush	{d8-d9}
 800d1a6:	6420      	str	r0, [r4, #64]	; 0x40
 800d1a8:	d91b      	bls.n	800d1e2 <PDM_Filter_setConfig+0x52>
 800d1aa:	2508      	movs	r5, #8
 800d1ac:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800d1b0:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 800d1b4:	4299      	cmp	r1, r3
 800d1b6:	d07b      	beq.n	800d2b0 <PDM_Filter_setConfig+0x120>
 800d1b8:	f113 0f0c 	cmn.w	r3, #12
 800d1bc:	db29      	blt.n	800d212 <PDM_Filter_setConfig+0x82>
 800d1be:	2b33      	cmp	r3, #51	; 0x33
 800d1c0:	dd2c      	ble.n	800d21c <PDM_Filter_setConfig+0x8c>
 800d1c2:	2333      	movs	r3, #51	; 0x33
 800d1c4:	3540      	adds	r5, #64	; 0x40
 800d1c6:	80b3      	strh	r3, [r6, #4]
 800d1c8:	8622      	strh	r2, [r4, #48]	; 0x30
 800d1ca:	8873      	ldrh	r3, [r6, #2]
 800d1cc:	8663      	strh	r3, [r4, #50]	; 0x32
 800d1ce:	b925      	cbnz	r5, 800d1da <PDM_Filter_setConfig+0x4a>
 800d1d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d1d2:	2500      	movs	r5, #0
 800d1d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d1d8:	6423      	str	r3, [r4, #64]	; 0x40
 800d1da:	4628      	mov	r0, r5
 800d1dc:	ecbd 8b04 	vpop	{d8-d9}
 800d1e0:	bd70      	pop	{r4, r5, r6, pc}
 800d1e2:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	d04a      	beq.n	800d27e <PDM_Filter_setConfig+0xee>
 800d1e8:	4b4e      	ldr	r3, [pc, #312]	; (800d324 <PDM_Filter_setConfig+0x194>)
 800d1ea:	400b      	ands	r3, r1
 800d1ec:	4313      	orrs	r3, r2
 800d1ee:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800d1f2:	6423      	str	r3, [r4, #64]	; 0x40
 800d1f4:	f003 030f 	and.w	r3, r3, #15
 800d1f8:	2970      	cmp	r1, #112	; 0x70
 800d1fa:	f103 33ff 	add.w	r3, r3, #4294967295
 800d1fe:	d04a      	beq.n	800d296 <PDM_Filter_setConfig+0x106>
 800d200:	2b06      	cmp	r3, #6
 800d202:	f200 808d 	bhi.w	800d320 <PDM_Filter_setConfig+0x190>
 800d206:	e8df f003 	tbb	[pc, r3]
 800d20a:	6467      	.short	0x6467
 800d20c:	6a6d7073 	.word	0x6a6d7073
 800d210:	5a          	.byte	0x5a
 800d211:	00          	.byte	0x00
 800d212:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800d216:	3540      	adds	r5, #64	; 0x40
 800d218:	80b3      	strh	r3, [r6, #4]
 800d21a:	e7d5      	b.n	800d1c8 <PDM_Filter_setConfig+0x38>
 800d21c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800d21e:	f002 020f 	and.w	r2, r2, #15
 800d222:	3a01      	subs	r2, #1
 800d224:	2a06      	cmp	r2, #6
 800d226:	d83e      	bhi.n	800d2a6 <PDM_Filter_setConfig+0x116>
 800d228:	493f      	ldr	r1, [pc, #252]	; (800d328 <PDM_Filter_setConfig+0x198>)
 800d22a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800d22e:	ed92 9a00 	vldr	s18, [r2]
 800d232:	ed92 8a07 	vldr	s16, [r2, #28]
 800d236:	ee07 3a90 	vmov	s15, r3
 800d23a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800d23e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800d242:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d246:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800d24a:	f000 f929 	bl	800d4a0 <powf>
 800d24e:	eddf 0a37 	vldr	s1, [pc, #220]	; 800d32c <PDM_Filter_setConfig+0x19c>
 800d252:	eef0 8a40 	vmov.f32	s17, s0
 800d256:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800d25a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800d25e:	f000 f91f 	bl	800d4a0 <powf>
 800d262:	ee28 8a28 	vmul.f32	s16, s16, s17
 800d266:	88b3      	ldrh	r3, [r6, #4]
 800d268:	8832      	ldrh	r2, [r6, #0]
 800d26a:	ee28 8a00 	vmul.f32	s16, s16, s0
 800d26e:	8723      	strh	r3, [r4, #56]	; 0x38
 800d270:	feb8 8a48 	vrinta.f32	s16, s16
 800d274:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800d278:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 800d27c:	e7a4      	b.n	800d1c8 <PDM_Filter_setConfig+0x38>
 800d27e:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 800d282:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800d286:	4299      	cmp	r1, r3
 800d288:	d016      	beq.n	800d2b8 <PDM_Filter_setConfig+0x128>
 800d28a:	f113 0f0c 	cmn.w	r3, #12
 800d28e:	f04f 0500 	mov.w	r5, #0
 800d292:	da94      	bge.n	800d1be <PDM_Filter_setConfig+0x2e>
 800d294:	e7bd      	b.n	800d212 <PDM_Filter_setConfig+0x82>
 800d296:	2b06      	cmp	r3, #6
 800d298:	d842      	bhi.n	800d320 <PDM_Filter_setConfig+0x190>
 800d29a:	e8df f003 	tbb	[pc, r3]
 800d29e:	3b3e      	.short	0x3b3e
 800d2a0:	2f323538 	.word	0x2f323538
 800d2a4:	2c          	.byte	0x2c
 800d2a5:	00          	.byte	0x00
 800d2a6:	ed9f 8a22 	vldr	s16, [pc, #136]	; 800d330 <PDM_Filter_setConfig+0x1a0>
 800d2aa:	eeb0 9a48 	vmov.f32	s18, s16
 800d2ae:	e7c2      	b.n	800d236 <PDM_Filter_setConfig+0xa6>
 800d2b0:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800d2b2:	4291      	cmp	r1, r2
 800d2b4:	d180      	bne.n	800d1b8 <PDM_Filter_setConfig+0x28>
 800d2b6:	e788      	b.n	800d1ca <PDM_Filter_setConfig+0x3a>
 800d2b8:	8873      	ldrh	r3, [r6, #2]
 800d2ba:	8663      	strh	r3, [r4, #50]	; 0x32
 800d2bc:	e788      	b.n	800d1d0 <PDM_Filter_setConfig+0x40>
 800d2be:	4b1d      	ldr	r3, [pc, #116]	; (800d334 <PDM_Filter_setConfig+0x1a4>)
 800d2c0:	64a3      	str	r3, [r4, #72]	; 0x48
 800d2c2:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 800d2c6:	2500      	movs	r5, #0
 800d2c8:	f113 0f0c 	cmn.w	r3, #12
 800d2cc:	f6bf af77 	bge.w	800d1be <PDM_Filter_setConfig+0x2e>
 800d2d0:	e79f      	b.n	800d212 <PDM_Filter_setConfig+0x82>
 800d2d2:	4b19      	ldr	r3, [pc, #100]	; (800d338 <PDM_Filter_setConfig+0x1a8>)
 800d2d4:	64a3      	str	r3, [r4, #72]	; 0x48
 800d2d6:	e7f4      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d2d8:	4b18      	ldr	r3, [pc, #96]	; (800d33c <PDM_Filter_setConfig+0x1ac>)
 800d2da:	64a3      	str	r3, [r4, #72]	; 0x48
 800d2dc:	e7f1      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d2de:	4b18      	ldr	r3, [pc, #96]	; (800d340 <PDM_Filter_setConfig+0x1b0>)
 800d2e0:	64a3      	str	r3, [r4, #72]	; 0x48
 800d2e2:	e7ee      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d2e4:	4b17      	ldr	r3, [pc, #92]	; (800d344 <PDM_Filter_setConfig+0x1b4>)
 800d2e6:	64a3      	str	r3, [r4, #72]	; 0x48
 800d2e8:	e7eb      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d2ea:	4b17      	ldr	r3, [pc, #92]	; (800d348 <PDM_Filter_setConfig+0x1b8>)
 800d2ec:	64a3      	str	r3, [r4, #72]	; 0x48
 800d2ee:	e7e8      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d2f0:	4b16      	ldr	r3, [pc, #88]	; (800d34c <PDM_Filter_setConfig+0x1bc>)
 800d2f2:	64a3      	str	r3, [r4, #72]	; 0x48
 800d2f4:	e7e5      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d2f6:	4b16      	ldr	r3, [pc, #88]	; (800d350 <PDM_Filter_setConfig+0x1c0>)
 800d2f8:	64a3      	str	r3, [r4, #72]	; 0x48
 800d2fa:	e7e2      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d2fc:	4b15      	ldr	r3, [pc, #84]	; (800d354 <PDM_Filter_setConfig+0x1c4>)
 800d2fe:	64a3      	str	r3, [r4, #72]	; 0x48
 800d300:	e7df      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d302:	4b15      	ldr	r3, [pc, #84]	; (800d358 <PDM_Filter_setConfig+0x1c8>)
 800d304:	64a3      	str	r3, [r4, #72]	; 0x48
 800d306:	e7dc      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d308:	4b14      	ldr	r3, [pc, #80]	; (800d35c <PDM_Filter_setConfig+0x1cc>)
 800d30a:	64a3      	str	r3, [r4, #72]	; 0x48
 800d30c:	e7d9      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d30e:	4b14      	ldr	r3, [pc, #80]	; (800d360 <PDM_Filter_setConfig+0x1d0>)
 800d310:	64a3      	str	r3, [r4, #72]	; 0x48
 800d312:	e7d6      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d314:	4b13      	ldr	r3, [pc, #76]	; (800d364 <PDM_Filter_setConfig+0x1d4>)
 800d316:	64a3      	str	r3, [r4, #72]	; 0x48
 800d318:	e7d3      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d31a:	4b13      	ldr	r3, [pc, #76]	; (800d368 <PDM_Filter_setConfig+0x1d8>)
 800d31c:	64a3      	str	r3, [r4, #72]	; 0x48
 800d31e:	e7d0      	b.n	800d2c2 <PDM_Filter_setConfig+0x132>
 800d320:	2500      	movs	r5, #0
 800d322:	e743      	b.n	800d1ac <PDM_Filter_setConfig+0x1c>
 800d324:	fffffef0 	.word	0xfffffef0
 800d328:	0800d810 	.word	0x0800d810
 800d32c:	42000000 	.word	0x42000000
 800d330:	00000000 	.word	0x00000000
 800d334:	0800b8f1 	.word	0x0800b8f1
 800d338:	0800bc69 	.word	0x0800bc69
 800d33c:	0800ba79 	.word	0x0800ba79
 800d340:	0800b775 	.word	0x0800b775
 800d344:	0800b665 	.word	0x0800b665
 800d348:	0800c135 	.word	0x0800c135
 800d34c:	0800be99 	.word	0x0800be99
 800d350:	0800c719 	.word	0x0800c719
 800d354:	0800c5e9 	.word	0x0800c5e9
 800d358:	0800c4ed 	.word	0x0800c4ed
 800d35c:	0800cd99 	.word	0x0800cd99
 800d360:	0800cb99 	.word	0x0800cb99
 800d364:	0800c9e1 	.word	0x0800c9e1
 800d368:	0800c861 	.word	0x0800c861

0800d36c <PDM_Filter>:
 800d36c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800d36e:	f413 7f80 	tst.w	r3, #256	; 0x100
 800d372:	d105      	bne.n	800d380 <PDM_Filter+0x14>
 800d374:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d378:	bf14      	ite	ne
 800d37a:	2020      	movne	r0, #32
 800d37c:	2030      	moveq	r0, #48	; 0x30
 800d37e:	4770      	bx	lr
 800d380:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800d382:	320c      	adds	r2, #12
 800d384:	4718      	bx	r3
 800d386:	bf00      	nop

0800d388 <CRC_Lock>:
 800d388:	4a18      	ldr	r2, [pc, #96]	; (800d3ec <CRC_Lock+0x64>)
 800d38a:	6813      	ldr	r3, [r2, #0]
 800d38c:	b410      	push	{r4}
 800d38e:	f023 0301 	bic.w	r3, r3, #1
 800d392:	4c17      	ldr	r4, [pc, #92]	; (800d3f0 <CRC_Lock+0x68>)
 800d394:	6013      	str	r3, [r2, #0]
 800d396:	6823      	ldr	r3, [r4, #0]
 800d398:	b933      	cbnz	r3, 800d3a8 <CRC_Lock+0x20>
 800d39a:	4b16      	ldr	r3, [pc, #88]	; (800d3f4 <CRC_Lock+0x6c>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d3a2:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800d3a6:	d010      	beq.n	800d3ca <CRC_Lock+0x42>
 800d3a8:	4b13      	ldr	r3, [pc, #76]	; (800d3f8 <CRC_Lock+0x70>)
 800d3aa:	2401      	movs	r4, #1
 800d3ac:	461a      	mov	r2, r3
 800d3ae:	601c      	str	r4, [r3, #0]
 800d3b0:	6813      	ldr	r3, [r2, #0]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d1fc      	bne.n	800d3b0 <CRC_Lock+0x28>
 800d3b6:	4b11      	ldr	r3, [pc, #68]	; (800d3fc <CRC_Lock+0x74>)
 800d3b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3bc:	6018      	str	r0, [r3, #0]
 800d3be:	6818      	ldr	r0, [r3, #0]
 800d3c0:	1a08      	subs	r0, r1, r0
 800d3c2:	fab0 f080 	clz	r0, r0
 800d3c6:	0940      	lsrs	r0, r0, #5
 800d3c8:	4770      	bx	lr
 800d3ca:	4b0d      	ldr	r3, [pc, #52]	; (800d400 <CRC_Lock+0x78>)
 800d3cc:	2401      	movs	r4, #1
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	601c      	str	r4, [r3, #0]
 800d3d2:	6813      	ldr	r3, [r2, #0]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d1fc      	bne.n	800d3d2 <CRC_Lock+0x4a>
 800d3d8:	4b0a      	ldr	r3, [pc, #40]	; (800d404 <CRC_Lock+0x7c>)
 800d3da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3de:	6018      	str	r0, [r3, #0]
 800d3e0:	6818      	ldr	r0, [r3, #0]
 800d3e2:	1a40      	subs	r0, r0, r1
 800d3e4:	fab0 f080 	clz	r0, r0
 800d3e8:	0940      	lsrs	r0, r0, #5
 800d3ea:	4770      	bx	lr
 800d3ec:	e0002000 	.word	0xe0002000
 800d3f0:	e0042000 	.word	0xe0042000
 800d3f4:	5c001000 	.word	0x5c001000
 800d3f8:	40023008 	.word	0x40023008
 800d3fc:	40023000 	.word	0x40023000
 800d400:	58024c08 	.word	0x58024c08
 800d404:	58024c00 	.word	0x58024c00

0800d408 <__errno>:
 800d408:	4b01      	ldr	r3, [pc, #4]	; (800d410 <__errno+0x8>)
 800d40a:	6818      	ldr	r0, [r3, #0]
 800d40c:	4770      	bx	lr
 800d40e:	bf00      	nop
 800d410:	200004ec 	.word	0x200004ec

0800d414 <__libc_init_array>:
 800d414:	b570      	push	{r4, r5, r6, lr}
 800d416:	4d0d      	ldr	r5, [pc, #52]	; (800d44c <__libc_init_array+0x38>)
 800d418:	4c0d      	ldr	r4, [pc, #52]	; (800d450 <__libc_init_array+0x3c>)
 800d41a:	1b64      	subs	r4, r4, r5
 800d41c:	10a4      	asrs	r4, r4, #2
 800d41e:	2600      	movs	r6, #0
 800d420:	42a6      	cmp	r6, r4
 800d422:	d109      	bne.n	800d438 <__libc_init_array+0x24>
 800d424:	4d0b      	ldr	r5, [pc, #44]	; (800d454 <__libc_init_array+0x40>)
 800d426:	4c0c      	ldr	r4, [pc, #48]	; (800d458 <__libc_init_array+0x44>)
 800d428:	f000 f9e6 	bl	800d7f8 <_init>
 800d42c:	1b64      	subs	r4, r4, r5
 800d42e:	10a4      	asrs	r4, r4, #2
 800d430:	2600      	movs	r6, #0
 800d432:	42a6      	cmp	r6, r4
 800d434:	d105      	bne.n	800d442 <__libc_init_array+0x2e>
 800d436:	bd70      	pop	{r4, r5, r6, pc}
 800d438:	f855 3b04 	ldr.w	r3, [r5], #4
 800d43c:	4798      	blx	r3
 800d43e:	3601      	adds	r6, #1
 800d440:	e7ee      	b.n	800d420 <__libc_init_array+0xc>
 800d442:	f855 3b04 	ldr.w	r3, [r5], #4
 800d446:	4798      	blx	r3
 800d448:	3601      	adds	r6, #1
 800d44a:	e7f2      	b.n	800d432 <__libc_init_array+0x1e>
 800d44c:	0800daf8 	.word	0x0800daf8
 800d450:	0800daf8 	.word	0x0800daf8
 800d454:	0800daf8 	.word	0x0800daf8
 800d458:	0800dafc 	.word	0x0800dafc

0800d45c <memset>:
 800d45c:	4402      	add	r2, r0
 800d45e:	4603      	mov	r3, r0
 800d460:	4293      	cmp	r3, r2
 800d462:	d100      	bne.n	800d466 <memset+0xa>
 800d464:	4770      	bx	lr
 800d466:	f803 1b01 	strb.w	r1, [r3], #1
 800d46a:	e7f9      	b.n	800d460 <memset+0x4>

0800d46c <checkint>:
 800d46c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d470:	2b7e      	cmp	r3, #126	; 0x7e
 800d472:	dd10      	ble.n	800d496 <checkint+0x2a>
 800d474:	2b96      	cmp	r3, #150	; 0x96
 800d476:	dc0c      	bgt.n	800d492 <checkint+0x26>
 800d478:	2201      	movs	r2, #1
 800d47a:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800d47e:	fa02 f303 	lsl.w	r3, r2, r3
 800d482:	1e5a      	subs	r2, r3, #1
 800d484:	4202      	tst	r2, r0
 800d486:	d106      	bne.n	800d496 <checkint+0x2a>
 800d488:	4203      	tst	r3, r0
 800d48a:	bf0c      	ite	eq
 800d48c:	2002      	moveq	r0, #2
 800d48e:	2001      	movne	r0, #1
 800d490:	4770      	bx	lr
 800d492:	2002      	movs	r0, #2
 800d494:	4770      	bx	lr
 800d496:	2000      	movs	r0, #0
 800d498:	4770      	bx	lr
 800d49a:	0000      	movs	r0, r0
 800d49c:	0000      	movs	r0, r0
	...

0800d4a0 <powf>:
 800d4a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4a2:	ee10 1a10 	vmov	r1, s0
 800d4a6:	ee10 6a90 	vmov	r6, s1
 800d4aa:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800d4ae:	0072      	lsls	r2, r6, #1
 800d4b0:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800d4b4:	b085      	sub	sp, #20
 800d4b6:	f102 30ff 	add.w	r0, r2, #4294967295
 800d4ba:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800d4be:	d256      	bcs.n	800d56e <powf+0xce>
 800d4c0:	4298      	cmp	r0, r3
 800d4c2:	d256      	bcs.n	800d572 <powf+0xd2>
 800d4c4:	2000      	movs	r0, #0
 800d4c6:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800d4ca:	4ea3      	ldr	r6, [pc, #652]	; (800d758 <powf+0x2b8>)
 800d4cc:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800d4d0:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800d4d4:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 800d4d8:	0dd2      	lsrs	r2, r2, #23
 800d4da:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 800d4de:	05d2      	lsls	r2, r2, #23
 800d4e0:	1a8b      	subs	r3, r1, r2
 800d4e2:	ed97 5b00 	vldr	d5, [r7]
 800d4e6:	ee07 3a90 	vmov	s15, r3
 800d4ea:	15d2      	asrs	r2, r2, #23
 800d4ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d4f0:	eea5 6b07 	vfma.f64	d6, d5, d7
 800d4f4:	ed97 5b02 	vldr	d5, [r7, #8]
 800d4f8:	ee26 2b06 	vmul.f64	d2, d6, d6
 800d4fc:	ee22 1b02 	vmul.f64	d1, d2, d2
 800d500:	ee07 2a90 	vmov	s15, r2
 800d504:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 800d508:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d50c:	ee37 7b05 	vadd.f64	d7, d7, d5
 800d510:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 800d514:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 800d518:	eea6 5b04 	vfma.f64	d5, d6, d4
 800d51c:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 800d520:	eea6 4b03 	vfma.f64	d4, d6, d3
 800d524:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 800d528:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 800d52c:	eea6 7b03 	vfma.f64	d7, d6, d3
 800d530:	eea2 7b04 	vfma.f64	d7, d2, d4
 800d534:	eea5 7b01 	vfma.f64	d7, d5, d1
 800d538:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d53c:	ee10 1a90 	vmov	r1, s1
 800d540:	2300      	movs	r3, #0
 800d542:	2700      	movs	r7, #0
 800d544:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 800d548:	f248 06be 	movw	r6, #32958	; 0x80be
 800d54c:	429f      	cmp	r7, r3
 800d54e:	bf08      	it	eq
 800d550:	4296      	cmpeq	r6, r2
 800d552:	f080 80b1 	bcs.w	800d6b8 <powf+0x218>
 800d556:	ed9f 7b78 	vldr	d7, [pc, #480]	; 800d738 <powf+0x298>
 800d55a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d562:	dd79      	ble.n	800d658 <powf+0x1b8>
 800d564:	b005      	add	sp, #20
 800d566:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d56a:	f000 b91f 	b.w	800d7ac <__math_oflowf>
 800d56e:	4298      	cmp	r0, r3
 800d570:	d32d      	bcc.n	800d5ce <powf+0x12e>
 800d572:	b952      	cbnz	r2, 800d58a <powf+0xea>
 800d574:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800d578:	005b      	lsls	r3, r3, #1
 800d57a:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800d57e:	f240 80cd 	bls.w	800d71c <powf+0x27c>
 800d582:	ee30 0a20 	vadd.f32	s0, s0, s1
 800d586:	b005      	add	sp, #20
 800d588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d58a:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800d58e:	d105      	bne.n	800d59c <powf+0xfc>
 800d590:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800d594:	0076      	lsls	r6, r6, #1
 800d596:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800d59a:	e7f0      	b.n	800d57e <powf+0xde>
 800d59c:	004b      	lsls	r3, r1, #1
 800d59e:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800d5a2:	d8ee      	bhi.n	800d582 <powf+0xe2>
 800d5a4:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800d5a8:	d1eb      	bne.n	800d582 <powf+0xe2>
 800d5aa:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800d5ae:	f000 80b5 	beq.w	800d71c <powf+0x27c>
 800d5b2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800d5b6:	ea6f 0606 	mvn.w	r6, r6
 800d5ba:	bf34      	ite	cc
 800d5bc:	2300      	movcc	r3, #0
 800d5be:	2301      	movcs	r3, #1
 800d5c0:	0ff6      	lsrs	r6, r6, #31
 800d5c2:	42b3      	cmp	r3, r6
 800d5c4:	f040 80ad 	bne.w	800d722 <powf+0x282>
 800d5c8:	ee20 0aa0 	vmul.f32	s0, s1, s1
 800d5cc:	e7db      	b.n	800d586 <powf+0xe6>
 800d5ce:	004f      	lsls	r7, r1, #1
 800d5d0:	1e7a      	subs	r2, r7, #1
 800d5d2:	429a      	cmp	r2, r3
 800d5d4:	d31c      	bcc.n	800d610 <powf+0x170>
 800d5d6:	2900      	cmp	r1, #0
 800d5d8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d5dc:	da0f      	bge.n	800d5fe <powf+0x15e>
 800d5de:	ee10 0a90 	vmov	r0, s1
 800d5e2:	f7ff ff43 	bl	800d46c <checkint>
 800d5e6:	2801      	cmp	r0, #1
 800d5e8:	d109      	bne.n	800d5fe <powf+0x15e>
 800d5ea:	eeb1 0a40 	vneg.f32	s0, s0
 800d5ee:	b947      	cbnz	r7, 800d602 <powf+0x162>
 800d5f0:	2e00      	cmp	r6, #0
 800d5f2:	dac8      	bge.n	800d586 <powf+0xe6>
 800d5f4:	b005      	add	sp, #20
 800d5f6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d5fa:	f000 b8dd 	b.w	800d7b8 <__math_divzerof>
 800d5fe:	2000      	movs	r0, #0
 800d600:	e7f5      	b.n	800d5ee <powf+0x14e>
 800d602:	2e00      	cmp	r6, #0
 800d604:	dabf      	bge.n	800d586 <powf+0xe6>
 800d606:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d60a:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800d60e:	e7ba      	b.n	800d586 <powf+0xe6>
 800d610:	2900      	cmp	r1, #0
 800d612:	da1f      	bge.n	800d654 <powf+0x1b4>
 800d614:	ee10 0a90 	vmov	r0, s1
 800d618:	f7ff ff28 	bl	800d46c <checkint>
 800d61c:	b920      	cbnz	r0, 800d628 <powf+0x188>
 800d61e:	b005      	add	sp, #20
 800d620:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d624:	f000 b8d8 	b.w	800d7d8 <__math_invalidf>
 800d628:	2801      	cmp	r0, #1
 800d62a:	bf14      	ite	ne
 800d62c:	2000      	movne	r0, #0
 800d62e:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800d632:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d636:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800d63a:	f4bf af44 	bcs.w	800d4c6 <powf+0x26>
 800d63e:	eddf 7a47 	vldr	s15, [pc, #284]	; 800d75c <powf+0x2bc>
 800d642:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d646:	ee10 3a10 	vmov	r3, s0
 800d64a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d64e:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800d652:	e738      	b.n	800d4c6 <powf+0x26>
 800d654:	2000      	movs	r0, #0
 800d656:	e7ee      	b.n	800d636 <powf+0x196>
 800d658:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800d740 <powf+0x2a0>
 800d65c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d664:	dd10      	ble.n	800d688 <powf+0x1e8>
 800d666:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800d66a:	2800      	cmp	r0, #0
 800d66c:	d15c      	bne.n	800d728 <powf+0x288>
 800d66e:	9302      	str	r3, [sp, #8]
 800d670:	eddd 7a02 	vldr	s15, [sp, #8]
 800d674:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d678:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d67c:	eef4 7a47 	vcmp.f32	s15, s14
 800d680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d684:	f47f af6e 	bne.w	800d564 <powf+0xc4>
 800d688:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800d748 <powf+0x2a8>
 800d68c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d694:	d804      	bhi.n	800d6a0 <powf+0x200>
 800d696:	b005      	add	sp, #20
 800d698:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d69c:	f000 b87a 	b.w	800d794 <__math_uflowf>
 800d6a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800d750 <powf+0x2b0>
 800d6a4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d6a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6ac:	d504      	bpl.n	800d6b8 <powf+0x218>
 800d6ae:	b005      	add	sp, #20
 800d6b0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d6b4:	f000 b874 	b.w	800d7a0 <__math_may_uflowf>
 800d6b8:	4b29      	ldr	r3, [pc, #164]	; (800d760 <powf+0x2c0>)
 800d6ba:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 800d6be:	ee30 6b07 	vadd.f64	d6, d0, d7
 800d6c2:	ed8d 6b00 	vstr	d6, [sp]
 800d6c6:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d6ca:	ee30 7b47 	vsub.f64	d7, d0, d7
 800d6ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d6d2:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d6d6:	f006 011f 	and.w	r1, r6, #31
 800d6da:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800d6de:	e9d1 ce00 	ldrd	ip, lr, [r1]
 800d6e2:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 800d6e6:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 800d6ea:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 800d6ee:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d6f2:	ee27 5b07 	vmul.f64	d5, d7, d7
 800d6f6:	1836      	adds	r6, r6, r0
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	eb13 040c 	adds.w	r4, r3, ip
 800d6fe:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 800d702:	eb41 050e 	adc.w	r5, r1, lr
 800d706:	eea7 0b04 	vfma.f64	d0, d7, d4
 800d70a:	ec45 4b17 	vmov	d7, r4, r5
 800d70e:	eea6 0b05 	vfma.f64	d0, d6, d5
 800d712:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d716:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800d71a:	e734      	b.n	800d586 <powf+0xe6>
 800d71c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d720:	e731      	b.n	800d586 <powf+0xe6>
 800d722:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800d764 <powf+0x2c4>
 800d726:	e72e      	b.n	800d586 <powf+0xe6>
 800d728:	9303      	str	r3, [sp, #12]
 800d72a:	eddd 7a03 	vldr	s15, [sp, #12]
 800d72e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d732:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d736:	e7a1      	b.n	800d67c <powf+0x1dc>
 800d738:	ffd1d571 	.word	0xffd1d571
 800d73c:	405fffff 	.word	0x405fffff
 800d740:	ffa3aae2 	.word	0xffa3aae2
 800d744:	405fffff 	.word	0x405fffff
 800d748:	00000000 	.word	0x00000000
 800d74c:	c062c000 	.word	0xc062c000
 800d750:	00000000 	.word	0x00000000
 800d754:	c062a000 	.word	0xc062a000
 800d758:	0800d880 	.word	0x0800d880
 800d75c:	4b000000 	.word	0x4b000000
 800d760:	0800d9a8 	.word	0x0800d9a8
 800d764:	00000000 	.word	0x00000000

0800d768 <with_errnof>:
 800d768:	b513      	push	{r0, r1, r4, lr}
 800d76a:	4604      	mov	r4, r0
 800d76c:	ed8d 0a01 	vstr	s0, [sp, #4]
 800d770:	f7ff fe4a 	bl	800d408 <__errno>
 800d774:	ed9d 0a01 	vldr	s0, [sp, #4]
 800d778:	6004      	str	r4, [r0, #0]
 800d77a:	b002      	add	sp, #8
 800d77c:	bd10      	pop	{r4, pc}

0800d77e <xflowf>:
 800d77e:	b130      	cbz	r0, 800d78e <xflowf+0x10>
 800d780:	eef1 7a40 	vneg.f32	s15, s0
 800d784:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d788:	2022      	movs	r0, #34	; 0x22
 800d78a:	f7ff bfed 	b.w	800d768 <with_errnof>
 800d78e:	eef0 7a40 	vmov.f32	s15, s0
 800d792:	e7f7      	b.n	800d784 <xflowf+0x6>

0800d794 <__math_uflowf>:
 800d794:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d79c <__math_uflowf+0x8>
 800d798:	f7ff bff1 	b.w	800d77e <xflowf>
 800d79c:	10000000 	.word	0x10000000

0800d7a0 <__math_may_uflowf>:
 800d7a0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d7a8 <__math_may_uflowf+0x8>
 800d7a4:	f7ff bfeb 	b.w	800d77e <xflowf>
 800d7a8:	1a200000 	.word	0x1a200000

0800d7ac <__math_oflowf>:
 800d7ac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d7b4 <__math_oflowf+0x8>
 800d7b0:	f7ff bfe5 	b.w	800d77e <xflowf>
 800d7b4:	70000000 	.word	0x70000000

0800d7b8 <__math_divzerof>:
 800d7b8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d7bc:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800d7c0:	2800      	cmp	r0, #0
 800d7c2:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800d7c6:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800d7d4 <__math_divzerof+0x1c>
 800d7ca:	2022      	movs	r0, #34	; 0x22
 800d7cc:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800d7d0:	f7ff bfca 	b.w	800d768 <with_errnof>
 800d7d4:	00000000 	.word	0x00000000

0800d7d8 <__math_invalidf>:
 800d7d8:	eef0 7a40 	vmov.f32	s15, s0
 800d7dc:	ee30 7a40 	vsub.f32	s14, s0, s0
 800d7e0:	eef4 7a67 	vcmp.f32	s15, s15
 800d7e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7e8:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800d7ec:	d602      	bvs.n	800d7f4 <__math_invalidf+0x1c>
 800d7ee:	2021      	movs	r0, #33	; 0x21
 800d7f0:	f7ff bfba 	b.w	800d768 <with_errnof>
 800d7f4:	4770      	bx	lr
	...

0800d7f8 <_init>:
 800d7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7fa:	bf00      	nop
 800d7fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7fe:	bc08      	pop	{r3}
 800d800:	469e      	mov	lr, r3
 800d802:	4770      	bx	lr

0800d804 <_fini>:
 800d804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d806:	bf00      	nop
 800d808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d80a:	bc08      	pop	{r3}
 800d80c:	469e      	mov	lr, r3
 800d80e:	4770      	bx	lr
