{"vcs1":{"timestamp_begin":1750901448.215295607, "rt":0.32, "ut":0.20, "st":0.06}}
{"vcselab":{"timestamp_begin":1750901448.605295671, "rt":0.21, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1750901448.868978030, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750901447.898784335}
{"VCS_COMP_START_TIME": 1750901447.898784335}
{"VCS_COMP_END_TIME": 1750901449.209388180}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2479625}}
{"stitch_vcselab": {"peak_mem": 2479665}}
