INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - KU Leuven/Complex Digital Design/labs/cdd-hardware-accelerator-for-arithmetic-operations/final/final.srcs/sources_1/new/carry_lookahead_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - KU Leuven/Complex Digital Design/labs/cdd-hardware-accelerator-for-arithmetic-operations/final/final.srcs/sources_1/new/carry_select_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_select_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - KU Leuven/Complex Digital Design/labs/cdd-hardware-accelerator-for-arithmetic-operations/final/final.srcs/sources_1/imports/lab3/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - KU Leuven/Complex Digital Design/labs/cdd-hardware-accelerator-for-arithmetic-operations/final/final.srcs/sources_1/new/partial_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - KU Leuven/Complex Digital Design/labs/cdd-hardware-accelerator-for-arithmetic-operations/final/final.srcs/sim_1/imports/lab3/mp_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_TB
