*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 1 min 2 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23476999 heartbeat IPC: 0.617567 cumulative IPC: 0.347911 (Simulation time: 0 hr 1 min 52 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 52220092 heartbeat IPC: 0.34791 cumulative IPC: 0.34791 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 80954026 heartbeat IPC: 0.348021 cumulative IPC: 0.347954 (Simulation time: 0 hr 5 min 31 sec) 
Finished CPU 0 instructions: 25000000 cycles: 71848538 cumulative IPC: 0.347954 (Simulation time: 0 hr 5 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.347954 instructions: 25000000 cycles: 71848538
cpu0_DTLB TOTAL     ACCESS:    7858426  HIT:    7829226  MISS:      29200
cpu0_DTLB LOAD      ACCESS:    7302934  HIT:    7278600  MISS:      24334
cpu0_DTLB RFO       ACCESS:     555492  HIT:     550626  MISS:       4866
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.7144 cycles
cpu0_ITLB TOTAL     ACCESS:    2204063  HIT:    2204063  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2204063  HIT:    2204063  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29200  HIT:      21776  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24334  HIT:      17100  MISS:       7234
cpu0_STLB RFO       ACCESS:       4866  HIT:       4676  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.746 cycles
cpu0_L1D TOTAL     ACCESS:    7902355  HIT:    7402103  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6505856  HIT:    6018229  MISS:     487627
cpu0_L1D RFO       ACCESS:    1389075  HIT:    1376894  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1164.38 cycles
cpu0_L2C TOTAL     ACCESS:    1504693  HIT:     995619  MISS:     509074
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24459  MISS:     463168
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     992074  HIT:     958369  MISS:      33705
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        424  MISS:         20
cpu0_L2C PREFETCH  REQUESTED:    1080791  ISSUED:    1035726  USEFUL:      33439  USELESS:        291
cpu0_L2C AVERAGE MISS LATENCY: 1191.39 cycles
LLC TOTAL     ACCESS:     554890  HIT:      44829  MISS:     510061
LLC LOAD      ACCESS:     463168  HIT:        283  MISS:     462885
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:      67346  HIT:      32370  MISS:      34976
LLC WRITEBACK ACCESS:      12175  HIT:      12172  MISS:          3
LLC TRANSLATION ACCESS:         20  HIT:          4  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1226.86 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         20  ROW_BUFFER_MISS:     510038
 DBUS AVG_CONGESTED_CYCLE:    3.99942
 WQ ROW_BUFFER_HIT:       2777  ROW_BUFFER_MISS:       9548  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.175
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
