-- generated by newgenasym Mon Aug 05 10:56:38 2019

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity u_levshft_3state is
    port (    
	\1a1\:     INOUT  STD_LOGIC;    
	\1a2\:     INOUT  STD_LOGIC;    
	\1b1\:     INOUT  STD_LOGIC;    
	\1b2\:     INOUT  STD_LOGIC;    
	\1dir\:    IN     STD_LOGIC;    
	\1oe*\:    IN     STD_LOGIC;    
	\2a1\:     INOUT  STD_LOGIC;    
	\2a2\:     INOUT  STD_LOGIC;    
	\2b1\:     INOUT  STD_LOGIC;    
	\2b2\:     INOUT  STD_LOGIC;    
	\2dir\:    IN     STD_LOGIC;    
	\2oe*\:    IN     STD_LOGIC;    
	A:         INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC;    
	B1:        INOUT  STD_LOGIC;    
	B2:        INOUT  STD_LOGIC;    
	B3:        INOUT  STD_LOGIC;    
	B4:        INOUT  STD_LOGIC;    
	B5:        INOUT  STD_LOGIC;    
	B6:        INOUT  STD_LOGIC;    
	B7:        INOUT  STD_LOGIC;    
	B8:        INOUT  STD_LOGIC;    
	DIR:       IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	\in\:      IN     STD_LOGIC;    
	NC:        IN     STD_LOGIC;    
	NC1:       OUT    STD_LOGIC;    
	OE:        IN     STD_LOGIC;    
	\oe*\:     IN     STD_LOGIC;    
	\out\:     OUT    STD_LOGIC;    
	TGND:      IN     STD_LOGIC;    
	THERMPAD:  IN     STD_LOGIC;    
	VCC:       IN     STD_LOGIC;    
	VCCA:      IN     STD_LOGIC;    
	VCCB:      IN     STD_LOGIC;    
	VCCB1:     IN     STD_LOGIC;    
	VCCB2:     IN     STD_LOGIC);
end u_levshft_3state;
