

================================================================
== Vivado HLS Report for 'Seuil_calc2'
================================================================
* Date:           Thu Mar 25 14:10:48 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FIXED_ACC
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.190 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        0|        7|   0 ns   | 70.000 ns |    0|    7|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_Seuil_calc2_do_gen_fu_56  |Seuil_calc2_do_gen  |        6|        6| 60.000 ns | 60.000 ns |    6|    6|   none  |
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|     417|    342|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     417|    342|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |grp_Seuil_calc2_do_gen_fu_56  |Seuil_calc2_do_gen  |        0|      3|  417|  342|    0|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                         |                    |        0|      3|  417|  342|    0|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------+-----+-----+------------+----------------------------+--------------+
|clock          |  in |    1| ap_ctrl_hs | Seuil_calc2::Seuil_calc2.1 | return value |
|reset          |  in |    1| ap_ctrl_hs | Seuil_calc2::Seuil_calc2.1 | return value |
|e_dout         |  in |    8|   ap_fifo  |              e             |    pointer   |
|e_empty_n      |  in |    1|   ap_fifo  |              e             |    pointer   |
|e_read         | out |    1|   ap_fifo  |              e             |    pointer   |
|detect_din     | out |    1|   ap_fifo  |           detect           |    pointer   |
|detect_full_n  |  in |    1|   ap_fifo  |           detect           |    pointer   |
|detect_write   | out |    1|   ap_fifo  |           detect           |    pointer   |
+---------------+-----+-----+------------+----------------------------+--------------+

