Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/brett/Builds/vivado/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 90ba0a9fd5d040d0b2a23b27cf29327c --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Bench_DS_behav xil_defaultlib.Test_Bench_DS -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Word_Key [word_key_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Key [display_key_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Source [display_source_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench_ds
Built simulation snapshot Test_Bench_DS_behav
