#ifndef ARCHITECTURE_IDS_H
#define ARCHITECTURE_IDS_H

/* components */
#define ID_COMP_REGISTER0 "register0"
#define ID_COMP_REGISTER1 "register1"
#define ID_COMP_REGISTER2 "register2"
#define ID_COMP_REGISTER3 "register3"
#define ID_COMP_REGISTEROP "registerOp"
#define ID_COMP_REGISTERMDR "registerMdr"
#define ID_COMP_REGISTERMODE "registerMode"
#define ID_COMP_REGISTERMAR "registerMar"
#define ID_COMP_REGISTERX "registerX"
#define ID_COMP_REGISTERZ "registerZ"
#define ID_COMP_REGISTERFLAGS "registerFlags"
#define ID_COMP_REGISTERY "registerY"
#define ID_COMP_YBUS "comp_YBus"
#define ID_COMP_ZBUS "comp_ZBus"
#define ID_COMP_XBUS "comp_XBus"
#define ID_COMP_ALU "comp_alu"
#define ID_COMP_RAM "comp_ram"
#define ID_COMP_REGISTERCDR "registerCdr"
#define ID_COMP_REGISTERCAR "registerCar"
#define ID_COMP_ROM "comp_rom"
#define ID_COMP_COP "comp_cop"
#define ID_COMP_AR "comp_ar"
#define ID_COMP_CLOCK "comp_clock"

/* connectors */
#define ID_PCB_REGISTER0_XBUS  "pcb_register0_XBus"
#define ID_PCB_REGISTER3_XBUS  "pcb_register3_XBus"
#define ID_PCB_REGISTER2_XBUS  "pcb_register2_XBus"
#define ID_PCB_REGISTER1_XBUS  "pcb_register1_XBus"
#define ID_PCB_ZBUS_REGISTER0  "pcb_ZBus_register0"
#define ID_PCB_ZBUS_REGISTER3  "pcb_ZBus_register3"
#define ID_PCB_ZBUS_REGISTER2  "pcb_ZBus_register2"
#define ID_PCB_ZBUS_REGISTER1  "pcb_ZBus_register1"
#define ID_PCB_REGISTER0_YBUS  "pcb_register0_YBus"
#define ID_PCB_REGISTER3_YBUS  "pcb_register3_YBus"
#define ID_PCB_REGISTERMDR_YBUS  "pcb_registerMdr_YBus"
#define ID_PCB_ZBUS_REGISTERMDR  "pcb_ZBus_registerMdr"
#define ID_PCB_REGISTERMDR_COP  "pcb_registerMdr_cop"
#define ID_PCB_ZBUS_REGISTERMAR  "pcb_ZBus_registerMar"
#define ID_PCB_REGISTER2_YBUS  "pcb_register2_YBus"
#define ID_PCB_REGISTER1_YBUS  "pcb_register1_YBus"

/* control Bits */
#define ID_ENBIT_ZBUS_REGISTER0  "enBit_ZBus_register0"
#define ID_ENBIT_ZBUS_REGISTER1  "enBit_ZBus_register1"
#define ID_ENBIT_ZBUS_REGISTER2  "enBit_ZBus_register2"
#define ID_ENBIT_ZBUS_REGISTER3  "enBit_ZBus_register3"
#define ID_ENBIT_REGISTER0_XBUS  "enBit_register0_XBus"
#define ID_ENBIT_REGISTER1_XBUS  "enBit_register1_XBus"
#define ID_ENBIT_REGISTER2_XBUS  "enBit_register2_XBus"
#define ID_ENBIT_REGISTER3_XBUS  "enBit_register3_XBus"
#define ID_ENBIT_REGISTER0_YBUS  "enBit_register0_YBus"
#define ID_ENBIT_REGISTER1_YBUS  "enBit_register1_YBus"
#define ID_ENBIT_REGISTER2_YBUS  "enBit_register2_YBus"
#define ID_ENBIT_REGISTER3_YBUS  "enBit_register3_YBus"
#define ID_MASKBIT3_AR  "maskBit3_ar"
#define ID_MASKBIT2_AR  "maskBit2_ar"
#define ID_MASKBIT1_AR  "maskBit1_ar"
#define ID_MASKBIT0_AR  "maskBit0_ar"
#define ID_CNBIT3_AR  "cnBit3_ar"
#define ID_CNBIT2_AR  "cnBit2_ar"
#define ID_CNBIT1_AR  "cnBit1_ar"
#define ID_CNBIT0_AR  "cnBit0_ar"
#define ID_ENBIT_ZBUS_REGISTERMAR  "enBit_ZBus_registerMar"
#define ID_ENBIT_ZBUS_REGISTERMDR  "enBit_ZBus_registerMdr"
#define ID_ENBIT_REGISTERMDR_YBUS  "enBit_registerMdr_YBus"
#define ID_ENBIT_REGISTERMDR_COP  "enBit_registerMdr_cop"
#define ID_MODEBIT1_REGISTERMODE  "modeBit1_registerMode"
#define ID_MODEBIT0_REGISTERMODE  "modeBit0_registerMode"
#define ID_MODEBIT1_AR  "modeBit1_ar"
#define ID_MODEBIT0_AR  "modeBit0_ar"
#define ID_OPBIT3_REGISTEROP  "opBit3_registerOp"
#define ID_OPBIT2_REGISTEROP  "opBit2_registerOp"
#define ID_OPBIT1_REGISTEROP  "opBit1_registerOp"
#define ID_OPBIT0_REGISTEROP  "opBit0_registerOp"

#endif // ARCHITECTURE_IDS_H
