#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun May  6 17:02:59 2018
# Process ID: 10076
# Current directory: D:/polimi/ImageScanner/ImageScanner.runs/synth_1
# Command line: vivado.exe -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: D:/polimi/ImageScanner/ImageScanner.runs/synth_1/project_reti_logiche.vds
# Journal file: D:/polimi/ImageScanner/ImageScanner.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10904 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 344.570 ; gain = 100.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:48]
INFO: [Synth 8-3491] module 'comp_top' declared at 'D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:424' bound to instance 'top' of component 'comp_top' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:166]
INFO: [Synth 8-638] synthesizing module 'comp_top' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:442]
INFO: [Synth 8-256] done synthesizing module 'comp_top' (1#1) [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:442]
INFO: [Synth 8-3491] module 'comp_bot' declared at 'D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:500' bound to instance 'bot' of component 'comp_bot' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:184]
INFO: [Synth 8-638] synthesizing module 'comp_bot' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element zero_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:541]
INFO: [Synth 8-256] done synthesizing module 'comp_bot' (2#1) [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:519]
INFO: [Synth 8-3491] module 'comp_lft' declared at 'D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:577' bound to instance 'lft' of component 'comp_lft' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:201]
INFO: [Synth 8-638] synthesizing module 'comp_lft' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:597]
WARNING: [Synth 8-6014] Unused sequential element dbg_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:631]
INFO: [Synth 8-256] done synthesizing module 'comp_lft' (3#1) [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:597]
INFO: [Synth 8-3491] module 'comp_rgt' declared at 'D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:666' bound to instance 'rgt' of component 'comp_rgt' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:219]
INFO: [Synth 8-638] synthesizing module 'comp_rgt' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:686]
INFO: [Synth 8-256] done synthesizing module 'comp_rgt' (4#1) [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:686]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (5#1) [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:48]
WARNING: [Synth 8-3331] design comp_rgt has unconnected port i_height[7]
WARNING: [Synth 8-3331] design comp_rgt has unconnected port i_height[6]
WARNING: [Synth 8-3331] design comp_rgt has unconnected port i_height[5]
WARNING: [Synth 8-3331] design comp_rgt has unconnected port i_height[4]
WARNING: [Synth 8-3331] design comp_rgt has unconnected port i_height[3]
WARNING: [Synth 8-3331] design comp_rgt has unconnected port i_height[2]
WARNING: [Synth 8-3331] design comp_rgt has unconnected port i_height[1]
WARNING: [Synth 8-3331] design comp_rgt has unconnected port i_height[0]
WARNING: [Synth 8-3331] design comp_lft has unconnected port i_height[7]
WARNING: [Synth 8-3331] design comp_lft has unconnected port i_height[6]
WARNING: [Synth 8-3331] design comp_lft has unconnected port i_height[5]
WARNING: [Synth 8-3331] design comp_lft has unconnected port i_height[4]
WARNING: [Synth 8-3331] design comp_lft has unconnected port i_height[3]
WARNING: [Synth 8-3331] design comp_lft has unconnected port i_height[2]
WARNING: [Synth 8-3331] design comp_lft has unconnected port i_height[1]
WARNING: [Synth 8-3331] design comp_lft has unconnected port i_height[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 396.992 ; gain = 152.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 396.992 ; gain = 152.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 396.992 ; gain = 152.824
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'o_area_reg[15:0]' into 'tmp_area_reg[15:0]' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:463]
WARNING: [Synth 8-6014] Unused sequential element o_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:463]
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:459]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:460]
WARNING: [Synth 8-6014] Unused sequential element tmp_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element tmp_address_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:468]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:543]
WARNING: [Synth 8-6014] Unused sequential element tmp_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:544]
INFO: [Synth 8-4471] merging register 'o_address_reg[15:0]' into 'tmp_address_reg[15:0]' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element o_address_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:622]
INFO: [Synth 8-5544] ROM "o_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element zero_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:620]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element tmp_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:627]
INFO: [Synth 8-4471] merging register 'o_address_reg[15:0]' into 'tmp_address_reg[15:0]' [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:709]
WARNING: [Synth 8-6014] Unused sequential element o_address_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:709]
INFO: [Synth 8-5544] ROM "o_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element zero_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:707]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:711]
WARNING: [Synth 8-6014] Unused sequential element tmp_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:714]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:240]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:240]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:240]
INFO: [Synth 8-5544] ROM "o_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_5_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_5_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 396.992 ; gain = 152.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 10    
	   4 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 22    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module comp_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comp_bot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module comp_lft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module comp_rgt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element top/y_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:460]
WARNING: [Synth 8-6014] Unused sequential element top/x_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:459]
WARNING: [Synth 8-6014] Unused sequential element top/tmp_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element top/tmp_address_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:468]
WARNING: [Synth 8-6014] Unused sequential element bot/x_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element bot/tmp_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:544]
WARNING: [Synth 8-6014] Unused sequential element bot/y_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:543]
WARNING: [Synth 8-6014] Unused sequential element lft/y_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element lft/zero_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:620]
WARNING: [Synth 8-6014] Unused sequential element lft/tmp_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element rgt/y_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:711]
WARNING: [Synth 8-6014] Unused sequential element rgt/zero_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:707]
WARNING: [Synth 8-6014] Unused sequential element rgt/tmp_area_reg was removed.  [D:/polimi/ImageScanner/ImageScanner.srcs/sources_1/new/project_reti_logiche.vhd:714]
INFO: [Synth 8-3886] merging instance 'top/zero_reg[0]' (FDSE_1) to 'top/zero_reg[2]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[1]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\top/zero_reg[2] )
INFO: [Synth 8-3886] merging instance 'top/zero_reg[3]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[4]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[5]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[6]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[7]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[8]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[9]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[10]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[11]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[12]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[13]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3886] merging instance 'top/zero_reg[14]' (FDRE_1) to 'top/zero_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/zero_reg[15] )
WARNING: [Synth 8-3332] Sequential element (top/zero_reg[15]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (top/zero_reg[2]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 623.422 ; gain = 379.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 623.422 ; gain = 379.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 625.375 ; gain = 381.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    99|
|3     |LUT1   |    24|
|4     |LUT2   |   175|
|5     |LUT3   |    54|
|6     |LUT4   |   103|
|7     |LUT5   |   111|
|8     |LUT6   |   210|
|9     |FDRE   |   425|
|10    |IBUF   |    11|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |  1240|
|2     |  bot    |comp_bot |   265|
|3     |  lft    |comp_lft |   210|
|4     |  rgt    |comp_rgt |   239|
|5     |  top    |comp_top |   269|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 625.375 ; gain = 381.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 715.094 ; gain = 484.008
INFO: [Common 17-1381] The checkpoint 'D:/polimi/ImageScanner/ImageScanner.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 715.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May  6 17:03:39 2018...
