#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Dec 25 18:47:20 2023
# Process ID: 2797058
# Current directory: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new/lab-sdram/vvd_test/new_controller
# Command line: vivado
# Log file: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new/lab-sdram/vvd_test/new_controller/vivado.log
# Journal file: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new/lab-sdram/vvd_test/new_controller/vivado.jou
# Running On: MediaHLS, OS: Linux, CPU Frequency: 3400.000 MHz, CPU Physical cores: 16, Host memory: 134795 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new/lab-sdram/vvd_test/new_controller/project_1 -part xc7z020clg400-1
file mkdir /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new/lab-sdram/vvd_test/new_controller/project_1/project_1.srcs/sources_1/new
close [ open /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new/lab-sdram/vvd_test/new_controller/project_1/project_1.srcs/sources_1/new/sdram_controller.v w ]
add_files /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new/lab-sdram/vvd_test/new_controller/project_1/project_1.srcs/sources_1/new/sdram_controller.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
