-- generated by newgenasym Mon Jun 21 11:24:05 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \qte-14\ is
    port (    
	\1\:       INOUT  STD_LOGIC);
end \qte-14\;
