#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Apps\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Apps\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Apps\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Apps\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Apps\iverilog\lib\ivl\va_math.vpi";
S_0000018c46ed4ff0 .scope module, "system_top" "system_top" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "dvalid_i";
    .port_info 3 /INPUT 16 "data_i";
    .port_info 4 /OUTPUT 8 "data_o";
    .port_info 5 /OUTPUT 1 "valid_o";
    .port_info 6 /OUTPUT 1 "busy_o";
L_0000018c46ed9fb0 .functor BUFZ 1, L_0000018c46f49870, C4<0>, C4<0>, C4<0>;
v0000018c46f4a130_0 .net "busy_o", 0 0, L_0000018c46ed9fb0;  1 drivers
o0000018c46eeae98 .functor BUFZ 1, C4<z>; HiZ drive
v0000018c46f495f0_0 .net "clk", 0 0, o0000018c46eeae98;  0 drivers
v0000018c46f49f50_0 .net "core_to_sipo_data", 0 0, v0000018c46f3cf80_0;  1 drivers
v0000018c46f4a270_0 .net "core_to_sipo_valid", 0 0, v0000018c46f49eb0_0;  1 drivers
o0000018c46eeb018 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000018c46f492d0_0 .net "data_i", 15 0, o0000018c46eeb018;  0 drivers
v0000018c46f49370_0 .net "data_o", 7 0, v0000018c46f3ae30_0;  1 drivers
o0000018c46eeb048 .functor BUFZ 1, C4<z>; HiZ drive
v0000018c46f49410_0 .net "dvalid_i", 0 0, o0000018c46eeb048;  0 drivers
v0000018c46f494b0_0 .net "fifo_data_out", 15 0, v0000018c46f3bab0_0;  1 drivers
v0000018c46f49550_0 .net "fifo_empty", 0 0, L_0000018c46f49a50;  1 drivers
v0000018c46f49690_0 .net "fifo_full", 0 0, L_0000018c46f49870;  1 drivers
v0000018c46f49d70_0 .net "piso_rd_en", 0 0, v0000018c46f3b010_0;  1 drivers
v0000018c46f49730_0 .net "piso_to_core_data", 1 0, v0000018c46f3ab10_0;  1 drivers
v0000018c46f4a1d0_0 .net "piso_to_core_valid", 0 0, v0000018c46f3bb50_0;  1 drivers
o0000018c46eeafe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018c46f49b90_0 .net "rst_n", 0 0, o0000018c46eeafe8;  0 drivers
v0000018c46f497d0_0 .net "valid_o", 0 0, v0000018c46f3b8d0_0;  1 drivers
S_0000018c46ec3440 .scope module, "u_input_fifo" "sync_fifo" 2 35, 3 1 0, S_0000018c46ed4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 16 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /INPUT 1 "rd_en_i";
    .port_info 6 /OUTPUT 16 "rd_data_o";
    .port_info 7 /OUTPUT 1 "empty_o";
P_0000018c46e84b50 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0000018c46e84b88 .param/l "DEPTH" 0 3 3, +C4<00000000000000000000000000010000>;
v0000018c46edb560_0 .net *"_ivl_0", 31 0, L_0000018c46f4a770;  1 drivers
L_0000018c46f4b148 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c46edb600_0 .net *"_ivl_11", 26 0, L_0000018c46f4b148;  1 drivers
L_0000018c46f4b190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c46edb740_0 .net/2u *"_ivl_12", 31 0, L_0000018c46f4b190;  1 drivers
L_0000018c46f4b0b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c46edab60_0 .net *"_ivl_3", 26 0, L_0000018c46f4b0b8;  1 drivers
L_0000018c46f4b100 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000018c46edb380_0 .net/2u *"_ivl_4", 31 0, L_0000018c46f4b100;  1 drivers
v0000018c46edb2e0_0 .net *"_ivl_8", 31 0, L_0000018c46f499b0;  1 drivers
v0000018c46edac00_0 .net "clk", 0 0, o0000018c46eeae98;  alias, 0 drivers
v0000018c46edade0_0 .var "count", 4 0;
v0000018c46edae80_0 .net "empty_o", 0 0, L_0000018c46f49a50;  alias, 1 drivers
v0000018c46edafc0_0 .net "full_o", 0 0, L_0000018c46f49870;  alias, 1 drivers
v0000018c46edb420 .array "mem", 15 0, 15 0;
v0000018c46f3bab0_0 .var "rd_data_o", 15 0;
v0000018c46f3a750_0 .net "rd_en_i", 0 0, v0000018c46f3b010_0;  alias, 1 drivers
v0000018c46f3b510_0 .var "rd_ptr", 3 0;
v0000018c46f3a070_0 .net "rst_n", 0 0, o0000018c46eeafe8;  alias, 0 drivers
v0000018c46f3ac50_0 .net "wr_data_i", 15 0, o0000018c46eeb018;  alias, 0 drivers
v0000018c46f3a390_0 .net "wr_en_i", 0 0, o0000018c46eeb048;  alias, 0 drivers
v0000018c46f3b5b0_0 .var "wr_ptr", 3 0;
E_0000018c46ed1750/0 .event negedge, v0000018c46f3a070_0;
E_0000018c46ed1750/1 .event posedge, v0000018c46edac00_0;
E_0000018c46ed1750 .event/or E_0000018c46ed1750/0, E_0000018c46ed1750/1;
L_0000018c46f4a770 .concat [ 5 27 0 0], v0000018c46edade0_0, L_0000018c46f4b0b8;
L_0000018c46f49870 .cmp/eq 32, L_0000018c46f4a770, L_0000018c46f4b100;
L_0000018c46f499b0 .concat [ 5 27 0 0], v0000018c46edade0_0, L_0000018c46f4b148;
L_0000018c46f49a50 .cmp/eq 32, L_0000018c46f499b0, L_0000018c46f4b190;
S_0000018c46ec36e0 .scope module, "u_piso" "piso" 2 49, 4 1 0, S_0000018c46ed4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "fifo_data_i";
    .port_info 3 /INPUT 1 "fifo_empty_i";
    .port_info 4 /OUTPUT 1 "fifo_rd_en_o";
    .port_info 5 /OUTPUT 2 "data_serial_o";
    .port_info 6 /OUTPUT 1 "valid_serial_o";
P_0000018c46e84f60 .param/l "IDLE" 1 4 19, C4<00>;
P_0000018c46e84f98 .param/l "READ_WAIT" 1 4 20, C4<01>;
P_0000018c46e84fd0 .param/l "SHIFT" 1 4 21, C4<10>;
v0000018c46f3aa70_0 .net "clk", 0 0, o0000018c46eeae98;  alias, 0 drivers
v0000018c46f3b830_0 .var "count", 3 0;
v0000018c46f3ab10_0 .var "data_serial_o", 1 0;
v0000018c46f3bbf0_0 .net "fifo_data_i", 15 0, v0000018c46f3bab0_0;  alias, 1 drivers
v0000018c46f3abb0_0 .net "fifo_empty_i", 0 0, L_0000018c46f49a50;  alias, 1 drivers
v0000018c46f3b010_0 .var "fifo_rd_en_o", 0 0;
v0000018c46f3b6f0_0 .net "rst_n", 0 0, o0000018c46eeafe8;  alias, 0 drivers
v0000018c46f3a570_0 .var "shift_reg", 15 0;
v0000018c46f39fd0_0 .var "state", 1 0;
v0000018c46f3bb50_0 .var "valid_serial_o", 0 0;
S_0000018c46eb5ea0 .scope module, "u_sipo" "sipo" 2 73, 5 1 0, S_0000018c46ed4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_serial_i";
    .port_info 3 /INPUT 1 "valid_serial_i";
    .port_info 4 /OUTPUT 8 "data_parallel_o";
    .port_info 5 /OUTPUT 1 "byte_ready_o";
v0000018c46f3b8d0_0 .var "byte_ready_o", 0 0;
v0000018c46f3b470_0 .net "clk", 0 0, o0000018c46eeae98;  alias, 0 drivers
v0000018c46f3b1f0_0 .var "count", 2 0;
v0000018c46f3ae30_0 .var "data_parallel_o", 7 0;
v0000018c46f3bc90_0 .net "data_serial_i", 0 0, v0000018c46f3cf80_0;  alias, 1 drivers
v0000018c46f3aed0_0 .net "rst_n", 0 0, o0000018c46eeafe8;  alias, 0 drivers
v0000018c46f3bd30_0 .net "valid_serial_i", 0 0, v0000018c46f49eb0_0;  alias, 1 drivers
S_0000018c46eb6030 .scope module, "u_viterbi_core" "viterbi_core" 2 63, 6 6 0, S_0000018c46ed4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "piso_data_i";
    .port_info 3 /INPUT 1 "valid_i";
    .port_info 4 /OUTPUT 1 "core_data_o";
    .port_info 5 /OUTPUT 1 "core_valid_o";
v0000018c46f4a810_0 .net "bm_s0_s0", 1 0, L_0000018c46f49cd0;  1 drivers
v0000018c46f4ad10_0 .net "bm_s0_s2", 1 0, L_0000018c46f49c30;  1 drivers
v0000018c46f4adb0_0 .net "bm_s1_s0", 1 0, L_0000018c46f4a450;  1 drivers
v0000018c46f4a950_0 .net "bm_s1_s2", 1 0, L_0000018c46f4a4f0;  1 drivers
v0000018c46f4a9f0_0 .net "bm_s2_s1", 1 0, L_0000018c46f4a590;  1 drivers
v0000018c46f4ae50_0 .net "bm_s2_s3", 1 0, L_0000018c46f4a6d0;  1 drivers
v0000018c46f4aa90_0 .net "bm_s3_s1", 1 0, L_0000018c46fa3260;  1 drivers
v0000018c46f49af0_0 .net "bm_s3_s3", 1 0, L_0000018c46fa38a0;  1 drivers
v0000018c46f4a310_0 .net "clk", 0 0, o0000018c46eeae98;  alias, 0 drivers
v0000018c46f49230_0 .net "core_data_o", 0 0, v0000018c46f3cf80_0;  alias, 1 drivers
v0000018c46f4aef0_0 .net "core_valid_o", 0 0, v0000018c46f49eb0_0;  alias, 1 drivers
v0000018c46f4a3b0_0 .net "dec_bits_new", 3 0, v0000018c46f3ad90_0;  1 drivers
v0000018c46f4ac70_0 .net "piso_data_i", 1 0, v0000018c46f3ab10_0;  alias, 1 drivers
v0000018c46f49910_0 .net "pm_curr_s0", 7 0, v0000018c46f3d340_0;  1 drivers
v0000018c46f4ab30_0 .net "pm_curr_s1", 7 0, v0000018c46f3d660_0;  1 drivers
v0000018c46f4af90_0 .net "pm_curr_s2", 7 0, v0000018c46f3d020_0;  1 drivers
v0000018c46f490f0_0 .net "pm_curr_s3", 7 0, v0000018c46f3bea0_0;  1 drivers
v0000018c46f49ff0_0 .net "pm_new_s0", 7 0, v0000018c46f3b0b0_0;  1 drivers
v0000018c46f49e10_0 .net "pm_new_s1", 7 0, v0000018c46f3a610_0;  1 drivers
v0000018c46f4a630_0 .net "pm_new_s2", 7 0, v0000018c46f3b3d0_0;  1 drivers
v0000018c46f49190_0 .net "pm_new_s3", 7 0, v0000018c46f3c300_0;  1 drivers
v0000018c46f4abd0_0 .net "rst_n", 0 0, o0000018c46eeafe8;  alias, 0 drivers
v0000018c46f4a090_0 .net "valid_i", 0 0, v0000018c46f3bb50_0;  alias, 1 drivers
S_0000018c46ecd880 .scope module, "u_acsu" "acsu" 6 33, 7 1 0, S_0000018c46eb6030;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "bm_s0_s0_i";
    .port_info 1 /INPUT 2 "bm_s0_s2_i";
    .port_info 2 /INPUT 2 "bm_s1_s0_i";
    .port_info 3 /INPUT 2 "bm_s1_s2_i";
    .port_info 4 /INPUT 2 "bm_s2_s1_i";
    .port_info 5 /INPUT 2 "bm_s2_s3_i";
    .port_info 6 /INPUT 2 "bm_s3_s1_i";
    .port_info 7 /INPUT 2 "bm_s3_s3_i";
    .port_info 8 /INPUT 8 "pm_s0_i";
    .port_info 9 /INPUT 8 "pm_s1_i";
    .port_info 10 /INPUT 8 "pm_s2_i";
    .port_info 11 /INPUT 8 "pm_s3_i";
    .port_info 12 /OUTPUT 4 "dec_bits_o";
    .port_info 13 /OUTPUT 8 "pm_s0_o";
    .port_info 14 /OUTPUT 8 "pm_s1_o";
    .port_info 15 /OUTPUT 8 "pm_s2_o";
    .port_info 16 /OUTPUT 8 "pm_s3_o";
v0000018c46f3acf0_0 .net "bm_s0_s0_i", 1 0, L_0000018c46f49cd0;  alias, 1 drivers
v0000018c46f3b970_0 .net "bm_s0_s2_i", 1 0, L_0000018c46f49c30;  alias, 1 drivers
v0000018c46f3b790_0 .net "bm_s1_s0_i", 1 0, L_0000018c46f4a450;  alias, 1 drivers
v0000018c46f3af70_0 .net "bm_s1_s2_i", 1 0, L_0000018c46f4a4f0;  alias, 1 drivers
v0000018c46f3b330_0 .net "bm_s2_s1_i", 1 0, L_0000018c46f4a590;  alias, 1 drivers
v0000018c46f3ba10_0 .net "bm_s2_s3_i", 1 0, L_0000018c46f4a6d0;  alias, 1 drivers
v0000018c46f39e90_0 .net "bm_s3_s1_i", 1 0, L_0000018c46fa3260;  alias, 1 drivers
v0000018c46f3a7f0_0 .net "bm_s3_s3_i", 1 0, L_0000018c46fa38a0;  alias, 1 drivers
v0000018c46f3ad90_0 .var "dec_bits_o", 3 0;
v0000018c46f3a110_0 .var "min_pm", 7 0;
v0000018c46f3a6b0_0 .var "path0_c0", 7 0;
v0000018c46f3b290_0 .var "path0_c1", 7 0;
v0000018c46f3b650_0 .var "path1_c0", 7 0;
v0000018c46f3a4d0_0 .var "path1_c1", 7 0;
v0000018c46f3a2f0_0 .var "path2_c0", 7 0;
v0000018c46f39f30_0 .var "path2_c1", 7 0;
v0000018c46f3a1b0_0 .var "path3_c0", 7 0;
v0000018c46f3a890_0 .var "path3_c1", 7 0;
v0000018c46f3a250_0 .net "pm_s0_i", 7 0, v0000018c46f3d340_0;  alias, 1 drivers
v0000018c46f3b0b0_0 .var "pm_s0_o", 7 0;
v0000018c46f3b150_0 .var "pm_s0_raw", 7 0;
v0000018c46f3a430_0 .net "pm_s1_i", 7 0, v0000018c46f3d660_0;  alias, 1 drivers
v0000018c46f3a610_0 .var "pm_s1_o", 7 0;
v0000018c46f3a930_0 .var "pm_s1_raw", 7 0;
v0000018c46f3a9d0_0 .net "pm_s2_i", 7 0, v0000018c46f3d020_0;  alias, 1 drivers
v0000018c46f3b3d0_0 .var "pm_s2_o", 7 0;
v0000018c46f3c800_0 .var "pm_s2_raw", 7 0;
v0000018c46f3dac0_0 .net "pm_s3_i", 7 0, v0000018c46f3bea0_0;  alias, 1 drivers
v0000018c46f3c300_0 .var "pm_s3_o", 7 0;
v0000018c46f3c440_0 .var "pm_s3_raw", 7 0;
E_0000018c46ed19d0/0 .event anyedge, v0000018c46f3a250_0, v0000018c46f3acf0_0, v0000018c46f3a430_0, v0000018c46f3b790_0;
E_0000018c46ed19d0/1 .event anyedge, v0000018c46f3a6b0_0, v0000018c46f3b290_0, v0000018c46f3a9d0_0, v0000018c46f3b330_0;
E_0000018c46ed19d0/2 .event anyedge, v0000018c46f3dac0_0, v0000018c46f39e90_0, v0000018c46f3b650_0, v0000018c46f3a4d0_0;
E_0000018c46ed19d0/3 .event anyedge, v0000018c46f3b970_0, v0000018c46f3af70_0, v0000018c46f3a2f0_0, v0000018c46f39f30_0;
E_0000018c46ed19d0/4 .event anyedge, v0000018c46f3ba10_0, v0000018c46f3a7f0_0, v0000018c46f3a1b0_0, v0000018c46f3a890_0;
E_0000018c46ed19d0/5 .event anyedge, v0000018c46f3b150_0, v0000018c46f3a930_0, v0000018c46f3a110_0, v0000018c46f3c800_0;
E_0000018c46ed19d0/6 .event anyedge, v0000018c46f3c440_0;
E_0000018c46ed19d0 .event/or E_0000018c46ed19d0/0, E_0000018c46ed19d0/1, E_0000018c46ed19d0/2, E_0000018c46ed19d0/3, E_0000018c46ed19d0/4, E_0000018c46ed19d0/5, E_0000018c46ed19d0/6;
S_0000018c46ecdb20 .scope module, "u_bmu" "bmu" 6 24, 8 1 0, S_0000018c46eb6030;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "piso_data_i";
    .port_info 1 /OUTPUT 2 "bm_s0_s0_o";
    .port_info 2 /OUTPUT 2 "bm_s0_s2_o";
    .port_info 3 /OUTPUT 2 "bm_s1_s0_o";
    .port_info 4 /OUTPUT 2 "bm_s1_s2_o";
    .port_info 5 /OUTPUT 2 "bm_s2_s1_o";
    .port_info 6 /OUTPUT 2 "bm_s2_s3_o";
    .port_info 7 /OUTPUT 2 "bm_s3_s1_o";
    .port_info 8 /OUTPUT 2 "bm_s3_s3_o";
L_0000018c46f4b1d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018c46f3d980_0 .net/2u *"_ivl_0", 1 0, L_0000018c46f4b1d8;  1 drivers
L_0000018c46f4b2b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018c46f3d480_0 .net/2u *"_ivl_12", 1 0, L_0000018c46f4b2b0;  1 drivers
L_0000018c46f4b2f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018c46f3d8e0_0 .net/2u *"_ivl_16", 1 0, L_0000018c46f4b2f8;  1 drivers
L_0000018c46f4b340 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018c46f3dd40_0 .net/2u *"_ivl_20", 1 0, L_0000018c46f4b340;  1 drivers
L_0000018c46f4b388 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018c46f3c8a0_0 .net/2u *"_ivl_24", 1 0, L_0000018c46f4b388;  1 drivers
L_0000018c46f4b3d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018c46f3d7a0_0 .net/2u *"_ivl_28", 1 0, L_0000018c46f4b3d0;  1 drivers
L_0000018c46f4b220 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000018c46f3dc00_0 .net/2u *"_ivl_4", 1 0, L_0000018c46f4b220;  1 drivers
L_0000018c46f4b268 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000018c46f3db60_0 .net/2u *"_ivl_8", 1 0, L_0000018c46f4b268;  1 drivers
v0000018c46f3c760_0 .net "bm_s0_s0_o", 1 0, L_0000018c46f49cd0;  alias, 1 drivers
v0000018c46f3d700_0 .net "bm_s0_s2_o", 1 0, L_0000018c46f49c30;  alias, 1 drivers
v0000018c46f3cc60_0 .net "bm_s1_s0_o", 1 0, L_0000018c46f4a450;  alias, 1 drivers
v0000018c46f3c3a0_0 .net "bm_s1_s2_o", 1 0, L_0000018c46f4a4f0;  alias, 1 drivers
v0000018c46f3c9e0_0 .net "bm_s2_s1_o", 1 0, L_0000018c46f4a590;  alias, 1 drivers
v0000018c46f3d0c0_0 .net "bm_s2_s3_o", 1 0, L_0000018c46f4a6d0;  alias, 1 drivers
v0000018c46f3cd00_0 .net "bm_s3_s1_o", 1 0, L_0000018c46fa3260;  alias, 1 drivers
v0000018c46f3d160_0 .net "bm_s3_s3_o", 1 0, L_0000018c46fa38a0;  alias, 1 drivers
v0000018c46f3da20_0 .net "piso_data_i", 1 0, v0000018c46f3ab10_0;  alias, 1 drivers
L_0000018c46f49cd0 .ufunc/vec4 TD_system_top.u_viterbi_core.u_bmu.hamming_dist, 2, v0000018c46f3ab10_0, L_0000018c46f4b1d8 (v0000018c46f3c940_0, v0000018c46f3d3e0_0) S_0000018c46e52d20;
L_0000018c46f49c30 .ufunc/vec4 TD_system_top.u_viterbi_core.u_bmu.hamming_dist, 2, v0000018c46f3ab10_0, L_0000018c46f4b220 (v0000018c46f3c940_0, v0000018c46f3d3e0_0) S_0000018c46e52d20;
L_0000018c46f4a450 .ufunc/vec4 TD_system_top.u_viterbi_core.u_bmu.hamming_dist, 2, v0000018c46f3ab10_0, L_0000018c46f4b268 (v0000018c46f3c940_0, v0000018c46f3d3e0_0) S_0000018c46e52d20;
L_0000018c46f4a4f0 .ufunc/vec4 TD_system_top.u_viterbi_core.u_bmu.hamming_dist, 2, v0000018c46f3ab10_0, L_0000018c46f4b2b0 (v0000018c46f3c940_0, v0000018c46f3d3e0_0) S_0000018c46e52d20;
L_0000018c46f4a590 .ufunc/vec4 TD_system_top.u_viterbi_core.u_bmu.hamming_dist, 2, v0000018c46f3ab10_0, L_0000018c46f4b2f8 (v0000018c46f3c940_0, v0000018c46f3d3e0_0) S_0000018c46e52d20;
L_0000018c46f4a6d0 .ufunc/vec4 TD_system_top.u_viterbi_core.u_bmu.hamming_dist, 2, v0000018c46f3ab10_0, L_0000018c46f4b340 (v0000018c46f3c940_0, v0000018c46f3d3e0_0) S_0000018c46e52d20;
L_0000018c46fa3260 .ufunc/vec4 TD_system_top.u_viterbi_core.u_bmu.hamming_dist, 2, v0000018c46f3ab10_0, L_0000018c46f4b388 (v0000018c46f3c940_0, v0000018c46f3d3e0_0) S_0000018c46e52d20;
L_0000018c46fa38a0 .ufunc/vec4 TD_system_top.u_viterbi_core.u_bmu.hamming_dist, 2, v0000018c46f3ab10_0, L_0000018c46f4b3d0 (v0000018c46f3c940_0, v0000018c46f3d3e0_0) S_0000018c46e52d20;
S_0000018c46e52d20 .scope function.vec4.s2, "hamming_dist" "hamming_dist" 8 16, 8 16 0, S_0000018c46ecdb20;
 .timescale 0 0;
v0000018c46f3d3e0_0 .var "exp_bits", 1 0;
; Variable hamming_dist is vec4 return value of scope S_0000018c46e52d20
v0000018c46f3c940_0 .var "in_bits", 1 0;
TD_system_top.u_viterbi_core.u_bmu.hamming_dist ;
    %load/vec4 v0000018c46f3c940_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %load/vec4 v0000018c46f3d3e0_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %xor;
    %load/vec4 v0000018c46f3c940_0;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %load/vec4 v0000018c46f3d3e0_0;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %xor;
    %add;
    %ret/vec4 0, 0, 2;  Assign to hamming_dist (store_vec4_to_lval)
    %end;
S_0000018c46e52eb0 .scope module, "u_pmu" "pmu" 6 46, 9 1 0, S_0000018c46eb6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_i";
    .port_info 3 /INPUT 8 "pm_new_s0_i";
    .port_info 4 /INPUT 8 "pm_new_s1_i";
    .port_info 5 /INPUT 8 "pm_new_s2_i";
    .port_info 6 /INPUT 8 "pm_new_s3_i";
    .port_info 7 /OUTPUT 8 "pm_current_s0_o";
    .port_info 8 /OUTPUT 8 "pm_current_s1_o";
    .port_info 9 /OUTPUT 8 "pm_current_s2_o";
    .port_info 10 /OUTPUT 8 "pm_current_s3_o";
v0000018c46f3cb20_0 .net "clk", 0 0, o0000018c46eeae98;  alias, 0 drivers
v0000018c46f3d340_0 .var "pm_current_s0_o", 7 0;
v0000018c46f3d660_0 .var "pm_current_s1_o", 7 0;
v0000018c46f3d020_0 .var "pm_current_s2_o", 7 0;
v0000018c46f3bea0_0 .var "pm_current_s3_o", 7 0;
v0000018c46f3c080_0 .net "pm_new_s0_i", 7 0, v0000018c46f3b0b0_0;  alias, 1 drivers
v0000018c46f3cbc0_0 .net "pm_new_s1_i", 7 0, v0000018c46f3a610_0;  alias, 1 drivers
v0000018c46f3dca0_0 .net "pm_new_s2_i", 7 0, v0000018c46f3b3d0_0;  alias, 1 drivers
v0000018c46f3c120_0 .net "pm_new_s3_i", 7 0, v0000018c46f3c300_0;  alias, 1 drivers
v0000018c46f3bf40_0 .net "rst_n", 0 0, o0000018c46eeafe8;  alias, 0 drivers
v0000018c46f3c260_0 .net "valid_i", 0 0, v0000018c46f3bb50_0;  alias, 1 drivers
S_0000018c46e96540 .scope module, "u_tbu" "tbu" 6 57, 10 1 0, S_0000018c46eb6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_i";
    .port_info 3 /INPUT 4 "dec_bits_i";
    .port_info 4 /INPUT 8 "pm_new_s0_i";
    .port_info 5 /INPUT 8 "pm_new_s1_i";
    .port_info 6 /INPUT 8 "pm_new_s2_i";
    .port_info 7 /INPUT 8 "pm_new_s3_i";
    .port_info 8 /OUTPUT 1 "decoded_bit_o";
    .port_info 9 /OUTPUT 1 "valid_o";
P_0000018c46ed1290 .param/l "TBL" 1 10 18, +C4<00000000000000000000000000001111>;
v0000018c46f3d200_0 .net "clk", 0 0, o0000018c46eeae98;  alias, 0 drivers
v0000018c46f3d520_0 .net "dec_bits_i", 3 0, v0000018c46f3ad90_0;  alias, 1 drivers
v0000018c46f3cf80_0 .var "decoded_bit_o", 0 0;
v0000018c46f3c580_0 .var "history_s0", 14 0;
v0000018c46f3ca80_0 .var "history_s1", 14 0;
v0000018c46f3c1c0_0 .var "history_s2", 14 0;
v0000018c46f3d5c0_0 .var "history_s3", 14 0;
v0000018c46f3d840_0 .var "latency_counter", 3 0;
v0000018c46f3d2a0_0 .var "pipeline_full", 0 0;
v0000018c46f3cda0_0 .net "pm_new_s0_i", 7 0, v0000018c46f3b0b0_0;  alias, 1 drivers
v0000018c46f3c620_0 .net "pm_new_s1_i", 7 0, v0000018c46f3a610_0;  alias, 1 drivers
v0000018c46f3c6c0_0 .net "pm_new_s2_i", 7 0, v0000018c46f3b3d0_0;  alias, 1 drivers
v0000018c46f3ce40_0 .net "pm_new_s3_i", 7 0, v0000018c46f3c300_0;  alias, 1 drivers
v0000018c46f3cee0_0 .net "rst_n", 0 0, o0000018c46eeafe8;  alias, 0 drivers
v0000018c46f4a8b0_0 .net "valid_i", 0 0, v0000018c46f3bb50_0;  alias, 1 drivers
v0000018c46f49eb0_0 .var "valid_o", 0 0;
    .scope S_0000018c46ec3440;
T_1 ;
    %wait E_0000018c46ed1750;
    %load/vec4 v0000018c46f3a070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c46f3b5b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018c46f3a390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000018c46edafc0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000018c46f3ac50_0;
    %load/vec4 v0000018c46f3b5b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c46edb420, 0, 4;
    %load/vec4 v0000018c46f3b5b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018c46f3b5b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018c46ec3440;
T_2 ;
    %wait E_0000018c46ed1750;
    %load/vec4 v0000018c46f3a070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c46f3b510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018c46f3bab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018c46f3a750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000018c46edae80_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000018c46f3b510_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018c46edb420, 4;
    %assign/vec4 v0000018c46f3bab0_0, 0;
    %load/vec4 v0000018c46f3b510_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018c46f3b510_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018c46ec3440;
T_3 ;
    %wait E_0000018c46ed1750;
    %load/vec4 v0000018c46f3a070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018c46edade0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018c46f3a390_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0000018c46edafc0_0;
    %nor/r;
    %and;
T_3.6;
    %load/vec4 v0000018c46f3a750_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.7, 8;
    %load/vec4 v0000018c46edae80_0;
    %nor/r;
    %and;
T_3.7;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000018c46edade0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018c46edade0_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000018c46edade0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000018c46edade0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000018c46edade0_0;
    %assign/vec4 v0000018c46edade0_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018c46ec36e0;
T_4 ;
    %wait E_0000018c46ed1750;
    %load/vec4 v0000018c46f3b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c46f39fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018c46f3a570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c46f3ab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3b010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c46f3b830_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018c46f39fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c46f39fd0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3bb50_0, 0;
    %load/vec4 v0000018c46f3abb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3b010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018c46f39fd0_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3b010_0, 0;
    %load/vec4 v0000018c46f3bbf0_0;
    %assign/vec4 v0000018c46f3a570_0, 0;
    %load/vec4 v0000018c46f3bbf0_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0000018c46f3ab10_0, 0;
    %load/vec4 v0000018c46f3bbf0_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000018c46f3a570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3bb50_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018c46f3b830_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018c46f39fd0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3b010_0, 0;
    %load/vec4 v0000018c46f3b830_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.9, 5;
    %load/vec4 v0000018c46f3a570_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0000018c46f3ab10_0, 0;
    %load/vec4 v0000018c46f3a570_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000018c46f3a570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3bb50_0, 0;
    %load/vec4 v0000018c46f3b830_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000018c46f3b830_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3bb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c46f39fd0_0, 0;
T_4.10 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018c46ecd880;
T_5 ;
    %wait E_0000018c46ed19d0;
    %load/vec4 v0000018c46f3a250_0;
    %load/vec4 v0000018c46f3acf0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000018c46f3a6b0_0, 0, 8;
    %load/vec4 v0000018c46f3a430_0;
    %load/vec4 v0000018c46f3b790_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000018c46f3b290_0, 0, 8;
    %load/vec4 v0000018c46f3a6b0_0;
    %load/vec4 v0000018c46f3b290_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0000018c46f3a6b0_0;
    %store/vec4 v0000018c46f3b150_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c46f3ad90_0, 4, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018c46f3b290_0;
    %store/vec4 v0000018c46f3b150_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c46f3ad90_0, 4, 1;
T_5.1 ;
    %load/vec4 v0000018c46f3a9d0_0;
    %load/vec4 v0000018c46f3b330_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000018c46f3b650_0, 0, 8;
    %load/vec4 v0000018c46f3dac0_0;
    %load/vec4 v0000018c46f39e90_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000018c46f3a4d0_0, 0, 8;
    %load/vec4 v0000018c46f3b650_0;
    %load/vec4 v0000018c46f3a4d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0000018c46f3b650_0;
    %store/vec4 v0000018c46f3a930_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c46f3ad90_0, 4, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000018c46f3a4d0_0;
    %store/vec4 v0000018c46f3a930_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c46f3ad90_0, 4, 1;
T_5.3 ;
    %load/vec4 v0000018c46f3a250_0;
    %load/vec4 v0000018c46f3b970_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000018c46f3a2f0_0, 0, 8;
    %load/vec4 v0000018c46f3a430_0;
    %load/vec4 v0000018c46f3af70_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000018c46f39f30_0, 0, 8;
    %load/vec4 v0000018c46f3a2f0_0;
    %load/vec4 v0000018c46f39f30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0000018c46f3a2f0_0;
    %store/vec4 v0000018c46f3c800_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c46f3ad90_0, 4, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000018c46f39f30_0;
    %store/vec4 v0000018c46f3c800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c46f3ad90_0, 4, 1;
T_5.5 ;
    %load/vec4 v0000018c46f3a9d0_0;
    %load/vec4 v0000018c46f3ba10_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000018c46f3a1b0_0, 0, 8;
    %load/vec4 v0000018c46f3dac0_0;
    %load/vec4 v0000018c46f3a7f0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000018c46f3a890_0, 0, 8;
    %load/vec4 v0000018c46f3a1b0_0;
    %load/vec4 v0000018c46f3a890_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v0000018c46f3a1b0_0;
    %store/vec4 v0000018c46f3c440_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c46f3ad90_0, 4, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000018c46f3a890_0;
    %store/vec4 v0000018c46f3c440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c46f3ad90_0, 4, 1;
T_5.7 ;
    %load/vec4 v0000018c46f3b150_0;
    %store/vec4 v0000018c46f3a110_0, 0, 8;
    %load/vec4 v0000018c46f3a930_0;
    %load/vec4 v0000018c46f3a110_0;
    %cmp/u;
    %jmp/0xz  T_5.8, 5;
    %load/vec4 v0000018c46f3a930_0;
    %store/vec4 v0000018c46f3a110_0, 0, 8;
T_5.8 ;
    %load/vec4 v0000018c46f3c800_0;
    %load/vec4 v0000018c46f3a110_0;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0000018c46f3c800_0;
    %store/vec4 v0000018c46f3a110_0, 0, 8;
T_5.10 ;
    %load/vec4 v0000018c46f3c440_0;
    %load/vec4 v0000018c46f3a110_0;
    %cmp/u;
    %jmp/0xz  T_5.12, 5;
    %load/vec4 v0000018c46f3c440_0;
    %store/vec4 v0000018c46f3a110_0, 0, 8;
T_5.12 ;
    %load/vec4 v0000018c46f3a110_0;
    %cmpi/u 100, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.14, 5;
    %load/vec4 v0000018c46f3b150_0;
    %load/vec4 v0000018c46f3a110_0;
    %sub;
    %store/vec4 v0000018c46f3b0b0_0, 0, 8;
    %load/vec4 v0000018c46f3a930_0;
    %load/vec4 v0000018c46f3a110_0;
    %sub;
    %store/vec4 v0000018c46f3a610_0, 0, 8;
    %load/vec4 v0000018c46f3c800_0;
    %load/vec4 v0000018c46f3a110_0;
    %sub;
    %store/vec4 v0000018c46f3b3d0_0, 0, 8;
    %load/vec4 v0000018c46f3c440_0;
    %load/vec4 v0000018c46f3a110_0;
    %sub;
    %store/vec4 v0000018c46f3c300_0, 0, 8;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0000018c46f3b150_0;
    %store/vec4 v0000018c46f3b0b0_0, 0, 8;
    %load/vec4 v0000018c46f3a930_0;
    %store/vec4 v0000018c46f3a610_0, 0, 8;
    %load/vec4 v0000018c46f3c800_0;
    %store/vec4 v0000018c46f3b3d0_0, 0, 8;
    %load/vec4 v0000018c46f3c440_0;
    %store/vec4 v0000018c46f3c300_0, 0, 8;
T_5.15 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018c46e52eb0;
T_6 ;
    %wait E_0000018c46ed1750;
    %load/vec4 v0000018c46f3bf40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018c46f3d340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000018c46f3d660_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000018c46f3d020_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000018c46f3bea0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018c46f3c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000018c46f3c080_0;
    %assign/vec4 v0000018c46f3d340_0, 0;
    %load/vec4 v0000018c46f3cbc0_0;
    %assign/vec4 v0000018c46f3d660_0, 0;
    %load/vec4 v0000018c46f3dca0_0;
    %assign/vec4 v0000018c46f3d020_0, 0;
    %load/vec4 v0000018c46f3c120_0;
    %assign/vec4 v0000018c46f3bea0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018c46e96540;
T_7 ;
    %wait E_0000018c46ed1750;
    %load/vec4 v0000018c46f3cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0000018c46f3c580_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0000018c46f3ca80_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0000018c46f3c1c0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0000018c46f3d5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c46f3d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f49eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3cf80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018c46f4a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018c46f3d520_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0000018c46f3c580_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3c580_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000018c46f3ca80_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3c580_0, 0;
T_7.5 ;
    %load/vec4 v0000018c46f3d520_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0000018c46f3c1c0_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3ca80_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000018c46f3d5c0_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3ca80_0, 0;
T_7.7 ;
    %load/vec4 v0000018c46f3d520_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0000018c46f3c580_0;
    %parti/s 14, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3c1c0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000018c46f3ca80_0;
    %parti/s 14, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3c1c0_0, 0;
T_7.9 ;
    %load/vec4 v0000018c46f3d520_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0000018c46f3c1c0_0;
    %parti/s 14, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3d5c0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000018c46f3d5c0_0;
    %parti/s 14, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3d5c0_0, 0;
T_7.11 ;
    %load/vec4 v0000018c46f3d2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0000018c46f3d840_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018c46f3d840_0, 0;
    %load/vec4 v0000018c46f3d840_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3d2a0_0, 0;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f49eb0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f49eb0_0, 0;
    %load/vec4 v0000018c46f3cda0_0;
    %load/vec4 v0000018c46f3c620_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.19, 5;
    %load/vec4 v0000018c46f3cda0_0;
    %load/vec4 v0000018c46f3c6c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.18, 9;
    %load/vec4 v0000018c46f3cda0_0;
    %load/vec4 v0000018c46f3ce40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0000018c46f3c580_0;
    %parti/s 1, 14, 5;
    %assign/vec4 v0000018c46f3cf80_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0000018c46f3c620_0;
    %load/vec4 v0000018c46f3cda0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.23, 5;
    %load/vec4 v0000018c46f3c620_0;
    %load/vec4 v0000018c46f3c6c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.22, 9;
    %load/vec4 v0000018c46f3c620_0;
    %load/vec4 v0000018c46f3ce40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0000018c46f3ca80_0;
    %parti/s 1, 14, 5;
    %assign/vec4 v0000018c46f3cf80_0, 0;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0000018c46f3c6c0_0;
    %load/vec4 v0000018c46f3cda0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.27, 5;
    %load/vec4 v0000018c46f3c6c0_0;
    %load/vec4 v0000018c46f3c620_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.27;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.26, 9;
    %load/vec4 v0000018c46f3c6c0_0;
    %load/vec4 v0000018c46f3ce40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %load/vec4 v0000018c46f3c1c0_0;
    %parti/s 1, 14, 5;
    %assign/vec4 v0000018c46f3cf80_0, 0;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0000018c46f3d5c0_0;
    %parti/s 1, 14, 5;
    %assign/vec4 v0000018c46f3cf80_0, 0;
T_7.25 ;
T_7.21 ;
T_7.17 ;
T_7.13 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f49eb0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018c46eb5ea0;
T_8 ;
    %wait E_0000018c46ed1750;
    %load/vec4 v0000018c46f3aed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018c46f3ae30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3b8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018c46f3b1f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c46f3b8d0_0, 0;
    %load/vec4 v0000018c46f3bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000018c46f3bc90_0;
    %load/vec4 v0000018c46f3ae30_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018c46f3ae30_0, 0;
    %load/vec4 v0000018c46f3b1f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018c46f3b1f0_0, 0;
    %load/vec4 v0000018c46f3b1f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c46f3b8d0_0, 0;
T_8.4 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "system_top.v";
    "./sync_fifo.v";
    "./piso.v";
    "./sipo.v";
    "./viterbi_core.v";
    "./acsu.v";
    "./bmu.v";
    "./pmu.v";
    "./tbu.v";
